Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jul 12 18:22:29 2025
| Host         : machine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      128         
SYNTH-10   Warning   Wide multiplier                7           
TIMING-16  Warning   Large setup violation          989         
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -84.662   -50126.668                    990                 1151        0.116        0.000                      0                 1151        3.750        0.000                       0                   853  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -84.662   -50126.668                    990                 1151        0.116        0.000                      0                 1151        3.750        0.000                       0                   853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          990  Failing Endpoints,  Worst Slack      -84.662ns,  Total Violation   -50126.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.662ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_ff_rd2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.319ns  (logic 59.169ns (62.733%)  route 35.150ns (37.267%))
  Logic Levels:           318  (CARRY4=287 LUT2=1 LUT3=3 LUT5=19 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.343    98.776    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y25         LUT6 (Prop_lut6_I0_O)        0.124    98.900 r  arm/dp/mi_regfile/q[0]_i_7__0/O
                         net (fo=1, routed)           0.000    98.900    arm/dp/mi_regfile/q[0]_i_7__0_n_0
    SLICE_X18Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    99.114 r  arm/dp/mi_regfile/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    99.114    arm/dp/mi_regfile/q_reg[0]_i_3_n_0
    SLICE_X18Y25         MUXF8 (Prop_muxf8_I1_O)      0.088    99.202 r  arm/dp/mi_regfile/q_reg[0]_i_1/O
                         net (fo=2, routed)           0.193    99.395    arm/dp/mi_ff_rd2/D[0]
    SLICE_X19Y25         FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_ff_rd2/CLK
    SLICE_X19Y25         FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X19Y25         FDCE (Setup_fdce_C_D)       -0.253    14.733    arm/dp/mi_ff_rd2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -99.395    
  -------------------------------------------------------------------
                         slack                                -84.662    

Slack (VIOLATED) :        -84.577ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.516ns  (logic 58.991ns (62.414%)  route 35.525ns (37.586%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.396    99.468    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I3_O)        0.124    99.592 r  arm/dp/mi_ff_instr/rf[1][0]_i_1/O
                         net (fo=1, routed)           0.000    99.592    arm/dp/mi_regfile/rf_reg[1][31]_1[0]
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_regfile/CLK
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[1][0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X16Y25         FDRE (Setup_fdre_C_D)        0.029    15.015    arm/dp/mi_regfile/rf_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -99.592    
  -------------------------------------------------------------------
                         slack                                -84.577    

Slack (VIOLATED) :        -84.574ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.516ns  (logic 58.991ns (62.414%)  route 35.525ns (37.586%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.396    99.468    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I3_O)        0.124    99.592 r  arm/dp/mi_ff_instr/rf[8][0]_i_1/O
                         net (fo=1, routed)           0.000    99.592    arm/dp/mi_regfile/rf_reg[8][31]_1[0]
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_regfile/CLK
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[8][0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X16Y25         FDRE (Setup_fdre_C_D)        0.032    15.018    arm/dp/mi_regfile/rf_reg[8][0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -99.592    
  -------------------------------------------------------------------
                         slack                                -84.574    

Slack (VIOLATED) :        -84.572ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.513ns  (logic 58.991ns (62.416%)  route 35.522ns (37.584%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.393    99.465    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I3_O)        0.124    99.589 r  arm/dp/mi_ff_instr/rf[2][0]_i_1/O
                         net (fo=1, routed)           0.000    99.589    arm/dp/mi_regfile/rf_reg[2][31]_1[0]
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_regfile/CLK
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[2][0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X16Y25         FDRE (Setup_fdre_C_D)        0.031    15.017    arm/dp/mi_regfile/rf_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -99.589    
  -------------------------------------------------------------------
                         slack                                -84.572    

Slack (VIOLATED) :        -84.572ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.513ns  (logic 58.991ns (62.416%)  route 35.522ns (37.584%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.392    99.465    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I3_O)        0.124    99.589 r  arm/dp/mi_ff_instr/rf[3][0]_i_1/O
                         net (fo=1, routed)           0.000    99.589    arm/dp/mi_regfile/rf_reg[3][31]_1[0]
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_regfile/CLK
    SLICE_X16Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[3][0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X16Y25         FDRE (Setup_fdre_C_D)        0.031    15.017    arm/dp/mi_regfile/rf_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -99.589    
  -------------------------------------------------------------------
                         slack                                -84.572    

Slack (VIOLATED) :        -84.567ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.509ns  (logic 58.991ns (62.419%)  route 35.518ns (37.582%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.388    99.461    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I3_O)        0.124    99.585 r  arm/dp/mi_ff_instr/rf[9][0]_i_1/O
                         net (fo=1, routed)           0.000    99.585    arm/dp/mi_regfile/rf_reg[9][31]_1[0]
    SLICE_X17Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_regfile/CLK
    SLICE_X17Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[9][0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.032    15.018    arm/dp/mi_regfile/rf_reg[9][0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -99.585    
  -------------------------------------------------------------------
                         slack                                -84.567    

Slack (VIOLATED) :        -84.565ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.506ns  (logic 58.991ns (62.420%)  route 35.515ns (37.580%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.385    99.458    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.582 r  arm/dp/mi_ff_instr/rf[5][0]_i_1/O
                         net (fo=1, routed)           0.000    99.582    arm/dp/mi_regfile/rf_reg[5][31]_1[0]
    SLICE_X16Y26         FDRE                                         r  arm/dp/mi_regfile/rf_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.428    14.766    arm/dp/mi_regfile/CLK
    SLICE_X16Y26         FDRE                                         r  arm/dp/mi_regfile/rf_reg[5][0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.029    15.017    arm/dp/mi_regfile/rf_reg[5][0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -99.582    
  -------------------------------------------------------------------
                         slack                                -84.565    

Slack (VIOLATED) :        -84.563ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.504ns  (logic 58.991ns (62.422%)  route 35.513ns (37.578%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.383    99.456    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I3_O)        0.124    99.580 r  arm/dp/mi_ff_instr/rf[14][0]_i_1/O
                         net (fo=1, routed)           0.000    99.580    arm/dp/mi_regfile/rf_reg[14][31]_0[0]
    SLICE_X17Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.426    14.764    arm/dp/mi_regfile/CLK
    SLICE_X17Y25         FDRE                                         r  arm/dp/mi_regfile/rf_reg[14][0]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.031    15.017    arm/dp/mi_regfile/rf_reg[14][0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -99.580    
  -------------------------------------------------------------------
                         slack                                -84.563    

Slack (VIOLATED) :        -84.562ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.506ns  (logic 58.991ns (62.420%)  route 35.515ns (37.580%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.385    99.458    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.582 r  arm/dp/mi_ff_instr/rf[4][0]_i_1/O
                         net (fo=1, routed)           0.000    99.582    arm/dp/mi_regfile/rf_reg[4][31]_1[0]
    SLICE_X16Y26         FDRE                                         r  arm/dp/mi_regfile/rf_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.428    14.766    arm/dp/mi_regfile/CLK
    SLICE_X16Y26         FDRE                                         r  arm/dp/mi_regfile/rf_reg[4][0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.032    15.020    arm/dp/mi_regfile/rf_reg[4][0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -99.582    
  -------------------------------------------------------------------
                         slack                                -84.562    

Slack (VIOLATED) :        -84.560ns  (required time - arrival time)
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        94.503ns  (logic 58.991ns (62.422%)  route 35.512ns (37.578%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=20 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.516    98.949    arm/dp/mi_regfile/Result[0]
    SLICE_X18Y26         LUT5 (Prop_lut5_I0_O)        0.124    99.073 r  arm/dp/mi_regfile/rf[1][0]_i_2/O
                         net (fo=15, routed)          0.382    99.455    arm/dp/mi_ff_instr/rf_reg[13][0]
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124    99.579 r  arm/dp/mi_ff_instr/rf[6][0]_i_1/O
                         net (fo=1, routed)           0.000    99.579    arm/dp/mi_regfile/rf_reg[6][31]_1[0]
    SLICE_X16Y26         FDRE                                         r  arm/dp/mi_regfile/rf_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859    13.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.428    14.766    arm/dp/mi_regfile/CLK
    SLICE_X16Y26         FDRE                                         r  arm/dp/mi_regfile/rf_reg[6][0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.031    15.019    arm/dp/mi_regfile/rf_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -99.579    
  -------------------------------------------------------------------
                         slack                                -84.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.673%)  route 0.388ns (73.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.561     1.442    arm/dp/mi_ff_rd2/CLK
    SLICE_X17Y1          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  arm/dp/mi_ff_rd2/q_reg[2]/Q
                         net (fo=8, routed)           0.388     1.971    mem/RAM_reg_0_63_2_2/D
    SLICE_X12Y1          RAMS64E                                      r  mem/RAM_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.833     1.957    mem/RAM_reg_0_63_2_2/WCLK
    SLICE_X12Y1          RAMS64E                                      r  mem/RAM_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.248     1.709    
    SLICE_X12Y1          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.855    mem/RAM_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_13_13/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.194%)  route 0.134ns (48.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.564     1.445    arm/dp/mi_ff_rd2/CLK
    SLICE_X13Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  arm/dp/mi_ff_rd2/q_reg[13]/Q
                         net (fo=6, routed)           0.134     1.721    mem/RAM_reg_0_63_13_13/D
    SLICE_X14Y3          RAMS64E                                      r  mem/RAM_reg_0_63_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.832     1.956    mem/RAM_reg_0_63_13_13/WCLK
    SLICE_X14Y3          RAMS64E                                      r  mem/RAM_reg_0_63_13_13/SP/CLK
                         clock pessimism             -0.496     1.460    
    SLICE_X14Y3          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.604    mem/RAM_reg_0_63_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.288%)  route 0.192ns (57.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.564     1.445    arm/dp/mi_ff_rd2/CLK
    SLICE_X13Y1          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  arm/dp/mi_ff_rd2/q_reg[4]/Q
                         net (fo=10, routed)          0.192     1.779    mem/RAM_reg_0_63_4_4/D
    SLICE_X14Y2          RAMS64E                                      r  mem/RAM_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.833     1.957    mem/RAM_reg_0_63_4_4/WCLK
    SLICE_X14Y2          RAMS64E                                      r  mem/RAM_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.496     1.461    
    SLICE_X14Y2          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.607    mem/RAM_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_24_24/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.369%)  route 0.462ns (76.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.561     1.442    arm/dp/mi_ff_rd2/CLK
    SLICE_X23Y8          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  arm/dp/mi_ff_rd2/q_reg[24]/Q
                         net (fo=10, routed)          0.462     2.046    mem/RAM_reg_0_63_24_24/D
    SLICE_X12Y2          RAMS64E                                      r  mem/RAM_reg_0_63_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.833     1.957    mem/RAM_reg_0_63_24_24/WCLK
    SLICE_X12Y2          RAMS64E                                      r  mem/RAM_reg_0_63_24_24/SP/CLK
                         clock pessimism             -0.248     1.709    
    SLICE_X12Y2          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.853    mem/RAM_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_9_9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.960%)  route 0.201ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.564     1.445    arm/dp/mi_ff_rd2/CLK
    SLICE_X14Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  arm/dp/mi_ff_rd2/q_reg[9]/Q
                         net (fo=10, routed)          0.201     1.810    mem/RAM_reg_0_63_9_9/D
    SLICE_X14Y1          RAMS64E                                      r  mem/RAM_reg_0_63_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.833     1.957    mem/RAM_reg_0_63_9_9/WCLK
    SLICE_X14Y1          RAMS64E                                      r  mem/RAM_reg_0_63_9_9/SP/CLK
                         clock pessimism             -0.496     1.461    
    SLICE_X14Y1          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.605    mem/RAM_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.429%)  route 0.246ns (63.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.564     1.445    arm/dp/mi_ff_rd2/CLK
    SLICE_X11Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  arm/dp/mi_ff_rd2/q_reg[7]/Q
                         net (fo=12, routed)          0.246     1.832    mem/RAM_reg_0_63_7_7/D
    SLICE_X14Y1          RAMS64E                                      r  mem/RAM_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.833     1.957    mem/RAM_reg_0_63_7_7/WCLK
    SLICE_X14Y1          RAMS64E                                      r  mem/RAM_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.477     1.480    
    SLICE_X14Y1          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.627    mem/RAM_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 arm/dp/mi_ff_rd2/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/RAM_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.603%)  route 0.204ns (55.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.564     1.445    arm/dp/mi_ff_rd2/CLK
    SLICE_X14Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  arm/dp/mi_ff_rd2/q_reg[10]/Q
                         net (fo=7, routed)           0.204     1.813    mem/RAM_reg_0_63_10_10/D
    SLICE_X14Y4          RAMS64E                                      r  mem/RAM_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.832     1.956    mem/RAM_reg_0_63_10_10/WCLK
    SLICE_X14Y4          RAMS64E                                      r  mem/RAM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.496     1.460    
    SLICE_X14Y4          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.607    mem/RAM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 arm/dp/mi_regfile/rf_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.560     1.441    arm/dp/mi_regfile/CLK
    SLICE_X26Y13         FDRE                                         r  arm/dp/mi_regfile/rf_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  arm/dp/mi_regfile/rf_reg[2][19]/Q
                         net (fo=4, routed)           0.127     1.732    arm/dp/mi_ff_instr/rf_reg[2][31][19]
    SLICE_X26Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  arm/dp/mi_ff_instr/rf[2][19]_i_1/O
                         net (fo=1, routed)           0.000     1.777    arm/dp/mi_regfile/rf_reg[2][31]_1[19]
    SLICE_X26Y13         FDRE                                         r  arm/dp/mi_regfile/rf_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.829     1.953    arm/dp/mi_regfile/CLK
    SLICE_X26Y13         FDRE                                         r  arm/dp/mi_regfile/rf_reg[2][19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.121     1.562    arm/dp/mi_regfile/rf_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 arm/dp/mi_regfile/rf_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[8][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.560     1.441    arm/dp/mi_regfile/CLK
    SLICE_X25Y13         FDRE                                         r  arm/dp/mi_regfile/rf_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  arm/dp/mi_regfile/rf_reg[8][19]/Q
                         net (fo=4, routed)           0.122     1.704    arm/dp/mi_ff_instr/rf_reg[8][31][19]
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  arm/dp/mi_ff_instr/rf[8][19]_i_1/O
                         net (fo=1, routed)           0.000     1.749    arm/dp/mi_regfile/rf_reg[8][31]_1[19]
    SLICE_X25Y13         FDRE                                         r  arm/dp/mi_regfile/rf_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.829     1.953    arm/dp/mi_regfile/CLK
    SLICE_X25Y13         FDRE                                         r  arm/dp/mi_regfile/rf_reg[8][19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.092     1.533    arm/dp/mi_regfile/rf_reg[8][19]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 arm/dp/mi_regfile/rf_reg[12][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm/dp/mi_regfile/rf_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.582     1.463    arm/dp/mi_regfile/CLK
    SLICE_X5Y19          FDRE                                         r  arm/dp/mi_regfile/rf_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  arm/dp/mi_regfile/rf_reg[12][14]/Q
                         net (fo=4, routed)           0.126     1.731    arm/dp/mi_ff_instr/rf_reg[12][31][14]
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  arm/dp/mi_ff_instr/rf[12][14]_i_1/O
                         net (fo=1, routed)           0.000     1.776    arm/dp/mi_regfile/rf_reg[12][31]_1[14]
    SLICE_X5Y19          FDRE                                         r  arm/dp/mi_regfile/rf_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.850     1.974    arm/dp/mi_regfile/CLK
    SLICE_X5Y19          FDRE                                         r  arm/dp/mi_regfile/rf_reg[12][14]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.554    arm/dp/mi_regfile/rf_reg[12][14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y20    arm/c/cl/flagreg0/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y20    arm/c/cl/flagreg0/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X12Y43   arm/c/cl/flagreg1/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y19    arm/c/cl/flagreg1/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y5    arm/c/dec/fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y5    arm/c/dec/fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y5     arm/c/dec/fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X11Y6    arm/c/dec/fsm/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y6    arm/c/dec/fsm/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y3    mem/RAM_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y3    mem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y4    mem/RAM_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y3    mem/RAM_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y3    mem/RAM_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        99.814ns  (logic 61.459ns (61.574%)  route 38.355ns (38.427%))
  Logic Levels:           317  (CARRY4=287 LUT2=1 LUT3=3 LUT5=19 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          0.952    93.717    arm/dp/mi_alu/data6[1]
    SLICE_X10Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    94.517 r  arm/dp/mi_alu/q_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.517    arm/dp/mi_alu/q_reg[0]_i_38_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.634 r  arm/dp/mi_alu/q_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.634    arm/dp/mi_alu/q_reg[0]_i_33_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.751 r  arm/dp/mi_alu/q_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.751    arm/dp/mi_alu/q_reg[0]_i_28_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.868 r  arm/dp/mi_alu/q_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.868    arm/dp/mi_alu/q_reg[0]_i_23_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.985 r  arm/dp/mi_alu/q_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.985    arm/dp/mi_alu/q_reg[0]_i_18_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.102 r  arm/dp/mi_alu/q_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    95.102    arm/dp/mi_alu/q_reg[0]_i_13_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.219 r  arm/dp/mi_alu/q_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.219    arm/dp/mi_alu/q_reg[0]_i_8_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.336 r  arm/dp/mi_alu/q_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.336    arm/dp/mi_alu/q_reg[0]_i_5_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.493 r  arm/dp/mi_alu/q_reg[0]_i_4/CO[1]
                         net (fo=1, routed)           1.145    96.638    arm/dp/mi_ff_instr/data6[0]
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.332    96.970 f  arm/dp/mi_ff_instr/q[0]_i_2__0/O
                         net (fo=2, routed)           0.931    97.902    arm/dp/mi_ff_instr/q[0]_i_2__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124    98.026 r  arm/dp/mi_ff_instr/q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.283    98.309    arm/c/dec/fsm/p_1_in__0[0]
    SLICE_X19Y27         LUT5 (Prop_lut5_I4_O)        0.124    98.433 r  arm/c/dec/fsm/q[0]_i_1__0/O
                         net (fo=5, routed)           0.822    99.254    arm/c/dec/fsm/Result[0]
    SLICE_X16Y27         LUT6 (Prop_lut6_I0_O)        0.124    99.378 r  arm/c/dec/fsm/Adr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.920   102.298    Adr_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         2.592   104.891 r  Adr_OBUF[0]_inst/O
                         net (fo=0)                   0.000   104.891    Adr[0]
    H14                                                               r  Adr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        99.589ns  (logic 59.861ns (60.108%)  route 39.728ns (39.892%))
  Logic Levels:           309  (CARRY4=278 LUT2=1 LUT3=3 LUT5=19 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          0.932    91.022    arm/dp/mi_alu/data6[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    91.810 r  arm/dp/mi_alu/q_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.810    arm/dp/mi_alu/q_reg[1]_i_38_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.924 r  arm/dp/mi_alu/q_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.924    arm/dp/mi_alu/q_reg[1]_i_33_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.038 r  arm/dp/mi_alu/q_reg[1]_i_28/CO[3]
                         net (fo=1, routed)           0.000    92.038    arm/dp/mi_alu/q_reg[1]_i_28_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.152 r  arm/dp/mi_alu/q_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.152    arm/dp/mi_alu/q_reg[1]_i_23_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.266 r  arm/dp/mi_alu/q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.266    arm/dp/mi_alu/q_reg[1]_i_18_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.380 r  arm/dp/mi_alu/q_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.380    arm/dp/mi_alu/q_reg[1]_i_13_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.494 r  arm/dp/mi_alu/q_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.494    arm/dp/mi_alu/q_reg[1]_i_8_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.608 r  arm/dp/mi_alu/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.608    arm/dp/mi_alu/q_reg[1]_i_5_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.765 r  arm/dp/mi_alu/q_reg[1]_i_4/CO[1]
                         net (fo=36, routed)          1.270    94.035    arm/dp/mi_ff_instr/data6[1]
    SLICE_X14Y43         LUT6 (Prop_lut6_I5_O)        0.329    94.364 f  arm/dp/mi_ff_instr/q[1]_i_2/O
                         net (fo=1, routed)           1.419    95.783    arm/dp/mi_ff_instr/q[1]_i_2_n_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I0_O)        0.124    95.907 r  arm/dp/mi_ff_instr/q[1]_i_1/O
                         net (fo=3, routed)           1.018    96.925    arm/dp/mi_ff_instr/D[1]
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124    97.049 r  arm/dp/mi_ff_instr/q[1]_i_2__0/O
                         net (fo=1, routed)           0.308    97.357    arm/c/dec/fsm/p_1_in__0[1]
    SLICE_X26Y3          LUT5 (Prop_lut5_I4_O)        0.124    97.481 r  arm/c/dec/fsm/q[1]_i_1__0/O
                         net (fo=5, routed)           0.343    97.825    arm/c/dec/fsm/Result[1]
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124    97.949 r  arm/c/dec/fsm/Adr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.067   102.016    Adr_OBUF[1]
    E18                  OBUF (Prop_obuf_I_O)         2.649   104.665 r  Adr_OBUF[1]_inst/O
                         net (fo=0)                   0.000   104.665    Adr[1]
    E18                                                               r  Adr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        96.392ns  (logic 58.119ns (60.294%)  route 38.273ns (39.706%))
  Logic Levels:           300  (CARRY4=269 LUT2=1 LUT3=3 LUT5=19 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.778    88.249    arm/dp/mi_alu/data6[3]
    SLICE_X8Y56          LUT5 (Prop_lut5_I0_O)        0.332    88.581 r  arm/dp/mi_alu/q[2]_i_45/O
                         net (fo=1, routed)           0.000    88.581    arm/dp/mi_alu/q[2]_i_45_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.114 r  arm/dp/mi_alu/q_reg[2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    89.114    arm/dp/mi_alu/q_reg[2]_i_38_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.231 r  arm/dp/mi_alu/q_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.231    arm/dp/mi_alu/q_reg[2]_i_33_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.348 r  arm/dp/mi_alu/q_reg[2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    89.348    arm/dp/mi_alu/q_reg[2]_i_28_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.465 r  arm/dp/mi_alu/q_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.465    arm/dp/mi_alu/q_reg[2]_i_23_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.582 r  arm/dp/mi_alu/q_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.582    arm/dp/mi_alu/q_reg[2]_i_18_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.699 r  arm/dp/mi_alu/q_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.699    arm/dp/mi_alu/q_reg[2]_i_13_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.816 r  arm/dp/mi_alu/q_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.816    arm/dp/mi_alu/q_reg[2]_i_8_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.933 r  arm/dp/mi_alu/q_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    89.933    arm/dp/mi_alu/q_reg[2]_i_5_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.090 r  arm/dp/mi_alu/q_reg[2]_i_4/CO[1]
                         net (fo=36, routed)          1.296    91.387    arm/dp/mi_ff_instr/data6[2]
    SLICE_X14Y41         LUT6 (Prop_lut6_I5_O)        0.332    91.719 f  arm/dp/mi_ff_instr/q[2]_i_2/O
                         net (fo=1, routed)           1.025    92.744    arm/dp/mi_ff_instr/q[2]_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    92.868 r  arm/dp/mi_ff_instr/q[2]_i_1/O
                         net (fo=3, routed)           0.959    93.827    arm/dp/mi_ff_instr/D[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I0_O)        0.124    93.951 r  arm/dp/mi_ff_instr/q[2]_i_2__0/O
                         net (fo=1, routed)           0.433    94.384    arm/c/dec/fsm/p_1_in__0[2]
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.124    94.508 r  arm/c/dec/fsm/q[2]_i_1__0/O
                         net (fo=5, routed)           0.428    94.937    arm/c/dec/fsm/Result[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I0_O)        0.124    95.061 r  arm/c/dec/fsm/Adr_OBUF[2]_inst_i_1/O
                         net (fo=33, routed)          3.760    98.821    Adr_OBUF[2]
    F17                  OBUF (Prop_obuf_I_O)         2.647   101.468 r  Adr_OBUF[2]_inst/O
                         net (fo=0)                   0.000   101.468    Adr[2]
    F17                                                               r  Adr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        93.687ns  (logic 56.251ns (60.041%)  route 37.436ns (39.959%))
  Logic Levels:           290  (CARRY4=260 LUT2=1 LUT3=3 LUT5=18 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          0.924    85.695    arm/dp/mi_alu/data6[4]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.495 r  arm/dp/mi_alu/q_reg[3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    86.495    arm/dp/mi_alu/q_reg[3]_i_75_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.612 r  arm/dp/mi_alu/q_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000    86.612    arm/dp/mi_alu/q_reg[3]_i_65_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.729 r  arm/dp/mi_alu/q_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           0.000    86.729    arm/dp/mi_alu/q_reg[3]_i_55_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.846 r  arm/dp/mi_alu/q_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    86.846    arm/dp/mi_alu/q_reg[3]_i_45_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.963 r  arm/dp/mi_alu/q_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.963    arm/dp/mi_alu/q_reg[3]_i_35_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.080 r  arm/dp/mi_alu/q_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.080    arm/dp/mi_alu/q_reg[3]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.197 r  arm/dp/mi_alu/q_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.197    arm/dp/mi_alu/q_reg[3]_i_15_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.314 r  arm/dp/mi_alu/q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.314    arm/dp/mi_alu/q_reg[3]_i_6_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.471 r  arm/dp/mi_alu/q_reg[3]_i_4/CO[1]
                         net (fo=36, routed)          0.549    88.020    arm/dp/mi_ff_instr/data6[3]
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.332    88.352 f  arm/dp/mi_ff_instr/q[3]_i_2/O
                         net (fo=1, routed)           1.682    90.035    arm/dp/mi_ff_instr/q[3]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I0_O)        0.124    90.159 r  arm/dp/mi_ff_instr/q[3]_i_1/O
                         net (fo=3, routed)           0.662    90.820    arm/dp/mi_ff_instr/D[3]
    SLICE_X21Y13         LUT6 (Prop_lut6_I0_O)        0.124    90.944 r  arm/dp/mi_ff_instr/q[3]_i_2__0/O
                         net (fo=1, routed)           0.509    91.453    arm/c/dec/fsm/p_1_in__0[3]
    SLICE_X22Y7          LUT5 (Prop_lut5_I4_O)        0.124    91.577 r  arm/c/dec/fsm/q[3]_i_1__0/O
                         net (fo=5, routed)           0.958    92.535    arm/c/dec/fsm/Result[3]
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124    92.659 r  arm/c/dec/fsm/Adr_OBUF[3]_inst_i_1/O
                         net (fo=33, routed)          3.484    96.143    Adr_OBUF[3]
    H18                  OBUF (Prop_obuf_I_O)         2.620    98.764 r  Adr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    98.764    Adr[3]
    H18                                                               r  Adr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.925ns  (logic 54.470ns (59.907%)  route 36.455ns (40.094%))
  Logic Levels:           281  (CARRY4=251 LUT2=1 LUT3=3 LUT5=18 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          0.841    82.933    arm/dp/mi_alu/data6[5]
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.332    83.265 r  arm/dp/mi_alu/q[3]_i_90/O
                         net (fo=1, routed)           0.000    83.265    arm/dp/mi_alu/q[3]_i_90_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.815 r  arm/dp/mi_alu/q_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    83.815    arm/dp/mi_alu/q_reg[3]_i_76_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.929 r  arm/dp/mi_alu/q_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    83.929    arm/dp/mi_alu/q_reg[3]_i_66_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.043 r  arm/dp/mi_alu/q_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    84.043    arm/dp/mi_alu/q_reg[3]_i_56_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.157 r  arm/dp/mi_alu/q_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.001    84.158    arm/dp/mi_alu/q_reg[3]_i_46_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.272 r  arm/dp/mi_alu/q_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    84.272    arm/dp/mi_alu/q_reg[3]_i_36_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.386 r  arm/dp/mi_alu/q_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    84.386    arm/dp/mi_alu/q_reg[3]_i_26_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.500 r  arm/dp/mi_alu/q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    84.500    arm/dp/mi_alu/q_reg[3]_i_16_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.614 r  arm/dp/mi_alu/q_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.614    arm/dp/mi_alu/q_reg[3]_i_7_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.771 r  arm/dp/mi_alu/q_reg[4]_i_5/CO[1]
                         net (fo=36, routed)          1.226    85.997    arm/dp/mi_ff_instr/data6[4]
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.329    86.326 f  arm/dp/mi_ff_instr/q[4]_i_3/O
                         net (fo=1, routed)           1.018    87.343    arm/dp/mi_ff_instr/q[4]_i_3_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    87.467 r  arm/dp/mi_ff_instr/q[4]_i_2/O
                         net (fo=3, routed)           0.760    88.227    arm/dp/mi_ff_instr/D[4]
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    88.351 r  arm/dp/mi_ff_instr/q[4]_i_2__0/O
                         net (fo=1, routed)           0.656    89.007    arm/c/dec/fsm/p_1_in__0[4]
    SLICE_X9Y5           LUT5 (Prop_lut5_I4_O)        0.124    89.131 r  arm/c/dec/fsm/q[4]_i_1__0/O
                         net (fo=5, routed)           0.543    89.674    arm/c/dec/fsm/Result[4]
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.124    89.798 r  arm/c/dec/fsm/Adr_OBUF[4]_inst_i_1/O
                         net (fo=33, routed)          3.585    93.383    Adr_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         2.618    96.001 r  Adr_OBUF[4]_inst/O
                         net (fo=0)                   0.000    96.001    Adr[4]
    H17                                                               r  Adr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.403ns  (logic 52.642ns (58.881%)  route 36.761ns (41.119%))
  Logic Levels:           271  (CARRY4=242 LUT2=1 LUT3=3 LUT5=17 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.944    80.250    arm/dp/mi_alu/data6[6]
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.332    80.582 r  arm/dp/mi_alu/q[5]_i_45/O
                         net (fo=1, routed)           0.000    80.582    arm/dp/mi_alu/q[5]_i_45_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.115 r  arm/dp/mi_alu/q_reg[5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    81.115    arm/dp/mi_alu/q_reg[5]_i_38_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.232 r  arm/dp/mi_alu/q_reg[5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.232    arm/dp/mi_alu/q_reg[5]_i_33_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.349 r  arm/dp/mi_alu/q_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.349    arm/dp/mi_alu/q_reg[5]_i_28_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.466 r  arm/dp/mi_alu/q_reg[5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.466    arm/dp/mi_alu/q_reg[5]_i_23_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.583 r  arm/dp/mi_alu/q_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.583    arm/dp/mi_alu/q_reg[5]_i_18_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.700 r  arm/dp/mi_alu/q_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.700    arm/dp/mi_alu/q_reg[5]_i_13_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.817 r  arm/dp/mi_alu/q_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.001    81.818    arm/dp/mi_alu/q_reg[5]_i_8_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.935 r  arm/dp/mi_alu/q_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.935    arm/dp/mi_alu/q_reg[5]_i_5_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.092 r  arm/dp/mi_alu/q_reg[5]_i_4/CO[1]
                         net (fo=36, routed)          1.220    83.312    arm/dp/mi_ff_instr/data6[5]
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.332    83.644 f  arm/dp/mi_ff_instr/q[5]_i_2/O
                         net (fo=1, routed)           1.050    84.694    arm/dp/mi_ff_instr/q[5]_i_2_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    84.818 r  arm/dp/mi_ff_instr/q[5]_i_1/O
                         net (fo=3, routed)           1.348    86.166    arm/dp/mi_ff_instr/D[5]
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124    86.290 r  arm/dp/mi_ff_instr/q[5]_i_2__0/O
                         net (fo=1, routed)           0.279    86.569    arm/c/dec/fsm/p_1_in__0[5]
    SLICE_X24Y4          LUT5 (Prop_lut5_I4_O)        0.124    86.693 r  arm/c/dec/fsm/q[5]_i_1__0/O
                         net (fo=5, routed)           1.198    87.891    arm/c/dec/fsm/Result[5]
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124    88.015 r  arm/c/dec/fsm/Adr_OBUF[5]_inst_i_1/O
                         net (fo=33, routed)          3.840    91.855    Adr_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         2.624    94.479 r  Adr_OBUF[5]_inst/O
                         net (fo=0)                   0.000    94.479    Adr[5]
    F14                                                               r  Adr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        86.682ns  (logic 50.797ns (58.602%)  route 35.884ns (41.398%))
  Logic Levels:           261  (CARRY4=233 LUT2=1 LUT3=3 LUT5=16 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.911    77.468    arm/dp/mi_alu/data6[7]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.329    77.797 r  arm/dp/mi_alu/q[6]_i_45/O
                         net (fo=1, routed)           0.000    77.797    arm/dp/mi_alu/q[6]_i_45_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.330 r  arm/dp/mi_alu/q_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.330    arm/dp/mi_alu/q_reg[6]_i_38_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.447 r  arm/dp/mi_alu/q_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.447    arm/dp/mi_alu/q_reg[6]_i_33_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.564 r  arm/dp/mi_alu/q_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.564    arm/dp/mi_alu/q_reg[6]_i_28_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.681 r  arm/dp/mi_alu/q_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.681    arm/dp/mi_alu/q_reg[6]_i_23_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.798 r  arm/dp/mi_alu/q_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.798    arm/dp/mi_alu/q_reg[6]_i_18_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.915 r  arm/dp/mi_alu/q_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.915    arm/dp/mi_alu/q_reg[6]_i_13_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.032 r  arm/dp/mi_alu/q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.032    arm/dp/mi_alu/q_reg[6]_i_8_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.149 r  arm/dp/mi_alu/q_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.149    arm/dp/mi_alu/q_reg[6]_i_5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.306 r  arm/dp/mi_alu/q_reg[6]_i_4/CO[1]
                         net (fo=36, routed)          0.476    79.782    arm/dp/mi_ff_instr/data6[6]
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.332    80.114 f  arm/dp/mi_ff_instr/q[6]_i_2/O
                         net (fo=1, routed)           1.869    81.983    arm/dp/mi_ff_instr/q[6]_i_2_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    82.107 r  arm/dp/mi_ff_instr/q[6]_i_1/O
                         net (fo=3, routed)           0.453    82.560    arm/dp/mi_ff_instr/D[6]
    SLICE_X23Y21         LUT6 (Prop_lut6_I0_O)        0.124    82.684 r  arm/dp/mi_ff_instr/q[6]_i_2__0/O
                         net (fo=1, routed)           1.278    83.962    arm/c/dec/fsm/p_1_in__0[6]
    SLICE_X24Y4          LUT5 (Prop_lut5_I4_O)        0.124    84.086 r  arm/c/dec/fsm/q[6]_i_1__0/O
                         net (fo=5, routed)           0.683    84.770    arm/c/dec/fsm/Result[6]
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124    84.894 r  arm/c/dec/fsm/Adr_OBUF[6]_inst_i_1/O
                         net (fo=33, routed)          4.244    89.137    Adr_OBUF[6]
    G14                  OBUF (Prop_obuf_I_O)         2.620    91.758 r  Adr_OBUF[6]_inst/O
                         net (fo=0)                   0.000    91.758    Adr[6]
    G14                                                               r  Adr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        84.328ns  (logic 48.957ns (58.056%)  route 35.371ns (41.944%))
  Logic Levels:           251  (CARRY4=224 LUT2=1 LUT3=3 LUT5=15 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.072    74.817    arm/dp/mi_alu/data6[8]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    75.602 r  arm/dp/mi_alu/q_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.602    arm/dp/mi_alu/q_reg[7]_i_43_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.716 r  arm/dp/mi_alu/q_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.716    arm/dp/mi_alu/q_reg[7]_i_38_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.830 r  arm/dp/mi_alu/q_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.830    arm/dp/mi_alu/q_reg[7]_i_33_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.944 r  arm/dp/mi_alu/q_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.944    arm/dp/mi_alu/q_reg[7]_i_28_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.058 r  arm/dp/mi_alu/q_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.058    arm/dp/mi_alu/q_reg[7]_i_23_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.172 r  arm/dp/mi_alu/q_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.172    arm/dp/mi_alu/q_reg[7]_i_18_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.286 r  arm/dp/mi_alu/q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.286    arm/dp/mi_alu/q_reg[7]_i_13_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.400 r  arm/dp/mi_alu/q_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.400    arm/dp/mi_alu/q_reg[7]_i_6_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.557 r  arm/dp/mi_alu/q_reg[7]_i_4/CO[1]
                         net (fo=36, routed)          0.696    77.252    arm/dp/mi_ff_instr/data6[7]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.329    77.581 f  arm/dp/mi_ff_instr/q[7]_i_2/O
                         net (fo=1, routed)           1.583    79.165    arm/dp/mi_ff_instr/q[7]_i_2_n_0
    SLICE_X18Y19         LUT6 (Prop_lut6_I0_O)        0.124    79.289 r  arm/dp/mi_ff_instr/q[7]_i_1/O
                         net (fo=3, routed)           0.580    79.869    arm/dp/mi_ff_instr/D[7]
    SLICE_X18Y16         LUT6 (Prop_lut6_I0_O)        0.124    79.993 r  arm/dp/mi_ff_instr/q[7]_i_2__0/O
                         net (fo=1, routed)           1.022    81.015    arm/c/dec/fsm/p_1_in__0[7]
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    81.139 r  arm/c/dec/fsm/q[7]_i_1__0/O
                         net (fo=5, routed)           1.183    82.322    arm/c/dec/fsm/Result[7]
    SLICE_X13Y1          LUT6 (Prop_lut6_I0_O)        0.124    82.446 r  arm/c/dec/fsm/Adr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          4.337    86.783    Adr_OBUF[7]
    F15                  OBUF (Prop_obuf_I_O)         2.621    89.404 r  Adr_OBUF[7]_inst/O
                         net (fo=0)                   0.000    89.404    Adr[7]
    F15                                                               r  Adr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        81.166ns  (logic 47.221ns (58.178%)  route 33.946ns (41.822%))
  Logic Levels:           242  (CARRY4=215 LUT2=1 LUT3=3 LUT5=15 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          0.926    72.001    arm/dp/mi_alu/data6[9]
    SLICE_X9Y35          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.789 r  arm/dp/mi_alu/q_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.789    arm/dp/mi_alu/q_reg[8]_i_38_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.903 r  arm/dp/mi_alu/q_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.903    arm/dp/mi_alu/q_reg[8]_i_33_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.017 r  arm/dp/mi_alu/q_reg[8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.017    arm/dp/mi_alu/q_reg[8]_i_28_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.131 r  arm/dp/mi_alu/q_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.131    arm/dp/mi_alu/q_reg[8]_i_23_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.245 r  arm/dp/mi_alu/q_reg[8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.245    arm/dp/mi_alu/q_reg[8]_i_18_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.359 r  arm/dp/mi_alu/q_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    73.359    arm/dp/mi_alu/q_reg[8]_i_13_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.473 r  arm/dp/mi_alu/q_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.473    arm/dp/mi_alu/q_reg[8]_i_8_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.587 r  arm/dp/mi_alu/q_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.587    arm/dp/mi_alu/q_reg[8]_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.744 r  arm/dp/mi_alu/q_reg[8]_i_4/CO[1]
                         net (fo=36, routed)          1.760    75.504    arm/dp/mi_ff_instr/data6[8]
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.329    75.833 f  arm/dp/mi_ff_instr/q[8]_i_2/O
                         net (fo=1, routed)           0.890    76.723    arm/dp/mi_ff_instr/q[8]_i_2_n_0
    SLICE_X19Y20         LUT6 (Prop_lut6_I0_O)        0.124    76.847 r  arm/dp/mi_ff_instr/q[8]_i_1/O
                         net (fo=3, routed)           0.811    77.658    arm/dp/mi_ff_instr/D[8]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    77.782 r  arm/dp/mi_ff_instr/q[8]_i_2__0/O
                         net (fo=1, routed)           0.338    78.120    arm/c/dec/fsm/p_1_in__0[8]
    SLICE_X25Y10         LUT5 (Prop_lut5_I4_O)        0.124    78.244 r  arm/c/dec/fsm/q[8]_i_1__0/O
                         net (fo=5, routed)           1.709    79.953    arm/c/dec/fsm/Result[8]
    SLICE_X20Y18         LUT6 (Prop_lut6_I0_O)        0.124    80.077 r  arm/c/dec/fsm/Adr_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.541    83.618    Adr_OBUF[8]
    G15                  OBUF (Prop_obuf_I_O)         2.625    86.242 r  Adr_OBUF[8]_inst/O
                         net (fo=0)                   0.000    86.242    Adr[8]
    G15                                                               r  Adr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_instr/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        77.371ns  (logic 45.471ns (58.770%)  route 31.900ns (41.230%))
  Logic Levels:           233  (CARRY4=206 LUT2=1 LUT3=3 LUT5=15 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.561     5.076    arm/dp/mi_ff_instr/CLK
    SLICE_X16Y7          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDCE (Prop_fdce_C_Q)         0.456     5.532 r  arm/dp/mi_ff_instr/q_reg[11]/Q
                         net (fo=45, routed)          0.957     6.489    arm/dp/mi_ff_instr/q_reg_n_0_[11]
    SLICE_X18Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.613 f  arm/dp/mi_ff_instr/Result0_i_87/O
                         net (fo=2, routed)           0.790     7.403    arm/dp/mi_ff_instr/Result0_i_87_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.527 f  arm/dp/mi_ff_instr/Result0_i_80/O
                         net (fo=1, routed)           0.810     8.337    arm/dp/mi_ff_instr/Result0_i_80_n_0
    SLICE_X14Y0          LUT6 (Prop_lut6_I3_O)        0.124     8.461 f  arm/dp/mi_ff_instr/Result0_i_59/O
                         net (fo=2, routed)           0.507     8.968    arm/dp/mi_ff_instr/Result0_i_59_n_0
    SLICE_X15Y0          LUT6 (Prop_lut6_I2_O)        0.124     9.092 r  arm/dp/mi_ff_instr/q[31]_i_48/O
                         net (fo=1, routed)           0.000     9.092    arm/dp/mi_alu/S[3]
    SLICE_X15Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.493 r  arm/dp/mi_alu/q_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.493    arm/dp/mi_alu/q_reg[31]_i_43_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  arm/dp/mi_alu/q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.607    arm/dp/mi_alu/q_reg[31]_i_38_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  arm/dp/mi_alu/q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.721    arm/dp/mi_alu/q_reg[31]_i_33_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  arm/dp/mi_alu/q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.835    arm/dp/mi_alu/q_reg[31]_i_28_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  arm/dp/mi_alu/q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.949    arm/dp/mi_alu/q_reg[31]_i_23_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  arm/dp/mi_alu/q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.063    arm/dp/mi_alu/q_reg[31]_i_18_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  arm/dp/mi_alu/q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.177    arm/dp/mi_alu/q_reg[31]_i_13_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  arm/dp/mi_alu/q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.291    arm/dp/mi_alu/q_reg[31]_i_12_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.562 r  arm/dp/mi_alu/q_reg[31]_i_7/CO[0]
                         net (fo=36, routed)          1.264    11.826    arm/dp/mi_alu/data6[31]
    SLICE_X17Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.655 r  arm/dp/mi_alu/q_reg[30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.655    arm/dp/mi_alu/q_reg[30]_i_38_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  arm/dp/mi_alu/q_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.769    arm/dp/mi_alu/q_reg[30]_i_33_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  arm/dp/mi_alu/q_reg[30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.883    arm/dp/mi_alu/q_reg[30]_i_28_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  arm/dp/mi_alu/q_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.997    arm/dp/mi_alu/q_reg[30]_i_23_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  arm/dp/mi_alu/q_reg[30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.111    arm/dp/mi_alu/q_reg[30]_i_18_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  arm/dp/mi_alu/q_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.225    arm/dp/mi_alu/q_reg[30]_i_13_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  arm/dp/mi_alu/q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.339    arm/dp/mi_alu/q_reg[30]_i_8_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  arm/dp/mi_alu/q_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.453    arm/dp/mi_alu/q_reg[30]_i_5_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.610 r  arm/dp/mi_alu/q_reg[30]_i_4/CO[1]
                         net (fo=36, routed)          0.860    14.471    arm/dp/mi_alu/data6[30]
    SLICE_X21Y4          LUT5 (Prop_lut5_I0_O)        0.329    14.800 r  arm/dp/mi_alu/q[29]_i_45/O
                         net (fo=1, routed)           0.000    14.800    arm/dp/mi_alu/q[29]_i_45_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.350 r  arm/dp/mi_alu/q_reg[29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.350    arm/dp/mi_alu/q_reg[29]_i_38_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  arm/dp/mi_alu/q_reg[29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.464    arm/dp/mi_alu/q_reg[29]_i_33_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  arm/dp/mi_alu/q_reg[29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.578    arm/dp/mi_alu/q_reg[29]_i_28_n_0
    SLICE_X21Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  arm/dp/mi_alu/q_reg[29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.692    arm/dp/mi_alu/q_reg[29]_i_23_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  arm/dp/mi_alu/q_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.806    arm/dp/mi_alu/q_reg[29]_i_18_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  arm/dp/mi_alu/q_reg[29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.920    arm/dp/mi_alu/q_reg[29]_i_13_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.034 r  arm/dp/mi_alu/q_reg[29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.034    arm/dp/mi_alu/q_reg[29]_i_8_n_0
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.148 r  arm/dp/mi_alu/q_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.148    arm/dp/mi_alu/q_reg[29]_i_5_n_0
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.305 r  arm/dp/mi_alu/q_reg[29]_i_4/CO[1]
                         net (fo=36, routed)          0.825    17.130    arm/dp/mi_alu/data6[29]
    SLICE_X20Y4          LUT5 (Prop_lut5_I0_O)        0.329    17.459 r  arm/dp/mi_alu/q[28]_i_45/O
                         net (fo=1, routed)           0.000    17.459    arm/dp/mi_alu/q[28]_i_45_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  arm/dp/mi_alu/q_reg[28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.009    arm/dp/mi_alu/q_reg[28]_i_38_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.123 r  arm/dp/mi_alu/q_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.123    arm/dp/mi_alu/q_reg[28]_i_33_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.237 r  arm/dp/mi_alu/q_reg[28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.237    arm/dp/mi_alu/q_reg[28]_i_28_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.351 r  arm/dp/mi_alu/q_reg[28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.351    arm/dp/mi_alu/q_reg[28]_i_23_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.465 r  arm/dp/mi_alu/q_reg[28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.465    arm/dp/mi_alu/q_reg[28]_i_18_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.579 r  arm/dp/mi_alu/q_reg[28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.579    arm/dp/mi_alu/q_reg[28]_i_13_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.693 r  arm/dp/mi_alu/q_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.693    arm/dp/mi_alu/q_reg[28]_i_8_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.807 r  arm/dp/mi_alu/q_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.807    arm/dp/mi_alu/q_reg[28]_i_5_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.964 r  arm/dp/mi_alu/q_reg[28]_i_4/CO[1]
                         net (fo=36, routed)          0.918    19.882    arm/dp/mi_alu/data6[28]
    SLICE_X19Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.667 r  arm/dp/mi_alu/q_reg[27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.667    arm/dp/mi_alu/q_reg[27]_i_48_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.781 r  arm/dp/mi_alu/q_reg[27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.781    arm/dp/mi_alu/q_reg[27]_i_43_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.895 r  arm/dp/mi_alu/q_reg[27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.895    arm/dp/mi_alu/q_reg[27]_i_38_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.009 r  arm/dp/mi_alu/q_reg[27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.009    arm/dp/mi_alu/q_reg[27]_i_33_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.123 r  arm/dp/mi_alu/q_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.123    arm/dp/mi_alu/q_reg[27]_i_28_n_0
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.237 r  arm/dp/mi_alu/q_reg[27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.237    arm/dp/mi_alu/q_reg[27]_i_23_n_0
    SLICE_X19Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.351 r  arm/dp/mi_alu/q_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.351    arm/dp/mi_alu/q_reg[27]_i_18_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.465 r  arm/dp/mi_alu/q_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.465    arm/dp/mi_alu/q_reg[27]_i_11_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.622 r  arm/dp/mi_alu/q_reg[27]_i_5/CO[1]
                         net (fo=36, routed)          0.849    22.471    arm/dp/mi_alu/data6[27]
    SLICE_X18Y7          LUT5 (Prop_lut5_I0_O)        0.329    22.800 r  arm/dp/mi_alu/q[26]_i_45/O
                         net (fo=1, routed)           0.000    22.800    arm/dp/mi_alu/q[26]_i_45_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.333 r  arm/dp/mi_alu/q_reg[26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.333    arm/dp/mi_alu/q_reg[26]_i_38_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.450 r  arm/dp/mi_alu/q_reg[26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.450    arm/dp/mi_alu/q_reg[26]_i_33_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.567 r  arm/dp/mi_alu/q_reg[26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.567    arm/dp/mi_alu/q_reg[26]_i_28_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.684 r  arm/dp/mi_alu/q_reg[26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.684    arm/dp/mi_alu/q_reg[26]_i_23_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.801 r  arm/dp/mi_alu/q_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.801    arm/dp/mi_alu/q_reg[26]_i_18_n_0
    SLICE_X18Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.918 r  arm/dp/mi_alu/q_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.918    arm/dp/mi_alu/q_reg[26]_i_13_n_0
    SLICE_X18Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.035 r  arm/dp/mi_alu/q_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    24.035    arm/dp/mi_alu/q_reg[26]_i_8_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.152 r  arm/dp/mi_alu/q_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.152    arm/dp/mi_alu/q_reg[26]_i_5_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.309 r  arm/dp/mi_alu/q_reg[26]_i_4/CO[1]
                         net (fo=36, routed)          1.274    25.583    arm/dp/mi_alu/data6[26]
    SLICE_X13Y3          LUT5 (Prop_lut5_I0_O)        0.332    25.915 r  arm/dp/mi_alu/q[25]_i_45/O
                         net (fo=1, routed)           0.000    25.915    arm/dp/mi_alu/q[25]_i_45_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.465 r  arm/dp/mi_alu/q_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.465    arm/dp/mi_alu/q_reg[25]_i_38_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.579 r  arm/dp/mi_alu/q_reg[25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.579    arm/dp/mi_alu/q_reg[25]_i_33_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.693 r  arm/dp/mi_alu/q_reg[25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.693    arm/dp/mi_alu/q_reg[25]_i_28_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.807 r  arm/dp/mi_alu/q_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.807    arm/dp/mi_alu/q_reg[25]_i_23_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  arm/dp/mi_alu/q_reg[25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.921    arm/dp/mi_alu/q_reg[25]_i_18_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  arm/dp/mi_alu/q_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.035    arm/dp/mi_alu/q_reg[25]_i_13_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.149 r  arm/dp/mi_alu/q_reg[25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.149    arm/dp/mi_alu/q_reg[25]_i_8_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.263 r  arm/dp/mi_alu/q_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.263    arm/dp/mi_alu/q_reg[25]_i_5_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.420 r  arm/dp/mi_alu/q_reg[25]_i_4/CO[1]
                         net (fo=36, routed)          0.888    28.307    arm/dp/mi_alu/data6[25]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.329    28.636 r  arm/dp/mi_alu/q[24]_i_45/O
                         net (fo=1, routed)           0.000    28.636    arm/dp/mi_alu/q[24]_i_45_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.169 r  arm/dp/mi_alu/q_reg[24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.169    arm/dp/mi_alu/q_reg[24]_i_38_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.286 r  arm/dp/mi_alu/q_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.286    arm/dp/mi_alu/q_reg[24]_i_33_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.403 r  arm/dp/mi_alu/q_reg[24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.403    arm/dp/mi_alu/q_reg[24]_i_28_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.520 r  arm/dp/mi_alu/q_reg[24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.520    arm/dp/mi_alu/q_reg[24]_i_23_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.637 r  arm/dp/mi_alu/q_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.637    arm/dp/mi_alu/q_reg[24]_i_18_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.754 r  arm/dp/mi_alu/q_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.754    arm/dp/mi_alu/q_reg[24]_i_13_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.871 r  arm/dp/mi_alu/q_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.871    arm/dp/mi_alu/q_reg[24]_i_8_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.988 r  arm/dp/mi_alu/q_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.988    arm/dp/mi_alu/q_reg[24]_i_5_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.145 r  arm/dp/mi_alu/q_reg[24]_i_4/CO[1]
                         net (fo=36, routed)          1.049    31.194    arm/dp/mi_alu/data6[24]
    SLICE_X17Y11         LUT3 (Prop_lut3_I0_O)        0.332    31.526 r  arm/dp/mi_alu/q[23]_i_54/O
                         net (fo=1, routed)           0.000    31.526    arm/dp/mi_alu/q[23]_i_54_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.924 r  arm/dp/mi_alu/q_reg[23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.924    arm/dp/mi_alu/q_reg[23]_i_48_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.038 r  arm/dp/mi_alu/q_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.038    arm/dp/mi_alu/q_reg[23]_i_43_n_0
    SLICE_X17Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.152 r  arm/dp/mi_alu/q_reg[23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.152    arm/dp/mi_alu/q_reg[23]_i_38_n_0
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.266 r  arm/dp/mi_alu/q_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.266    arm/dp/mi_alu/q_reg[23]_i_33_n_0
    SLICE_X17Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.380 r  arm/dp/mi_alu/q_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.380    arm/dp/mi_alu/q_reg[23]_i_28_n_0
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.494 r  arm/dp/mi_alu/q_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.494    arm/dp/mi_alu/q_reg[23]_i_23_n_0
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.608 r  arm/dp/mi_alu/q_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.608    arm/dp/mi_alu/q_reg[23]_i_18_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.722 r  arm/dp/mi_alu/q_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.722    arm/dp/mi_alu/q_reg[23]_i_11_n_0
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.879 r  arm/dp/mi_alu/q_reg[23]_i_5/CO[1]
                         net (fo=36, routed)          0.954    33.833    arm/dp/mi_alu/data6[23]
    SLICE_X16Y10         LUT5 (Prop_lut5_I0_O)        0.329    34.162 r  arm/dp/mi_alu/q[22]_i_45/O
                         net (fo=1, routed)           0.000    34.162    arm/dp/mi_alu/q[22]_i_45_n_0
    SLICE_X16Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.712 r  arm/dp/mi_alu/q_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.712    arm/dp/mi_alu/q_reg[22]_i_38_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.826 r  arm/dp/mi_alu/q_reg[22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.826    arm/dp/mi_alu/q_reg[22]_i_33_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.940 r  arm/dp/mi_alu/q_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.940    arm/dp/mi_alu/q_reg[22]_i_28_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.054 r  arm/dp/mi_alu/q_reg[22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.054    arm/dp/mi_alu/q_reg[22]_i_23_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.168 r  arm/dp/mi_alu/q_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.168    arm/dp/mi_alu/q_reg[22]_i_18_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.282 r  arm/dp/mi_alu/q_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.282    arm/dp/mi_alu/q_reg[22]_i_13_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.396 r  arm/dp/mi_alu/q_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.396    arm/dp/mi_alu/q_reg[22]_i_8_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.510 r  arm/dp/mi_alu/q_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.510    arm/dp/mi_alu/q_reg[22]_i_5_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.667 r  arm/dp/mi_alu/q_reg[22]_i_4/CO[1]
                         net (fo=36, routed)          0.952    36.619    arm/dp/mi_alu/data6[22]
    SLICE_X15Y11         LUT5 (Prop_lut5_I0_O)        0.329    36.948 r  arm/dp/mi_alu/q[21]_i_45/O
                         net (fo=1, routed)           0.000    36.948    arm/dp/mi_alu/q[21]_i_45_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.498 r  arm/dp/mi_alu/q_reg[21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.498    arm/dp/mi_alu/q_reg[21]_i_38_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.612 r  arm/dp/mi_alu/q_reg[21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.612    arm/dp/mi_alu/q_reg[21]_i_33_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.726 r  arm/dp/mi_alu/q_reg[21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.726    arm/dp/mi_alu/q_reg[21]_i_28_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  arm/dp/mi_alu/q_reg[21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.840    arm/dp/mi_alu/q_reg[21]_i_23_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.954 r  arm/dp/mi_alu/q_reg[21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.954    arm/dp/mi_alu/q_reg[21]_i_18_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.068 r  arm/dp/mi_alu/q_reg[21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    38.068    arm/dp/mi_alu/q_reg[21]_i_13_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.182 r  arm/dp/mi_alu/q_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.182    arm/dp/mi_alu/q_reg[21]_i_8_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.296 r  arm/dp/mi_alu/q_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.296    arm/dp/mi_alu/q_reg[21]_i_5_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.453 r  arm/dp/mi_alu/q_reg[21]_i_4/CO[1]
                         net (fo=36, routed)          1.049    39.502    arm/dp/mi_alu/data6[21]
    SLICE_X13Y15         LUT3 (Prop_lut3_I0_O)        0.329    39.831 r  arm/dp/mi_alu/q[20]_i_42/O
                         net (fo=1, routed)           0.000    39.831    arm/dp/mi_alu/q[20]_i_42_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.363 r  arm/dp/mi_alu/q_reg[20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.363    arm/dp/mi_alu/q_reg[20]_i_33_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.477 r  arm/dp/mi_alu/q_reg[20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.477    arm/dp/mi_alu/q_reg[20]_i_28_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.591 r  arm/dp/mi_alu/q_reg[20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.591    arm/dp/mi_alu/q_reg[20]_i_23_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.705 r  arm/dp/mi_alu/q_reg[20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.705    arm/dp/mi_alu/q_reg[20]_i_18_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.819 r  arm/dp/mi_alu/q_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.819    arm/dp/mi_alu/q_reg[20]_i_13_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.933 r  arm/dp/mi_alu/q_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.933    arm/dp/mi_alu/q_reg[20]_i_8_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.047 r  arm/dp/mi_alu/q_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.047    arm/dp/mi_alu/q_reg[20]_i_5_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.204 r  arm/dp/mi_alu/q_reg[20]_i_4/CO[1]
                         net (fo=36, routed)          1.107    42.310    arm/dp/mi_alu/data6[20]
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.329    42.639 r  arm/dp/mi_alu/q[19]_i_52/O
                         net (fo=1, routed)           0.000    42.639    arm/dp/mi_alu/q[19]_i_52_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.040 r  arm/dp/mi_alu/q_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    43.040    arm/dp/mi_alu/q_reg[19]_i_47_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.154 r  arm/dp/mi_alu/q_reg[19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.154    arm/dp/mi_alu/q_reg[19]_i_42_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.268 r  arm/dp/mi_alu/q_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.268    arm/dp/mi_alu/q_reg[19]_i_37_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.382 r  arm/dp/mi_alu/q_reg[19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.382    arm/dp/mi_alu/q_reg[19]_i_32_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.496 r  arm/dp/mi_alu/q_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.496    arm/dp/mi_alu/q_reg[19]_i_27_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.610 r  arm/dp/mi_alu/q_reg[19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.610    arm/dp/mi_alu/q_reg[19]_i_22_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.724 r  arm/dp/mi_alu/q_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.724    arm/dp/mi_alu/q_reg[19]_i_17_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.838 r  arm/dp/mi_alu/q_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.838    arm/dp/mi_alu/q_reg[19]_i_10_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.995 r  arm/dp/mi_alu/q_reg[19]_i_5/CO[1]
                         net (fo=36, routed)          0.836    44.832    arm/dp/mi_alu/data6[19]
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.329    45.161 r  arm/dp/mi_alu/q[18]_i_45/O
                         net (fo=1, routed)           0.000    45.161    arm/dp/mi_alu/q[18]_i_45_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.694 r  arm/dp/mi_alu/q_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.694    arm/dp/mi_alu/q_reg[18]_i_38_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.811 r  arm/dp/mi_alu/q_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.811    arm/dp/mi_alu/q_reg[18]_i_33_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.928 r  arm/dp/mi_alu/q_reg[18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.928    arm/dp/mi_alu/q_reg[18]_i_28_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.045 r  arm/dp/mi_alu/q_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.045    arm/dp/mi_alu/q_reg[18]_i_23_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.162 r  arm/dp/mi_alu/q_reg[18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.162    arm/dp/mi_alu/q_reg[18]_i_18_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.279 r  arm/dp/mi_alu/q_reg[18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.279    arm/dp/mi_alu/q_reg[18]_i_13_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.396 r  arm/dp/mi_alu/q_reg[18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    46.396    arm/dp/mi_alu/q_reg[18]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.513 r  arm/dp/mi_alu/q_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.513    arm/dp/mi_alu/q_reg[18]_i_5_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.670 r  arm/dp/mi_alu/q_reg[18]_i_4/CO[1]
                         net (fo=36, routed)          1.030    47.700    arm/dp/mi_alu/data6[18]
    SLICE_X9Y9           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    48.488 r  arm/dp/mi_alu/q_reg[17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.488    arm/dp/mi_alu/q_reg[17]_i_38_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.602 r  arm/dp/mi_alu/q_reg[17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.602    arm/dp/mi_alu/q_reg[17]_i_33_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.716 r  arm/dp/mi_alu/q_reg[17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.716    arm/dp/mi_alu/q_reg[17]_i_28_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.830 r  arm/dp/mi_alu/q_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.830    arm/dp/mi_alu/q_reg[17]_i_23_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.944 r  arm/dp/mi_alu/q_reg[17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.944    arm/dp/mi_alu/q_reg[17]_i_18_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.058 r  arm/dp/mi_alu/q_reg[17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.058    arm/dp/mi_alu/q_reg[17]_i_13_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.172 r  arm/dp/mi_alu/q_reg[17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    49.172    arm/dp/mi_alu/q_reg[17]_i_8_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.286 r  arm/dp/mi_alu/q_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.286    arm/dp/mi_alu/q_reg[17]_i_5_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.443 r  arm/dp/mi_alu/q_reg[17]_i_4/CO[1]
                         net (fo=36, routed)          0.814    50.257    arm/dp/mi_alu/data6[17]
    SLICE_X8Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    51.057 r  arm/dp/mi_alu/q_reg[16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.057    arm/dp/mi_alu/q_reg[16]_i_38_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.174 r  arm/dp/mi_alu/q_reg[16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    51.174    arm/dp/mi_alu/q_reg[16]_i_33_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.291 r  arm/dp/mi_alu/q_reg[16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    51.291    arm/dp/mi_alu/q_reg[16]_i_28_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.408 r  arm/dp/mi_alu/q_reg[16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    51.408    arm/dp/mi_alu/q_reg[16]_i_23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.525 r  arm/dp/mi_alu/q_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.525    arm/dp/mi_alu/q_reg[16]_i_18_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.642 r  arm/dp/mi_alu/q_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    51.642    arm/dp/mi_alu/q_reg[16]_i_13_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.759 r  arm/dp/mi_alu/q_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.759    arm/dp/mi_alu/q_reg[16]_i_8_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.876 r  arm/dp/mi_alu/q_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.876    arm/dp/mi_alu/q_reg[16]_i_5_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.033 r  arm/dp/mi_alu/q_reg[16]_i_4/CO[1]
                         net (fo=36, routed)          0.918    52.951    arm/dp/mi_alu/data6[16]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.332    53.283 r  arm/dp/mi_alu/q[15]_i_50/O
                         net (fo=1, routed)           0.000    53.283    arm/dp/mi_alu/q[15]_i_50_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.833 r  arm/dp/mi_alu/q_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.833    arm/dp/mi_alu/q_reg[15]_i_43_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.947 r  arm/dp/mi_alu/q_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.947    arm/dp/mi_alu/q_reg[15]_i_38_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.061 r  arm/dp/mi_alu/q_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.061    arm/dp/mi_alu/q_reg[15]_i_33_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.175 r  arm/dp/mi_alu/q_reg[15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.175    arm/dp/mi_alu/q_reg[15]_i_28_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.289 r  arm/dp/mi_alu/q_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.289    arm/dp/mi_alu/q_reg[15]_i_23_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.403 r  arm/dp/mi_alu/q_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.403    arm/dp/mi_alu/q_reg[15]_i_18_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.517 r  arm/dp/mi_alu/q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    54.526    arm/dp/mi_alu/q_reg[15]_i_13_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.640 r  arm/dp/mi_alu/q_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.640    arm/dp/mi_alu/q_reg[15]_i_6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.797 r  arm/dp/mi_alu/q_reg[15]_i_4/CO[1]
                         net (fo=36, routed)          0.973    55.769    arm/dp/mi_alu/data6[15]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.329    56.098 r  arm/dp/mi_alu/q[14]_i_45/O
                         net (fo=1, routed)           0.000    56.098    arm/dp/mi_alu/q[14]_i_45_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.631 r  arm/dp/mi_alu/q_reg[14]_i_38/CO[3]
                         net (fo=1, routed)           0.000    56.631    arm/dp/mi_alu/q_reg[14]_i_38_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.748 r  arm/dp/mi_alu/q_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.748    arm/dp/mi_alu/q_reg[14]_i_33_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.865 r  arm/dp/mi_alu/q_reg[14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.865    arm/dp/mi_alu/q_reg[14]_i_28_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.982 r  arm/dp/mi_alu/q_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.982    arm/dp/mi_alu/q_reg[14]_i_23_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.099 r  arm/dp/mi_alu/q_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.099    arm/dp/mi_alu/q_reg[14]_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.216 r  arm/dp/mi_alu/q_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.216    arm/dp/mi_alu/q_reg[14]_i_13_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.333 r  arm/dp/mi_alu/q_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009    57.342    arm/dp/mi_alu/q_reg[14]_i_8_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.459 r  arm/dp/mi_alu/q_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.459    arm/dp/mi_alu/q_reg[14]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.616 r  arm/dp/mi_alu/q_reg[14]_i_4/CO[1]
                         net (fo=36, routed)          0.824    58.441    arm/dp/mi_alu/data6[14]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.332    58.773 r  arm/dp/mi_alu/q[13]_i_45/O
                         net (fo=1, routed)           0.000    58.773    arm/dp/mi_alu/q[13]_i_45_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.323 r  arm/dp/mi_alu/q_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    59.323    arm/dp/mi_alu/q_reg[13]_i_38_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.437 r  arm/dp/mi_alu/q_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    59.437    arm/dp/mi_alu/q_reg[13]_i_33_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.551 r  arm/dp/mi_alu/q_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    59.551    arm/dp/mi_alu/q_reg[13]_i_28_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.665 r  arm/dp/mi_alu/q_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.665    arm/dp/mi_alu/q_reg[13]_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.779 r  arm/dp/mi_alu/q_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.009    59.788    arm/dp/mi_alu/q_reg[13]_i_18_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.902 r  arm/dp/mi_alu/q_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.902    arm/dp/mi_alu/q_reg[13]_i_13_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.016 r  arm/dp/mi_alu/q_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    60.016    arm/dp/mi_alu/q_reg[13]_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.130 r  arm/dp/mi_alu/q_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.130    arm/dp/mi_alu/q_reg[13]_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.287 r  arm/dp/mi_alu/q_reg[13]_i_4/CO[1]
                         net (fo=36, routed)          0.901    61.188    arm/dp/mi_alu/data6[13]
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.329    61.517 r  arm/dp/mi_alu/q[12]_i_45/O
                         net (fo=1, routed)           0.000    61.517    arm/dp/mi_alu/q[12]_i_45_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.050 r  arm/dp/mi_alu/q_reg[12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.050    arm/dp/mi_alu/q_reg[12]_i_38_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.167 r  arm/dp/mi_alu/q_reg[12]_i_33/CO[3]
                         net (fo=1, routed)           0.009    62.176    arm/dp/mi_alu/q_reg[12]_i_33_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.293 r  arm/dp/mi_alu/q_reg[12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.293    arm/dp/mi_alu/q_reg[12]_i_28_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.410 r  arm/dp/mi_alu/q_reg[12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    62.410    arm/dp/mi_alu/q_reg[12]_i_23_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.527 r  arm/dp/mi_alu/q_reg[12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.527    arm/dp/mi_alu/q_reg[12]_i_18_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.644 r  arm/dp/mi_alu/q_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.644    arm/dp/mi_alu/q_reg[12]_i_13_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  arm/dp/mi_alu/q_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    62.761    arm/dp/mi_alu/q_reg[12]_i_8_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  arm/dp/mi_alu/q_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.878    arm/dp/mi_alu/q_reg[12]_i_5_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.035 r  arm/dp/mi_alu/q_reg[12]_i_4/CO[1]
                         net (fo=36, routed)          0.875    63.910    arm/dp/mi_alu/data6[12]
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.332    64.242 r  arm/dp/mi_alu/q[11]_i_50/O
                         net (fo=1, routed)           0.000    64.242    arm/dp/mi_alu/q[11]_i_50_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.775 r  arm/dp/mi_alu/q_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000    64.775    arm/dp/mi_alu/q_reg[11]_i_43_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.892 r  arm/dp/mi_alu/q_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.892    arm/dp/mi_alu/q_reg[11]_i_38_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.009 r  arm/dp/mi_alu/q_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.009    arm/dp/mi_alu/q_reg[11]_i_33_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.126 r  arm/dp/mi_alu/q_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.126    arm/dp/mi_alu/q_reg[11]_i_28_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.243 r  arm/dp/mi_alu/q_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.243    arm/dp/mi_alu/q_reg[11]_i_23_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.360 r  arm/dp/mi_alu/q_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.360    arm/dp/mi_alu/q_reg[11]_i_18_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.477 r  arm/dp/mi_alu/q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.477    arm/dp/mi_alu/q_reg[11]_i_13_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.594 r  arm/dp/mi_alu/q_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.594    arm/dp/mi_alu/q_reg[11]_i_6_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.751 r  arm/dp/mi_alu/q_reg[11]_i_4/CO[1]
                         net (fo=36, routed)          0.742    66.493    arm/dp/mi_alu/data6[11]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.332    66.825 r  arm/dp/mi_alu/q[10]_i_45/O
                         net (fo=1, routed)           0.000    66.825    arm/dp/mi_alu/q[10]_i_45_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.375 r  arm/dp/mi_alu/q_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.375    arm/dp/mi_alu/q_reg[10]_i_38_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.489 r  arm/dp/mi_alu/q_reg[10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.489    arm/dp/mi_alu/q_reg[10]_i_33_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.603 r  arm/dp/mi_alu/q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.603    arm/dp/mi_alu/q_reg[10]_i_28_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.717 r  arm/dp/mi_alu/q_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.717    arm/dp/mi_alu/q_reg[10]_i_23_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.831 r  arm/dp/mi_alu/q_reg[10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    67.831    arm/dp/mi_alu/q_reg[10]_i_18_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.945 r  arm/dp/mi_alu/q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.945    arm/dp/mi_alu/q_reg[10]_i_13_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.059 r  arm/dp/mi_alu/q_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    68.059    arm/dp/mi_alu/q_reg[10]_i_8_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.173 r  arm/dp/mi_alu/q_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.173    arm/dp/mi_alu/q_reg[10]_i_5_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.330 r  arm/dp/mi_alu/q_reg[10]_i_4/CO[1]
                         net (fo=36, routed)          0.969    69.299    arm/dp/mi_alu/data6[10]
    SLICE_X8Y32          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    70.099 r  arm/dp/mi_alu/q_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.099    arm/dp/mi_alu/q_reg[9]_i_38_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.216 r  arm/dp/mi_alu/q_reg[9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.216    arm/dp/mi_alu/q_reg[9]_i_33_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.333 r  arm/dp/mi_alu/q_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.333    arm/dp/mi_alu/q_reg[9]_i_28_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.450 r  arm/dp/mi_alu/q_reg[9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.450    arm/dp/mi_alu/q_reg[9]_i_23_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.567 r  arm/dp/mi_alu/q_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    70.567    arm/dp/mi_alu/q_reg[9]_i_18_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.684 r  arm/dp/mi_alu/q_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    70.684    arm/dp/mi_alu/q_reg[9]_i_13_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.801 r  arm/dp/mi_alu/q_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.801    arm/dp/mi_alu/q_reg[9]_i_8_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.918 r  arm/dp/mi_alu/q_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.918    arm/dp/mi_alu/q_reg[9]_i_5_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.075 r  arm/dp/mi_alu/q_reg[9]_i_4/CO[1]
                         net (fo=36, routed)          1.698    72.773    arm/dp/mi_ff_instr/data6[9]
    SLICE_X7Y22          LUT6 (Prop_lut6_I5_O)        0.332    73.105 f  arm/dp/mi_ff_instr/q[9]_i_2/O
                         net (fo=1, routed)           1.132    74.237    arm/dp/mi_ff_instr/q[9]_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    74.361 r  arm/dp/mi_ff_instr/q[9]_i_1/O
                         net (fo=3, routed)           0.687    75.048    arm/dp/mi_ff_instr/D[9]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    75.172 r  arm/dp/mi_ff_instr/q[9]_i_2__0/O
                         net (fo=1, routed)           0.171    75.343    arm/c/dec/fsm/p_1_in__0[9]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    75.467 r  arm/c/dec/fsm/q[9]_i_1__0/O
                         net (fo=5, routed)           1.607    77.074    arm/c/dec/fsm/Result[9]
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.124    77.198 r  arm/c/dec/fsm/Adr_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.635    79.833    Adr_OBUF[9]
    G16                  OBUF (Prop_obuf_I_O)         2.615    82.447 r  Adr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    82.447    Adr[9]
    G16                                                               r  Adr[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[23]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 1.286ns (80.107%)  route 0.319ns (19.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.581     1.462    arm/dp/mi_ff_rd2/CLK
    SLICE_X1Y22          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  arm/dp/mi_ff_rd2/q_reg[23]_lopt_replica/Q
                         net (fo=1, routed)           0.319     1.923    lopt_15
    T15                  OBUF (Prop_obuf_I_O)         1.145     3.068 r  WriteData_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.068    WriteData[23]
    T15                                                               r  WriteData[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.616ns  (logic 1.290ns (79.851%)  route 0.326ns (20.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.587     1.468    arm/dp/mi_ff_rd2/CLK
    SLICE_X6Y12          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  arm/dp/mi_ff_rd2/q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.958    lopt_3
    R13                  OBUF (Prop_obuf_I_O)         1.126     3.084 r  WriteData_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.084    WriteData[12]
    R13                                                               r  WriteData[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 1.282ns (78.276%)  route 0.356ns (21.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.591     1.472    arm/dp/mi_ff_rd2/CLK
    SLICE_X0Y5           FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.613 r  arm/dp/mi_ff_rd2/q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.356     1.969    lopt_31
    V14                  OBUF (Prop_obuf_I_O)         1.141     3.110 r  WriteData_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.110    WriteData[9]
    V14                                                               r  WriteData[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 1.283ns (78.290%)  route 0.356ns (21.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.591     1.472    arm/dp/mi_ff_rd2/CLK
    SLICE_X0Y3           FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.613 r  arm/dp/mi_ff_rd2/q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.356     1.969    lopt_29
    V13                  OBUF (Prop_obuf_I_O)         1.142     3.111 r  WriteData_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.111    WriteData[7]
    V13                                                               r  WriteData[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.272ns (76.498%)  route 0.391ns (23.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.577     1.458    arm/dp/mi_ff_rd2/CLK
    SLICE_X4Y24          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.599 r  arm/dp/mi_ff_rd2/q_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.391     1.990    lopt_20
    P15                  OBUF (Prop_obuf_I_O)         1.131     3.121 r  WriteData_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.121    WriteData[28]
    P15                                                               r  WriteData[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.294ns (77.084%)  route 0.385ns (22.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.586     1.467    arm/dp/mi_ff_rd2/CLK
    SLICE_X4Y13          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  arm/dp/mi_ff_rd2/q_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.385     1.993    lopt_5
    V16                  OBUF (Prop_obuf_I_O)         1.153     3.145 r  WriteData_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.145    WriteData[14]
    V16                                                               r  WriteData[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.273ns (74.046%)  route 0.446ns (25.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.577     1.458    arm/dp/mi_ff_rd2/CLK
    SLICE_X4Y24          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.599 r  arm/dp/mi_ff_rd2/q_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           0.446     2.045    lopt_17
    R15                  OBUF (Prop_obuf_I_O)         1.132     3.177 r  WriteData_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.177    WriteData[25]
    R15                                                               r  WriteData[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.293ns (73.002%)  route 0.478ns (26.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.559     1.440    arm/dp/mi_ff_rd2/CLK
    SLICE_X9Y13          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  arm/dp/mi_ff_rd2/q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.478     2.059    lopt_4
    V17                  OBUF (Prop_obuf_I_O)         1.152     3.211 r  WriteData_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.211    WriteData[13]
    V17                                                               r  WriteData[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.276ns (72.146%)  route 0.493ns (27.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.564     1.445    arm/dp/mi_ff_rd2/CLK
    SLICE_X11Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  arm/dp/mi_ff_rd2/q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.493     2.079    lopt_26
    U11                  OBUF (Prop_obuf_I_O)         1.135     3.214 r  WriteData_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.214    WriteData[4]
    U11                                                               r  WriteData[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm/dp/mi_ff_rd2/q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteData[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.306ns (72.507%)  route 0.495ns (27.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.856    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.882 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.559     1.440    arm/dp/mi_ff_rd2/CLK
    SLICE_X10Y15         FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  arm/dp/mi_ff_rd2/q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.495     2.099    lopt_6
    U16                  OBUF (Prop_obuf_I_O)         1.142     3.241 r  WriteData_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.241    WriteData[15]
    U16                                                               r  WriteData[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_rd1/q_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.680ns  (logic 1.442ns (18.775%)  route 6.238ns (81.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         6.238     7.680    arm/dp/mi_ff_rd1/reset
    SLICE_X10Y3          FDCE                                         f  arm/dp/mi_ff_rd1/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.443     4.781    arm/dp/mi_ff_rd1/CLK
    SLICE_X10Y3          FDCE                                         r  arm/dp/mi_ff_rd1/q_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_rd2/q_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.680ns  (logic 1.442ns (18.775%)  route 6.238ns (81.225%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         6.238     7.680    arm/dp/mi_ff_rd2/reset
    SLICE_X10Y3          FDCE                                         f  arm/dp/mi_ff_rd2/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.443     4.781    arm/dp/mi_ff_rd2/CLK
    SLICE_X10Y3          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_mult_lo/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.541ns  (logic 1.442ns (19.119%)  route 6.099ns (80.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         6.099     7.541    arm/dp/mi_ff_mult_lo/reset
    SLICE_X11Y2          FDCE                                         f  arm/dp/mi_ff_mult_lo/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.444     4.782    arm/dp/mi_ff_mult_lo/CLK
    SLICE_X11Y2          FDCE                                         r  arm/dp/mi_ff_mult_lo/q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_rd1/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.541ns  (logic 1.442ns (19.119%)  route 6.099ns (80.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         6.099     7.541    arm/dp/mi_ff_rd1/reset
    SLICE_X10Y2          FDCE                                         f  arm/dp/mi_ff_rd1/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.444     4.782    arm/dp/mi_ff_rd1/CLK
    SLICE_X10Y2          FDCE                                         r  arm/dp/mi_ff_rd1/q_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_rd2/q_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.541ns  (logic 1.442ns (19.119%)  route 6.099ns (80.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         6.099     7.541    arm/dp/mi_ff_rd2/reset
    SLICE_X11Y2          FDCE                                         f  arm/dp/mi_ff_rd2/q_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.444     4.782    arm/dp/mi_ff_rd2/CLK
    SLICE_X11Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_rd2/q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.541ns  (logic 1.442ns (19.119%)  route 6.099ns (80.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         6.099     7.541    arm/dp/mi_ff_rd2/reset
    SLICE_X11Y2          FDCE                                         f  arm/dp/mi_ff_rd2/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.444     4.782    arm/dp/mi_ff_rd2/CLK
    SLICE_X11Y2          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/c/dec/fsm/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.442ns (19.376%)  route 5.999ns (80.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         5.999     7.441    arm/c/dec/fsm/reset
    SLICE_X11Y6          FDCE                                         f  arm/c/dec/fsm/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.443     4.781    arm/c/dec/fsm/CLK
    SLICE_X11Y6          FDCE                                         r  arm/c/dec/fsm/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/c/dec/fsm/FSM_sequential_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.442ns (19.376%)  route 5.999ns (80.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         5.999     7.441    arm/c/dec/fsm/reset
    SLICE_X10Y6          FDCE                                         f  arm/c/dec/fsm/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.443     4.781    arm/c/dec/fsm/CLK
    SLICE_X10Y6          FDCE                                         r  arm/c/dec/fsm/FSM_sequential_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_rd2/q_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.442ns (19.376%)  route 5.999ns (80.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         5.999     7.441    arm/dp/mi_ff_rd2/reset
    SLICE_X11Y6          FDCE                                         f  arm/dp/mi_ff_rd2/q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.443     4.781    arm/dp/mi_ff_rd2/CLK
    SLICE_X11Y6          FDCE                                         r  arm/dp/mi_ff_rd2/q_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_instr/q_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.252ns  (logic 1.442ns (19.883%)  route 5.810ns (80.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         1.442     1.442 f  reset_IBUF_inst/O
                         net (fo=340, routed)         5.810     7.252    arm/dp/mi_ff_instr/reset
    SLICE_X11Y4          FDCE                                         f  arm/dp/mi_ff_instr/q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.859     3.246    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.337 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         1.443     4.781    arm/dp/mi_ff_instr/CLK
    SLICE_X11Y4          FDCE                                         r  arm/dp/mi_ff_instr/q_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X30Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X30Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X30Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X30Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X30Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X30Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X31Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X31Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X30Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X30Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X31Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X31Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X31Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X31Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X31Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X31Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.210ns (23.641%)  route 0.678ns (76.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.678     0.889    arm/dp/mi_ff_fp_alu/reset
    SLICE_X31Y8          FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.834     1.958    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X31Y8          FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm/dp/mi_ff_fp_alu/q_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.210ns (22.369%)  route 0.729ns (77.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R6                   IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=340, routed)         0.729     0.939    arm/dp/mi_ff_fp_alu/reset
    SLICE_X33Y10         FDCE                                         f  arm/dp/mi_ff_fp_alu/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N3                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=852, routed)         0.833     1.957    arm/dp/mi_ff_fp_alu/CLK
    SLICE_X33Y10         FDCE                                         r  arm/dp/mi_ff_fp_alu/q_reg[24]/C





