`timescale 1ns/1ps

module not_gate_tb;

reg a;
wire y;

not_gate uut (
    .a(a),
    .y(y)
);

initial begin
    $dumpfile("not_gate_waveform.vcd");
    $dumpvars(0, not_gate_tb);

    $monitor("Time = %0t, a = %b, y = %b", $time, a, y);

    a = 0;
    #10;

    a = 1;
    #10;

    $finish;
end

endmodule
