*TPS62650
*$
*****************************************************************************
* (C) Copyright 2010 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.                                             
** TI and its licensors and suppliers make no warranties, either expressed                                           
** or implied, with respect to this model, including the warranties of                                                    
** merchantability or fitness for a particular purpose. The model is                                                      
** provided solely on an "as is" basis. The entire risk as to its quality                                                    
** and performance is with the customer                                                                                          
*****************************************************************************
*
** Released by: Analog eLab(TM) Design Center, Texas Instruments Inc.
* Part: TPS62650
* Date: NOV/17/2010
* Model Type: Transient 
* Simulator: PSpice 
* Simulator Version: 16.0.0.p001
* Datasheet: SLVS808 August 2009
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
***************************************************************************
.SUBCKT TPS62650_TRANS VIN EN GND VSEL FB SW PARAMS: V0_D0=0 
+ V0_D1=0 V0_D2=0 V0_D3=0 V0_D4=0
+ V0_D5=0 V0_ENDCDC=0 V1_D0=0 V1_D1=0 V1_D2=0 V1_D3=0 V1_D4=0
+ V1_D5=0 V1_ENDCDC=1 CTL1_M0=0 CTL1_M1=0 CTL1_MCTL0=0 
+ CTL1_MCTL1=0 CTL2_DIS=0 CTL2_SLEW_D2=1
+ CTL2_SLEW_D1=0 CTL2_SLEW_D0=1 FAST_MODE=1

D_U17_D6         U17_N16761520 U17_N16761556 D_D1 
X_U17_U128         U17_DP_PRE U17_DEAD_PULSE BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U17_U12         U17_N16853809 U17_N16853894 U17_N16853902 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U17_E7         U17_COUNT8_COMPLETE 0 VALUE { {IF (V(U17_VCOUNTER2) >
+  V(U17_N16756899), 1, 0)} }
X_U17_U7         SDWN U17_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U17_U82         U17_N16895419 U17_N16932297 PFM_SEL PFM_SEL_BAR
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U17_S8    U17_N16757137 0 U17_VCOUNTER2 0 PFM_U17_S8 
X_U17_U131         U17_N16853809 U17_N16853894 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U17_U145         U17_PFM_INTERIM_TIME U17_MIN_TON_VIOLATION FPWM
+  U17_N16926505 U17_N16932297 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U135         FPWM U17_N16871674 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U17_U6         U17_N16854798 PFM_SEL U17_N16854628 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U133         U17_N16859629 U17_N16858818 U17_N16861721 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U132         U17_N16853863 U17_N16853902 U17_DP_PRE N16853923
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U17_V11         U17_N16756899 0 0.380
C_U17_C11         0 U17_VCOUNTER2  10n  
X_U17_U10         U17_N16756567 U17_N16756575 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20N
X_U17_U142         SLEWDN U17_N16916162 U17_N16942877 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U15         U17_N16761650 U17_N16761628 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
R_U17_R2         U17_SDWN_N U17_N16757533  4.32k  
X_U17_U1         U17_N16854638 N16854635 U17_DEAD_PULSE U17_N16854630
+  U17_N16854628 U17_N16854630 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U17_D8         U17_VCOUNTER2 U17_N16756881 D_D1 
X_U17_U19         DRVL_PRE PFM_SEL U17_N16853839 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U17_U16         U17_N16761650 U17_N16761628 U17_N16761520 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U139         VSEL U17_N16909232 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=500n
X_U17_U140         U17_N16909232 VSEL U17_N16930664 NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U17_C21         0 U17_N16757533  0.1u  
V_U17_V1         U17_N16854630 0 1
X_U17_U137         U17_COUNT8_COMPLETE U17_N16959880 U17_N16895419
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U11         U17_N16756567 U17_N16756575 U17_CAPRIO_PULSE AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U138         SLEWUP U17_N16942877 U17_N16926505 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U17_D5         U17_N16854605 U17_DEAD_PULSE D_D1 
R_U17_R5         U17_DEAD_PULSE U17_N16854605  100.8k  
V_U17_V12         U17_N16859629 0 {FAST_MODE}
X_U17_U136         U17_N16861721 END_CLIMIT_N U17_N16871674 PFM_ENABLED
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U17_D7         0 U17_VCOUNTER2 D_D1 
X_U17_U115         PFM_SEL SDWN U17_N16757137 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U17_D4         U17_N16757533 U17_SDWN_N D_D1 
C_U17_C1         0 U17_N16854605  1p  
X_U17_U125         SEL_UNITY U17_N16916162 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U17_U8         U17_N16757533 U17_N16858818 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U17_U2         U17_N16854605 U17_N16854578 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U17_U17         U17_N16761520 U17_N16761556 PFM_ON_TIME OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U3         U17_DEAD_PULSE U17_N16854754 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U17_V10         U17_N16756881 0 7Vdc
X_U17_U9         PFM_ENABLED CAPRIO U17_N16756567 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U17_U4         U17_N16854754 U17_N16854638 U17_PFM_INTERIM_TIME
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U18         PWM PFM_SEL U17_N16761650 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U17_R4         U17_N16757457 U17_MIN_TON_VIOLATION  14  
X_U17_U13         DRVH_PRE PFM_SEL U17_N16853809 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U17_U124         PFM_ON_TIME U17_N16756807 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U17_U5         U17_N16854578 U17_SDWN_N U17_N16854798 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U17_C12         0 U17_MIN_TON_VIOLATION  1n  
X_U17_U129         U17_N16853839 U17_N16853853 U17_N16853863 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U17_U127         U17_N16756807 PWM PFM_SEL U17_N16757457 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U17_R1         U17_N16761520 U17_N16761556  115.2k  
X_U17_U141         U17_N16930664 SEL_UNITY U17_N16959880 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U17_ABM2I2         0 U17_VCOUNTER2 VALUE { (V(U17_CAPRIO_PULSE) - V(0))
+  *0.027825    }
X_U17_U130         U17_N16853839 U17_N16853853 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U17_C2         0 U17_N16761556  1p  
R_R4         0 EN  160MEG  
C_C1         FB_INT N240278  2.25p  
R_R6         0 GND  1k  
X_S2    N279737 0 FB 0 TPS62650_TOPLEVEL_S2 
R_U1_R3         U1_N137351 U1_N03743  1  
X_U1_U5         VIN U1_N03743 U1_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R2         U1_N06376 U1_N06443  1  
D_U1_D1         U1_N05530 EN_LOGIC D_D1 
X_U1_U12         U1_N21606 U1_N21542 U1_N21673 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U10         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R1         EN_LOGIC U1_N05530  103.6k  
V_U1_V3         U1_N12138 0  
+PULSE 0 1 1u 10n 10n 1000 2000
C_U1_C3         0 U1_N03743  1n  
E_U1_ABM1         U1_N06376 0 VALUE { (V(U1_OUT) * -100m)    }
C_U1_C1         0 U1_N05530  1n  
V_U1_V5         U1_N21542 0 {V1_ENDCDC}
C_U1_C2         0 U1_N06443  1n  
X_U1_U13         EN_LOGIC U1_N05530 U1_N21673 U1_N03773 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U9         U1_OUT U1_N03773 U1_N12138 SDWN_N AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V4         U1_N21606 0 {V0_ENDCDC}
E_U1_ABM2         U1_N137351 0 VALUE { (V(U1_N06443) + 2.05)    }
C_U2_C2         0 SMALL_RAMP  3.482p  
R_U2_R1         U2_N00068 SW  166k  
R_U2_R2         0 U2_N00068  250k  
R_U2_R3         BIG_RAMP U2_N00068  100k  
R_U2_R4         SMALL_RAMP U2_N00068  200k  
X_U2_S1    CAPRIO_FILT 0 BIG_RAMP SMALL_RAMP Modulator_U2_S1 
C_U2_C1         0 BIG_RAMP  5.004p  
X_U19         SDWN OUTDIS N279737 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U14_U3         ISENSE_HS U14_ILIMIT_HIGH U14_N14173 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U14_U4         U14_N14173 DRVH_PRE CLIMIT_HS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U14_V4         U14_N24490 0 0.4
V_U14_V1         U14_N23512 0 0.75
X_U14_U6         FB_INT U14_N24490 U14_N24658 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U14_ABM1         U14_N232641 0 VALUE { V(U14_ILIMIT_HIGH) -10m    }
R_U14_R2         U14_ILIMIT_LOW U14_N232641  1  
X_U14_U5         U14_N23512 U14_N23582 U14_N23600 U14_ILIMIT_HIGH
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U14_U7         U14_N24658 TIMEOUT2 U14_N23600 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U14_C2         0 U14_ILIMIT_LOW  1n  
V_U14_V3         U14_N23582 0 1.5
X_U14_U1         U14_ILIMIT_LOW ISENSE_LS U14_N14135 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U14_U2         DRVL_PRE U14_N14135 CLIMIT_LS AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S1    U3_N02417 0 U3_N00280 0 Oscillator_U3_S1 
C_U3_C2         0 U3_N00280  6.732p  
R_U3_R1         U3_N00067 VIN  1k  
C_U3_C1         0 U3_N00067  3.7p  
V_U3_V1         CLK 0  
+PULSE 0 1 2u 3n 3n 20n 167n
R_U3_R2         0 U3_N00067  1k  
X_U3_U2         0 U3_N02539 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U1         U3_N00280 U3_N00067 N03017 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U3_R3         U3_N00280 VIN  319k  
X_U3_U3         U3_N02539 U3_N02417 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U17         U12_N16248 U12_N16376 MODE_CTRL_DVS AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U15         U12_MODE_CTRL0 U12_N16248 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U10         U12_N09699 N240340 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U12_U2         U12_N00578 U12_N00538 VSEL_LOGIC U12_N08696 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U1         U12_N00248 U12_N00057 VSEL_LOGIC U12_N08354 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U9         U12_N09048 N240330 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U12_U18         MODE_CTRL_DVS U12_N17131 VSEL_LOGIC U12_N18494 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U12_V3         U12_N00057 0 {V1_D0}
X_U12_U7         U12_N08354 N240282 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U12_U20         U12_N15772 U12_N18494 FPWM OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U12_V16         U12_MODE0 0 {CTL1_M0}
V_U12_V4         U12_N00578 0 {V0_D1}
X_U12_U11         U12_N10060 N240370 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U12_U5         U12_N01374 U12_N01334 VSEL_LOGIC U12_N10060 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U12_V5         U12_N00538 0 {V1_D1}
X_U12_U4         U12_N01137 U12_N01097 VSEL_LOGIC U12_N09699 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U16         U12_MODE_CTRL1 U12_N16376 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U6         U12_N01620 U12_N01580 VSEL_LOGIC U12_N10823 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U12_U3         U12_N00909 U12_N00869 VSEL_LOGIC U12_N09048 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U12_V10         U12_N01374 0 {V0_D4}
V_U12_V14         U12_MODE_CTRL1 0 {CTL1_MCTL1}
V_U12_V8         U12_N01137 0 {V0_D3}
V_U12_V12         U12_N01620 0 {V0_D5}
X_U12_U12         U12_N10823 N240424 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U12_U19         U12_MODE1 U12_N17131 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U12_V6         U12_N00909 0 {V0_D2}
X_U12_U8         U12_N08696 N240312 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U12_U14         U12_MODE_CTRL0 U12_N14979 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U12_V11         U12_N01334 0 {V1_D4}
V_U12_V9         U12_N01097 0 {V1_D3}
V_U12_V13         U12_N01580 0 {V1_D5}
X_U12_U13         U12_MODE_CTRL1 U12_N14979 U12_N15772 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U12_V7         U12_N00869 0 {V1_D2}
V_U12_V17         U12_MODE1 0 {CTL1_M1}
V_U12_V2         U12_N00248 0 {V0_D0}
V_U12_V15         U12_MODE_CTRL0 0 {CTL1_MCTL0}
V_V11         SEL0 0 {CTL2_SLEW_D0}
X_U4_U1         U4_COMP_POS U4_COMP_NEG U4_N216628 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U4_SUM1         U4_COMP_NEG 0 VALUE {V(FB_INT)+V(BIG_RAMP)}
D_U4_D4         0 U4_N216490 D_D1 
V_U4_V2         U4_VDD 0 1
G_U4_ABMII1         U4_VDD U4_N216490 VALUE { V(U4_N216628)*V(DELAYCTRL_DAC)   
+  }
D_U4_D5         U4_N216490 U4_VDD D_D1 
G_U4_ABMII2         U4_N216490 0 VALUE { V(U4_N216654)*V(DELAYCTRL_DAC)    }
E_U4_SUM2         U4_COMP_POS 0 VALUE {V(SMALL_RAMP)+V(VREF)}
C_U4_C1         0 U4_N216490  1n  
X_U4_U12         U4_N216490 U4_N225353 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U13         U4_N225353 PWM INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U10         U4_N216628 U4_N216654 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM46         U5_N1057271 0 VALUE {  V(U5_N83657)+  
+ +V(U5_DEC6) +  
+ +V(U5_DEC7)   }
E_U5_ABM45         U5_N1062871 0 VALUE {  V(U5_DEC3)+  
+ +V(U5_DEC4) +  
+ +V(U5_DEC5)   }
R_U5_R155         U5_N68606 U5_DEC1  1  
C_U5_C64         0 U5_DEC2  1n  
C_U5_C61         0 U5_N20677  1n  
E_U5_ABM40         U5_N69659 0 VALUE { IF(V(U5_SEL0_N) > 0.5 &  
+ +V(U5_SEL1_N) > 0.5 &  
+ +V(SEL2) >0.5,1.91532u,0)  }
R_U5_R163         U5_N1062871 U5_N83657  1  
R_U5_R103         U5_N20359 U5_DACRAW  1  
E_U5_ABM38         U5_N68952 0 VALUE { IF(V(U5_SEL0_N) > 0.5 &  
+ +V(SEL1) > 0.5 &  
+ +V(U5_SEL2_N) >0.5,0.47883u,0)  }
R_U5_R159         U5_N70020 U5_DEC5  1  
C_U5_C67         0 U5_DEC5  1n  
E_U5_ABM10         U5_N20359 0 VALUE { IF(V(U5_N20319) > 0.548659,  
+ 1.147197,  
+ V(U5_N20319)+0.59854)  }
C_U5_C49         0 U5_DACRAW  1n  
R_U5_R157         U5_N69303 U5_DEC3  1  
E_U5_ABM43         U5_N70757 0 VALUE { IF(V(SEL0) > 0.5 &  
+ +V(SEL1) > 0.5 &  
+ +V(SEL2) >0.5,120u,0)  }
E_U5_ABM24         U5_N20711 0 VALUE { {IF(V(U5_DACRAW) < (V(VREF)  +
+  V(U5_TESTDN)),1,0)}    }
R_U5_R154         U5_N66065 U5_DEC0  1  
C_U5_C72         0 U5_N84912  1n  
R_U5_R162         U5_N1069971 U5_N87584  1  
E_U5_ABM36         U5_N66065 0 VALUE { IF(V(U5_SEL0_N) > 0.5 &  
+ +V(U5_SEL1_N) > 0.5 &  
+ +V(U5_SEL2_N) >0.5,0.1197u,0)  }
X_U5_U836         SEL0 SEL1 SEL2 SEL_UNITY AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R121         U5_N20691 U5_N20677  1  
C_U5_C70         0 U5_N87584  1n  
R_U5_R158         U5_N69659 U5_DEC4  1  
C_U5_C73         0 U5_DACI  1n  
X_U5_S1    SDWN 0 VREF U5_DACRAW DAC_U5_S1 
X_U5_U835         SEL2 U5_SEL2_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R156         U5_N68952 U5_DEC2  1  
C_U5_C69         0 U5_DEC7  1n  
E_U5_ABM37         U5_N68606 0 VALUE { IF(V(SEL0) > 0.5 &  
+ +V(U5_SEL1_N) > 0.5 &  
+ +V(U5_SEL2_N) >0.5,0.2394u,0)  }
C_U5_C62         0 U5_DEC0  1n  
C_U5_C71         0 U5_N83657  1n  
C_U5_C66         0 U5_DEC4  1n  
X_U5_U834         SEL1 U5_SEL1_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U5_ABM39         U5_N69303 0 VALUE { IF(V(SEL0) > 0.5 &  
+ +V(SEL1) > 0.5 &  
+ +V(U5_SEL2_N) >0.5,0.95766u,0)  }
G_U5_ABMI1         0 VREF VALUE { (V(SLEWUP) - V(SLEWDN))*V(U5_DACI)    }
E_U5_ABM41         U5_N70020 0 VALUE { IF(V(SEL0) > 0.5 &  
+ +V(U5_SEL1_N) > 0.5 &  
+ +V(SEL2) >0.5,3.83064u,0)  }
E_U5_ABM42         U5_N70386 0 VALUE { IF(V(U5_SEL0_N) > 0.5 &  
+ +V(SEL1) > 0.5 &  
+ +V(SEL2) >0.5,7.66128u,0)  }
X_U5_U833         SEL0 U5_SEL0_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U5_C68         0 U5_DEC6  1n  
R_U5_R165         U5_N91992 U5_DACI  1  
X_U5_U821         U5_N20677 SLEWUP BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U5_SUM1         U5_N91992 0 VALUE {V(U5_N84912)+V(U5_N87584)}
C_U5_C29         0 VREF  1n  
R_U5_R164         U5_N1057271 U5_N84912  1  
X_U5_U823         U5_N21017 U5_N20725 SLEWDN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R153         U5_N20711 U5_N20697  1  
X_U5_U824         SLEWUP U5_N21017 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U822         U5_N20697 U5_N20725 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U5_C60         0 U5_N20697  1n  
E_U5_ABM32         U5_N20691 0 VALUE { {IF(V(U5_DACRAW) > (V(VREF)  +
+  V(U5_TESTUP)),1,0)}    }
R_U5_R161         U5_N70757 U5_DEC7  1  
R_U5_R160         U5_N70386 U5_DEC6  1  
E_U5_ABM33         U5_TESTUP 0 VALUE { {IF(V(U5_N20691) > 0.5,0,4m)}    }
E_U5_ABM9         U5_N25861 0 VALUE { V(N240282)*0.009975625+V(N240312)  
+ *0.01995125+V(N240330)*0.0399025+V(N240340)  
+ *0.079805+V(N240370)*0.15961+V(N240424)  
+ *0.31922 }
C_U5_C63         0 U5_DEC1  1n  
R_U5_R102         U5_N25861 U5_N20319  1  
C_U5_C48         0 U5_N20319  10n  
C_U5_C65         0 U5_DEC3  1n  
E_U5_ABM44         U5_N1069971 0 VALUE {  V(U5_DEC0)+  
+ +V(U5_DEC1) +  
+ +V(U5_DEC2)   }
E_U5_ABM34         U5_TESTDN 0 VALUE { {IF(V(U5_N20711) > 0.5,0,-4m)}    }
X_U6_H1    VIN U6_N47060 ISENSE_HS 0 Driver_U6_H1 
V_U6_V1         U6_N471840 SW 200m
V_U6_V2         SW U6_N47670 200m
X_U6_U4         LS U6_N46772 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2n
X_U6_H2    U6_N46970 0 0 ISENSE_LS Driver_U6_H2 
X_U6_S1    DRVH_PRE 0 U6_N47060 SW Driver_U6_S1 
X_U6_U2         HS U6_N46910 DRVH_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U3         LS U6_N46772 DRVL_PRE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_S2    DRVL_PRE 0 SW U6_N46970 Driver_U6_S2 
X_U6_U6         U6_N47670 U6_N47060 d_d1special PARAMS:
X_U6_U5         U6_N46970 U6_N471840 d_d1special PARAMS:
R_U6_R1         0 ISENSE_HS  1k  
R_U6_R2         0 ISENSE_LS  1k  
X_U6_U1         HS U6_N46910 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=8n
C_U9_C12         0 U9_N302487  0.5p  
C_U9_C5         0 U9_N303971  1n  
X_U9_U6         U9_N303143 U9_N303217 TIMEOUT1 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U9_U36         TIMEOUT1 U9_N303433 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R5         U9_N303965 U9_N303971  1  
X_U9_U820         U9_N302989 U9_SS_PULSE U9_N302801 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U42         FB_INT VREF U9_N302757 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U9_R3         U9_N303485 TIMEOUT1  122k  
V_U9_V4         U9_N303217 0 0.5
X_U9_U828         SDWN U9_N320018 U9_N302505 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U832         U9_SSOUT U9_SSPULSE_RESET U9_SS_PULSE U9_SS_PULSE_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U37         DRVH_PRE U9_N320018 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U33         SDWN U9_N302757 U9_END_SSPULSE_N U9_END_SSPULSE
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U9_U9         TIMEOUT1 U9_N303709 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U9_C3         0 U9_N303485  1n  
X_U9_U7         SDWN U9_N303183 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U833         U9_N303049 U9_END_SSPULSE TIMEOUT1 SDWN U9_SSPULSE_RESET
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_C172         0 U9_INDELAYED1  10p  
X_U9_S1    SDWN 0 U9_N303143 0 Softstart_U9_S1 
X_U9_U8         U9_N303485 U9_N303563 TIMEOUT2 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U9_U40         U9_SS_PULSE U9_INDELAYED1 SS_PULSE OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U9_V5         U9_N303563 0 0.5
X_U9_U10         U9_N302487 U9_N302955 U9_N303049 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U9_U4         U9_N303971 ISENSE_LS U9_N303061 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U9_R272         U9_N302801 U9_INDELAYED1  2.88k  
R_U9_R1         U9_N303143 U9_N303183  122k  
R_U9_R12         U9_N302487 VIN  350k  
X_U9_S2    U9_N303709 0 U9_N303485 0 Softstart_U9_S2 
X_U9_U620         U9_N302801 U9_INDELAYED1 myd_d PARAMS:
X_U9_S3    U9_N302505 0 U9_N302487 0 Softstart_U9_S3 
C_U9_C11         0 U9_N303143  1n  
X_U9_U830         U9_N303061 U9_N303061 U9_N303433 U9_END_SSPULSE_N U9_SSOUT
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U9_V12         U9_N302955 FB 50m
X_U9_U819         U9_SS_PULSE U9_N302989 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=15n
E_U9_ABM2         U9_N303965 0 VALUE { (V(U9_SSOUT) * 2m)+2m    }
V_V9         SEL2 0 {CTL2_SLEW_D2}
R_R7         N240278 FB  2k  
V_U7_V1         U7_N24652 0 4.5m
X_U7_U13         DRVL_PRE U7_N24222 U7_N24236 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U12         U7_N24652 ISENSE_LS U7_N24222 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U7_U14         U7_N24236 DRVH_PRE CAPRIO N24328 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V10         SEL1 0 {CTL2_SLEW_D1}
X_U18         CAPRIO PFM_SEL CAPRIO_FILT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R8         0 FB_INT  383.06k  
V_V12         OUTDIS 0 {CTL2_DIS}
X_U15_U23         U15_N149342 U15_N173071 U15_CLIMIT_PULSE N152444
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_U34         TIMEOUT1 U15_N199044 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U15_U27         U15_N224491 SDWN U15_N179351 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U15_U32         U15_CLIMIT_PULSE_NORMAL U15_N224641 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U15_U37         U15_CLIMIT_PULSE TIMEOUT1 U15_END_CLIMIT
+  U15_CLIMIT_PULSE_MASKED AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U15_U33         U15_N199586 U15_N120475 U15_N149342 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U15_R2         U15_N125496 U15_N120475  500k  
X_U15_U35         TIMEOUT1 U15_N199044 U15_N199586 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U15_U20         LS U15_LS_ON_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U15_R3         U15_N224615 U15_N224491  86.4k  
X_U15_U31         CLIMIT_HS U15_N179351 N179367 U15_CLIMIT_PULSE_NORMAL
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_U43         U15_PWM_MASKED PFM_ON_TIME PFM_SEL U15_PWM_PFM_PULSE
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_U9         U15_N105121 U15_N105931 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U15_U21         CAPRIO_FILT SDWN HS U15_LS_RST OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U15_C3         0 U15_N224491  1p  
X_U15_U25         SDWN U15_N162597 U15_END_CLIMIT END_CLIMIT_N
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_U22         U15_N231751 U15_N232132 HS U15_HS_ON_N SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_U14         U15_N231751 U15_N232132 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U15_S3    U15_CLIMIT_PULSE_NORMAL 0 U15_N224491 0 DriveLogic_U15_S3 
X_U15_S1    U15_CLIMIT_PULSE 0 U15_N120475 0 DriveLogic_U15_S1 
X_U15_U15         U15_HS_ON_N U15_N105871 LS AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U15_S2    U15_N126039 0 VIN U15_N125496 DriveLogic_U15_S2 
X_U15_U29         U15_CLIMIT_PULSE U15_N126039 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U15_U19         U15_N105121 SDWN_N U15_N231751 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U15_U17         CAPRIO_FILT U15_N105955 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U15_U18         U15_LS_SET U15_LS_RST U15_N105871 U15_LS_ON_PRE
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_U42         CLIMIT_HS SDWN END_CLIMIT_N U15_N173071 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U15_U30         U15_CLIMIT_PULSE_MASKED SS_PULSE U15_PWM_PFM_PULSE
+  U15_N105121 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U15_V1         U15_N224607 0 1
C_U15_C2         0 U15_N120475  500f  
X_U15_U41         END_CLIMIT_N PWM U15_CLIMIT_PULSE_NORMAL U15_PWM_MASKED
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U15_S4    U15_N224641 0 U15_N224607 U15_N224615 DriveLogic_U15_S4 
X_U15_U38         FB_INT VREF U15_N162597 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U15_U16         U15_N105931 U15_N105955 SDWN_N U15_LS_SET AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U8_ABM2         U8_N15867 0 VALUE { IF(V(VSEL) > 0.9,1,0)    }
R_U8_R2         U8_N15867 VSEL_LOGIC  1  
E_U8_ABM1         U8_N15535 0 VALUE { IF(V(EN) > 0.9,1,0)    }
C_U8_C1         0 EN_LOGIC  1n  
R_U8_R1         U8_N15535 EN_LOGIC  1  
C_U8_C2         0 VSEL_LOGIC  1n  
V_U10_V8         U10_N146500 0 11
X_U10_U22         U10_CTRL U10_CTRL_DELAYED BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30n
E_U10_E2         U10_N147243 0 U10_VCOUNTER2 0 1
X_U10_S3    U10_CTRL 0 U10_N147243 U10_N147291 FLL_U10_S3 
X_U10_U27         END_CLIMIT_N PFM_SEL_BAR U10_N175833 U10_INP AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U10_ABM3         U10_N145564 0 VALUE { ( V(U10_REF_FREQ)-  
+ +V(U10_PWM_FREQ) )   }
V_U10_V10         U10_N193251 0 0
G_U10_ABM2I1         0 U10_VCOUNTER1 VALUE { V(U10_INP)*0.1     }
R_U10_R4         U10_INM U10_PWM_FREQ  7k  
D_U10_D2         U10_VCOUNTER1 U10_N146500 D_D1 
V_U10_V9         U10_N146562 0 10.88
C_U10_C3         0 U10_PWM_FREQ  1n  
X_U10_U23         CLK U10_N150104 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U10_S4    SDWN 0 U10_VCOUNTER2 0 FLL_U10_S4 
D_U10_D1         0 U10_VCOUNTER1 D_D1 
C_U10_C11         0 U10_VCOUNTER2  1n  
C_U10_C7         0 U10_N147291  1n  
R_U10_R5         U10_INP U10_REF_FREQ  7k  
X_U10_U13         U10_CTRL_DELAYED U10_INP U10_N193201 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C10         0 U10_VCOUNTER1  10n  
C_U10_C4         0 U10_REF_FREQ  1n  
E_U10_ABM2         U10_N147413 0 VALUE { V(U10_N147291)+33m    }
X_U10_U10         CLK U10_N150104 U10_N175833 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U26         U10_N174805 PFM_SEL_BAR END_CLIMIT_N U10_INM AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U10_ABM4         U10_N1493411 0 VALUE { IF(V(U10_VCTRL) > 0, 5u,-5u)    }
X_U10_U12         U10_VCOUNTER1 U10_N146562 U10_N193985 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U10_D4         U10_N149429 U10_VCOUNTER2 D_D1 
X_U10_U25         U10_CTRL PFM_SEL_BAR U10_N201327 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U10_R12         U10_N147413 DELAYCTRL_DAC  1  
R_U10_R8         U10_N1493411 U10_N149331  1  
X_U10_U20         U10_CTRL N193257 U10_N193201 U10_N193251 SDWN_N U10_N193351
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S2    U10_N146318 0 U10_VCOUNTER1 0 FLL_U10_S2 
X_U10_U17         U10_CTRL SDWN U10_N146318 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U10_R7         U10_N145564 U10_VCTRL  1k  
X_U10_U11         PWM U10_N163398 U10_N174805 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U10_D3         U10_VCOUNTER2 U10_N149127 D_D1 
C_U10_C9         0 U10_N149331  1n  
V_U10_V11         U10_N149127 0 12
C_U10_C8         0 DELAYCTRL_DAC  1n  
C_U10_C6         0 U10_VCTRL  1n  
X_U10_U24         PWM U10_N163398 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
V_U10_V12         U10_N149429 0 -12
G_U10_ABM2I2         0 U10_VCOUNTER2 VALUE { IF(V(U10_N201327) >
+  0.5,V(U10_N149331),0)    }
X_U10_U21         U10_N193985 U10_N193351 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R9         FB_INT N240278  94.932k  
.IC         V(U17_VCOUNTER2 )=0
.ENDS TPS62650_TRANS
*$
.subckt PFM_U17_S8 1 2 3 4  
S_U17_S8         3 4 1 2 _U17_S8
RS_U17_S8         1 2 1G
.MODEL         _U17_S8 VSWITCH Roff=10e6 Ron=10m Voff=0.2 Von=0.8
.ends PFM_U17_S8
*$
.subckt TPS62650_TOPLEVEL_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=100e6 Ron=15 Voff=0.2V Von=0.8
.ends TPS62650_TOPLEVEL_S2
*$
.subckt Modulator_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.2V Von=0.8
.ends Modulator_U2_S1
*$
.subckt Oscillator_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.7 Von=0.9
.ends Oscillator_U3_S1
*$
.subckt DAC_U5_S1 1 2 3 4  
S_U5_S1         3 4 1 2 _U5_S1
RS_U5_S1         1 2 1G
.MODEL         _U5_S1 VSWITCH Roff=1e12 Ron=1.0 Voff=0.4V Von=0.8
.ends DAC_U5_S1
*$
.subckt Driver_U6_H1 1 2 3 4  
H_U6_H1         3 4 VH_U6_H1 1
VH_U6_H1         1 2 0V
.ends Driver_U6_H1
*$
.subckt Driver_U6_H2 1 2 3 4  
H_U6_H2         3 4 VH_U6_H2 1
VH_U6_H2         1 2 0V
.ends Driver_U6_H2
*$
.subckt Driver_U6_S1 1 2 3 4  
S_U6_S1         3 4 1 2 _U6_S1
RS_U6_S1         1 2 1G
.MODEL         _U6_S1 VSWITCH Roff=5.5e6 Ron=335m Voff=0.2V Von=0.8V
.ends Driver_U6_S1
*$
.subckt Driver_U6_S2 1 2 3 4  
S_U6_S2         3 4 1 2 _U6_S2
RS_U6_S2         1 2 1G
.MODEL         _U6_S2 VSWITCH Roff=5.5e6 Ron=200m Voff=0.2V Von=0.8V
.ends Driver_U6_S2
*$
.subckt Softstart_U9_S1 1 2 3 4  
S_U9_S1         3 4 1 2 _U9_S1
RS_U9_S1         1 2 1G
.MODEL         _U9_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Softstart_U9_S1
*$
.subckt Softstart_U9_S2 1 2 3 4  
S_U9_S2         3 4 1 2 _U9_S2
RS_U9_S2         1 2 1G
.MODEL         _U9_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Softstart_U9_S2
*$
.subckt Softstart_U9_S3 1 2 3 4  
S_U9_S3         3 4 1 2 _U9_S3
RS_U9_S3         1 2 1G
.MODEL         _U9_S3 VSWITCH Roff=10e6 Ron=1.0 Voff=0.4 Von=0.8
.ends Softstart_U9_S3
*$
.subckt DriveLogic_U15_S3 1 2 3 4  
S_U15_S3         3 4 1 2 _U15_S3
RS_U15_S3         1 2 1G
.MODEL         _U15_S3 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2V Von=0.8
.ends DriveLogic_U15_S3
*$
.subckt DriveLogic_U15_S1 1 2 3 4  
S_U15_S1         3 4 1 2 _U15_S1
RS_U15_S1         1 2 1G
.MODEL         _U15_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2V Von=0.8
.ends DriveLogic_U15_S1
*$
.subckt DriveLogic_U15_S2 1 2 3 4  
S_U15_S2         3 4 1 2 _U15_S2
RS_U15_S2         1 2 1G
.MODEL         _U15_S2 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2V Von=0.8
.ends DriveLogic_U15_S2
*$
.subckt DriveLogic_U15_S4 1 2 3 4  
S_U15_S4         3 4 1 2 _U15_S4
RS_U15_S4         1 2 1G
.MODEL         _U15_S4 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2V Von=0.8
.ends DriveLogic_U15_S4
*$
.subckt FLL_U10_S3 1 2 3 4  
S_U10_S3         3 4 1 2 _U10_S3
RS_U10_S3         1 2 1G
.MODEL         _U10_S3 VSWITCH Roff=1e9 Ron=1.0 Voff=0.2V Von=0.8
.ends FLL_U10_S3
*$
.subckt FLL_U10_S4 1 2 3 4  
S_U10_S4         3 4 1 2 _U10_S4
RS_U10_S4         1 2 1G
.MODEL         _U10_S4 VSWITCH Roff=1000e6 Ron=1.0 Voff=0.4 Von=0.8
.ends FLL_U10_S4
*$
.subckt FLL_U10_S2 1 2 3 4  
S_U10_S2         3 4 1 2 _U10_S2
RS_U10_S2         1 2 1G
.MODEL         _U10_S2 VSWITCH Roff=100e6 Ron=1.0 Voff=0.4 Von=0.8
.ends FLL_U10_S2
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT D_D1special 1 2
D1 1 2 DD1spec
.MODEL DD1spec D( IS=1e-15 TT=10p Rs=0.8 N=.1  )
.ENDS D_D1special
*$
.subckt myd_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends myd_d
*$
