==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 185.906 ; gain = 94.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 185.906 ; gain = 94.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:02:22 . Memory (MB): peak = 444.250 ; gain = 352.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_type/dense_out.cpp:22) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:02:23 . Memory (MB): peak = 520.723 ; gain = 429.234
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_type/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn_ap_type/max_pool_1.cpp:17) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn_ap_type/conv_1.cpp:12) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_type/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_type/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_type/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_type/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_type/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_type/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_type/conv_1.cpp:15) in function 'conv_1' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_type/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_type/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_type/cnn.cpp:19) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_type/cnn.cpp:37) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array.V' (cnn_ap_type/cnn.cpp:52) in dimension 1 with a block factor 50.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V' (cnn_ap_type/cnn.cpp:57) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense_1_out.V' (cnn_ap_type/cnn.cpp:57) accessed through non-constant indices on dimension 1 (cnn_ap_type/dense_2.cpp:14:11), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_type/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:21:6) to (cnn_ap_type/dense_out.cpp:20:29) in function 'soft_max'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:28:6) to (cnn_ap_type/dense_out.cpp:27:29) in function 'soft_max'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:47:10) to (cnn_ap_type/dense_out.cpp:46:33) in function 'dense_out'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_out.cpp:51:26) to (cnn_ap_type/dense_out.cpp:41:29) in function 'dense_out'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_2.cpp:13:32) to (cnn_ap_type/dense_2.cpp:13:27) in function 'dense_2'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_2.cpp:17:20) to (cnn_ap_type/dense_2.cpp:9:26) in function 'dense_2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:13:56) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:14:11) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:14:11) to (cnn_ap_type/dense_1.cpp:13:51) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/dense_1.cpp:17:20) to (cnn_ap_type/dense_1.cpp:9:26) in function 'dense_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_2.cpp:15:14) to (cnn_ap_type/conv_2.cpp:34:21) in function 'conv_2'... converting 329 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_2.cpp:34:21) to (cnn_ap_type/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:23:33) in function 'conv_1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:23:33) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/cnn.cpp:27:4) to (cnn_ap_type/cnn.cpp:27:4) in function 'cnn'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/cnn.cpp:70:33) to (cnn_ap_type/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:03:21 . Memory (MB): peak = 764.441 ; gain = 672.953
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_type/max_pool_1.cpp:14:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_type/max_pool_1.cpp:11:6) in function 'max_pool_1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_type/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_type/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_type/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_type/conv_1.cpp:9:6) in function 'conv_1'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:56 ; elapsed = 00:04:01 . Memory (MB): peak = 956.160 ; gain = 864.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_24_V_load_19', cnn_ap_type/conv_1.cpp:23) on array 'input_24_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_24_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (19.8961ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_1' consists of the following:
	'mul' operation of DSP[924] ('mul_ln1118_35', cnn_ap_type/conv_1.cpp:23) [920]  (3.36 ns)
	'add' operation of DSP[924] ('add_ln1192_106', cnn_ap_type/conv_1.cpp:23) [924]  (3.02 ns)
	'add' operation ('add_ln415_107', cnn_ap_type/conv_1.cpp:23) [930]  (1.81 ns)
	'xor' operation ('xor_ln416_175', cnn_ap_type/conv_1.cpp:23) [932]  (0 ns)
	'and' operation ('and_ln416_107', cnn_ap_type/conv_1.cpp:23) [933]  (0.978 ns)
	multiplexor before 'phi' operation ('deleted_ones_0_1_2', cnn_ap_type/conv_1.cpp:23) with incoming values : ('tmp_842', cnn_ap_type/conv_1.cpp:23) ('and_ln779_45', cnn_ap_type/conv_1.cpp:23) [943]  (1.77 ns)
	'phi' operation ('deleted_ones_0_1_2', cnn_ap_type/conv_1.cpp:23) with incoming values : ('tmp_842', cnn_ap_type/conv_1.cpp:23) ('and_ln779_45', cnn_ap_type/conv_1.cpp:23) [943]  (0 ns)
	'and' operation ('and_ln786_217', cnn_ap_type/conv_1.cpp:23) [949]  (0.978 ns)
	'or' operation ('or_ln786_107', cnn_ap_type/conv_1.cpp:23) [950]  (0 ns)
	'xor' operation ('xor_ln786_113', cnn_ap_type/conv_1.cpp:23) [951]  (0 ns)
	'and' operation ('and_ln786_218', cnn_ap_type/conv_1.cpp:23) [952]  (0.978 ns)
	'or' operation ('or_ln340_336', cnn_ap_type/conv_1.cpp:23) [953]  (0 ns)
	'select' operation ('select_ln340_113', cnn_ap_type/conv_1.cpp:23) [956]  (0.978 ns)
	'select' operation ('select_ln340_172', cnn_ap_type/conv_1.cpp:23) [958]  (0.978 ns)
	'add' operation ('add_ln1192_107', cnn_ap_type/conv_1.cpp:23) [1074]  (2.26 ns)
	'add' operation ('add_ln415_108', cnn_ap_type/conv_1.cpp:23) [1080]  (1.81 ns)
	'xor' operation ('xor_ln416_176', cnn_ap_type/conv_1.cpp:23) [1082]  (0 ns)
	'and' operation ('and_ln416_108', cnn_ap_type/conv_1.cpp:23) [1083]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 352.266 seconds; current allocated memory: 875.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.174 seconds; current allocated memory: 905.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_V_load_2', cnn_ap_type/max_pool_1.cpp:29) on array 'conv_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.616 seconds; current allocated memory: 907.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 908.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_V_load_2', cnn_ap_type/conv_2.cpp:26) on array 'input_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 40.
WARNING: [SCHED 204-21] Estimated clock period (20.0831ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2' consists of the following:
	'mul' operation of DSP[239] ('mul_ln1192', cnn_ap_type/conv_2.cpp:26) [233]  (3.36 ns)
	'add' operation of DSP[239] ('add_ln1192', cnn_ap_type/conv_2.cpp:26) [239]  (3.02 ns)
	'add' operation ('add_ln415_50', cnn_ap_type/conv_2.cpp:26) [245]  (1.81 ns)
	'xor' operation ('xor_ln416', cnn_ap_type/conv_2.cpp:26) [247]  (0 ns)
	'and' operation ('and_ln416_50', cnn_ap_type/conv_2.cpp:26) [248]  (0.978 ns)
	'and' operation ('and_ln781_50', cnn_ap_type/conv_2.cpp:26) [257]  (0.978 ns)
	'or' operation ('or_ln786_50', cnn_ap_type/conv_2.cpp:26) [263]  (0 ns)
	'xor' operation ('xor_ln786_56', cnn_ap_type/conv_2.cpp:26) [264]  (0 ns)
	'and' operation ('and_ln786_102', cnn_ap_type/conv_2.cpp:26) [265]  (0.978 ns)
	'or' operation ('or_ln340_163', cnn_ap_type/conv_2.cpp:26) [266]  (0 ns)
	'select' operation ('select_ln340_112', cnn_ap_type/conv_2.cpp:26) [276]  (0.978 ns)
	'select' operation ('select_ln340_113', cnn_ap_type/conv_2.cpp:26) [278]  (0.978 ns)
	'add' operation ('add_ln1192_103', cnn_ap_type/conv_2.cpp:26) [281]  (2.26 ns)
	'add' operation ('add_ln415_51', cnn_ap_type/conv_2.cpp:26) [288]  (1.81 ns)
	'xor' operation ('xor_ln416_68', cnn_ap_type/conv_2.cpp:26) [290]  (0 ns)
	'and' operation ('and_ln416_51', cnn_ap_type/conv_2.cpp:26) [291]  (0.978 ns)
	'and' operation ('and_ln781_51', cnn_ap_type/conv_2.cpp:26) [300]  (0.978 ns)
	'or' operation ('or_ln786_51', cnn_ap_type/conv_2.cpp:26) [306]  (0 ns)
	'xor' operation ('xor_ln786_57', cnn_ap_type/conv_2.cpp:26) [307]  (0 ns)
	'and' operation ('and_ln786_104', cnn_ap_type/conv_2.cpp:26) [308]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.625 seconds; current allocated memory: 913.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.729 seconds; current allocated memory: 921.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.051 seconds; current allocated memory: 923.504 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 923.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 924.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 925.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1)
   between 'and' operation ('and_ln781_48', cnn_ap_type/dense_1.cpp:14) and 'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'select' operation ('select_ln340_104', cnn_ap_type/dense_1.cpp:14) and 'add' operation ('add_ln415', cnn_ap_type/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 35.
WARNING: [SCHED 204-21] Estimated clock period (18.892ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[292] ('mul_ln1192', cnn_ap_type/dense_1.cpp:14) [289]  (3.36 ns)
	'add' operation of DSP[292] ('add_ln1192', cnn_ap_type/dense_1.cpp:14) [292]  (3.02 ns)
	'add' operation ('add_ln415', cnn_ap_type/dense_1.cpp:14) [298]  (1.81 ns)
	'xor' operation ('xor_ln416_8', cnn_ap_type/dense_1.cpp:14) [300]  (0 ns)
	'and' operation ('and_ln416', cnn_ap_type/dense_1.cpp:14) [301]  (0.978 ns)
	'and' operation ('and_ln781', cnn_ap_type/dense_1.cpp:14) [310]  (0.978 ns)
	'or' operation ('or_ln786', cnn_ap_type/dense_1.cpp:14) [316]  (0 ns)
	'xor' operation ('xor_ln786_5', cnn_ap_type/dense_1.cpp:14) [317]  (0 ns)
	'and' operation ('and_ln786_50', cnn_ap_type/dense_1.cpp:14) [318]  (0.978 ns)
	'or' operation ('or_ln340_10', cnn_ap_type/dense_1.cpp:14) [319]  (0 ns)
	'select' operation ('select_ln340_11', cnn_ap_type/dense_1.cpp:14) [436]  (0.978 ns)
	'select' operation ('select_ln340_14', cnn_ap_type/dense_1.cpp:14) [438]  (0.978 ns)
	'add' operation of DSP[441] ('add_ln1192_1', cnn_ap_type/dense_1.cpp:14) [441]  (3.02 ns)
	'add' operation ('add_ln415_1', cnn_ap_type/dense_1.cpp:14) [447]  (1.81 ns)
	'xor' operation ('xor_ln416', cnn_ap_type/dense_1.cpp:14) [449]  (0 ns)
	'and' operation ('and_ln416_1', cnn_ap_type/dense_1.cpp:14) [450]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.284 seconds; current allocated memory: 952.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.416 seconds; current allocated memory: 987.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.627 seconds; current allocated memory: 994.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 994.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 995.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 995.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 995.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 996.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 996.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 996.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 998.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.132 seconds; current allocated memory: 1008.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8ns_14s_22_1_1' to 'cnn_mul_mul_8ns_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_14s_22s_23_1_1' to 'cnn_mac_muladd_9neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6s_14s_22s_23_1_1' to 'cnn_mac_muladd_6sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_21s_14s_22s_23_1_1' to 'cnn_mac_muladd_21hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22s_23_1_1' to 'cnn_mac_muladd_7sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_20s_14s_22s_23_1_1' to 'cnn_mac_muladd_20jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22s_23_1_1' to 'cnn_mac_muladd_9skbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_20jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_21hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6sfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9neOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9skbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8ns_1dEe': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 5.189 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 28.634 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_weibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_weibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_weibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biabek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_14s_9s_22s_23_1_1' to 'cnn_mac_muladd_14bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_7s_21_1_1' to 'cnn_mul_mul_14s_7bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_14s_10s_22s_24_1_1' to 'cnn_mac_muladd_14bil' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bgk': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bil': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_7bhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.132 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 11.486 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7ns_9ns_6ns_15_1_1' to 'cnn_mac_muladd_7nbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bgk': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7nbll': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbml': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9skbM': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_1287_14_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_5032_14_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_646_14_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_646_1_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 4.617 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_506_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 25.697 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.332 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_22_26_seq_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_13ns_22_1_1' to 'cnn_mul_mul_9s_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_13bwn': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 1.253 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_3_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_4_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_5_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_6_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_7_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_8_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_9_V' to 'cnn_conv_1_input_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_10_V' to 'cnn_conv_1_input_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_11_V' to 'cnn_conv_1_input_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_12_V' to 'cnn_conv_1_input_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_13_V' to 'cnn_conv_1_input_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_14_V' to 'cnn_conv_1_input_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_15_V' to 'cnn_conv_1_input_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_16_V' to 'cnn_conv_1_input_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_17_V' to 'cnn_conv_1_input_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_18_V' to 'cnn_conv_1_input_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_19_V' to 'cnn_conv_1_input_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_20_V' to 'cnn_conv_1_input_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_21_V' to 'cnn_conv_1_input_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_22_V' to 'cnn_conv_1_input_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_23_V' to 'cnn_conv_1_input_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_24_V' to 'cnn_conv_1_input_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_25_V' to 'cnn_conv_1_input_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_26_V' to 'cnn_conv_1_input_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_27_V' to 'cnn_conv_1_input_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oubZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oub3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oub4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oub5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64b6t' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64b6t': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 3.391 seconds; current allocated memory: 1.126 GB.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biabek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbjl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbnm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubZs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oub5t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:09 ; elapsed = 00:10:06 . Memory (MB): peak = 1553.703 ; gain = 1462.215
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 606.196 seconds; peak allocated memory: 1.126 GB.
