# RISC-V-Single-Cycle-Processor-Design
This is a lab activity of designing a single cycle processor in RISC-V architecture
