Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/MUX_A_B/teste_VHDL_isim_beh.exe -prj /home/ise/MUX_A_B/teste_VHDL_beh.prj work.teste_VHDL 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/MUX_A_B/MUX_A_B.vhd" into library work
Parsing VHDL file "/home/ise/MUX_A_B/teste_VHDL.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95300 KB
Fuse CPU Usage: 540 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity MUX_A_B [mux_a_b_default]
Compiling architecture behavior of entity teste_vhdl
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/MUX_A_B/teste_VHDL_isim_beh.exe
Fuse Memory Usage: 103948 KB
Fuse CPU Usage: 560 ms
GCC CPU Usage: 460 ms
