<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='470' ll='472' type='static bool llvm::SIInstrInfo::isDS(const llvm::MachineInstr &amp; MI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='191' u='c' c='_ZN4llvm19GCNHazardRecognizer13getHazardTypeEPNS_5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='301' u='c' c='_ZN4llvm19GCNHazardRecognizer18PreEmitNoopsCommonEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='904' u='c' c='_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1069' u='c' c='_ZN4llvm19GCNHazardRecognizer25fixLdsBranchVmemWARHazardEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='517' u='c' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='646' u='c' c='_ZN12_GLOBAL__N_115WaitcntBrackets13updateByEventEPKN4llvm11SIInstrInfoEPKNS1_14SIRegisterInfoEPKNS1_19MachineRegisterInfoENS_13WaitEventTypeERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1232' u='c' c='_ZN12_GLOBAL__N_116SIInsertWaitcnts23updateEventWaitcntAfterERN4llvm12MachineInstrEPNS_15WaitcntBracketsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='253' u='c' c='_ZNK4llvm11SIInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2925' u='c' c='_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2926' u='c' c='_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
