{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 15:38:25 2019 " "Info: Processing started: Sat Jul 06 15:38:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off keyscan -c keyscan " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off keyscan -c keyscan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "keyscan EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"keyscan\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "d:/exa/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/exa/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "d:/exa/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/exa/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "OSC Global clock in PIN 16 " "Info: Automatically promoted signal \"OSC\" to use Global clock in PIN 16" {  } { { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7 " "Info: Destination \"BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FLASH:inst3\|7_10:inst\|10:inst\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"FLASH:inst3\|7_10:inst\|10:inst\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FLASH:inst3\|7_10:inst\|10:inst\|7490:inst\|7 " "Info: Destination \"FLASH:inst3\|7_10:inst\|10:inst\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7 " "Info: Destination \"BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7 " "Info: Destination \"BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BASIC:inst2\|inst31 Global clock " "Info: Automatically promoted some destinations of signal \"BASIC:inst2\|inst31\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella0 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella1 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella2 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella3 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella4 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella4\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella5 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella5\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella6 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella6\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella7 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella7\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella8 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella8\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella9 " "Info: Destination \"BB:inst\|16COUNTER:inst1\|lpm_counter:lpm_counter_component\|cntr_ohj:auto_generated\|counter_cella9\" may be non-global or may not use global clock" {  } { { "db/cntr_ohj.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf" 174 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "BASIC.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/BASIC.bdf" { { 192 392 456 272 "inst31" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FLASH:inst3\|7_10:inst\|10:inst8\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"FLASH:inst3\|7_10:inst\|10:inst8\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FLASH:inst3\|7_10:inst\|10:inst8\|7490:inst\|7 " "Info: Destination \"FLASH:inst3\|7_10:inst\|10:inst8\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7 " "Info: Destination \"BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACOM " "Warning: Node \"ACOM\" is assigned to location or region, but does not exist in design" {  } { { "d:/exa/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/exa/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACOM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register BASIC:inst2\|74175:inst7\|13 memory BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3 -34.706 ns " "Info: Slack time is -34.706 ns between source register \"BASIC:inst2\|74175:inst7\|13\" and destination memory \"BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-32.020 ns + Largest register memory " "Info: + Largest register to memory requirement is -32.020 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC destination 2.764 ns   Shortest register " "Info:   Shortest clock path from clock \"OSC\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns OSC 1 CLK Unassigned 102 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 102; CLK Node = 'OSC'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC } "NODE_NAME" } } { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { OSC BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ik21.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_ik21.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC destination 2.764 ns   Longest register " "Info:   Longest clock path from clock \"OSC\" to destination register is 2.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns OSC 1 CLK Unassigned 102 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 102; CLK Node = 'OSC'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC } "NODE_NAME" } } { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.722 ns) 2.764 ns BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3 2 MEM Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.722 ns) = 2.764 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { OSC BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ik21.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_ik21.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 79.27 % ) " "Info: Total cell delay = 2.191 ns ( 79.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.73 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC source 34.967 ns   Shortest register " "Info:   Shortest clock path from clock \"OSC\" to source register is 34.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns OSC 1 CLK Unassigned 102 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 102; CLK Node = 'OSC'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC } "NODE_NAME" } } { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|19 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { OSC BASIC:inst2|7_10:inst|10:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 4.416 ns BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7 3 REG Unassigned 132 " "Info: 3: + IC(0.504 ns) + CELL(0.935 ns) = 4.416 ns; Loc. = Unassigned; Fanout = 132; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst|7490:inst|19 BASIC:inst2|7_10:inst|10:inst|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(0.935 ns) 8.980 ns BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|19 4 REG Unassigned 2 " "Info: 4: + IC(3.629 ns) + CELL(0.935 ns) = 8.980 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { BASIC:inst2|7_10:inst|10:inst|7490:inst|7 BASIC:inst2|7_10:inst|10:inst3|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 10.419 ns BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7 5 REG Unassigned 4 " "Info: 5: + IC(0.504 ns) + CELL(0.935 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst3|7490:inst|19 BASIC:inst2|7_10:inst|10:inst3|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.935 ns) 15.368 ns BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|19 6 REG Unassigned 2 " "Info: 6: + IC(4.014 ns) + CELL(0.935 ns) = 15.368 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { BASIC:inst2|7_10:inst|10:inst3|7490:inst|7 BASIC:inst2|7_10:inst|10:inst4|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 16.807 ns BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7 7 REG Unassigned 7 " "Info: 7: + IC(0.504 ns) + CELL(0.935 ns) = 16.807 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst4|7490:inst|19 BASIC:inst2|7_10:inst|10:inst4|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.935 ns) 21.213 ns BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|19 8 REG Unassigned 2 " "Info: 8: + IC(3.471 ns) + CELL(0.935 ns) = 21.213 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { BASIC:inst2|7_10:inst|10:inst4|7490:inst|7 BASIC:inst2|7_10:inst|10:inst5|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 22.652 ns BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7 9 REG Unassigned 6 " "Info: 9: + IC(0.504 ns) + CELL(0.935 ns) = 22.652 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst5|7490:inst|19 BASIC:inst2|7_10:inst|10:inst5|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.851 ns) + CELL(0.935 ns) 27.438 ns BASIC:inst2\|7490:inst11\|7 10 REG Unassigned 2 " "Info: 10: + IC(3.851 ns) + CELL(0.935 ns) = 27.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7490:inst11\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.786 ns" { BASIC:inst2|7_10:inst|10:inst5|7490:inst|7 BASIC:inst2|7490:inst11|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.935 ns) 29.913 ns BASIC:inst2\|inst31 11 REG Unassigned 25 " "Info: 11: + IC(1.540 ns) + CELL(0.935 ns) = 29.913 ns; Loc. = Unassigned; Fanout = 25; REG Node = 'BASIC:inst2\|inst31'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { BASIC:inst2|7490:inst11|7 BASIC:inst2|inst31 } "NODE_NAME" } } { "BASIC.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/BASIC.bdf" { { 192 392 456 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.711 ns) 34.967 ns BASIC:inst2\|74175:inst7\|13 12 REG Unassigned 1 " "Info: 12: + IC(4.343 ns) + CELL(0.711 ns) = 34.967 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'BASIC:inst2\|74175:inst7\|13'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.054 ns" { BASIC:inst2|inst31 BASIC:inst2|74175:inst7|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.530 ns ( 32.97 % ) " "Info: Total cell delay = 11.530 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.437 ns ( 67.03 % ) " "Info: Total interconnect delay = 23.437 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC source 34.967 ns   Longest register " "Info:   Longest clock path from clock \"OSC\" to source register is 34.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns OSC 1 CLK Unassigned 102 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 102; CLK Node = 'OSC'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC } "NODE_NAME" } } { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|19 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { OSC BASIC:inst2|7_10:inst|10:inst|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 4.416 ns BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7 3 REG Unassigned 132 " "Info: 3: + IC(0.504 ns) + CELL(0.935 ns) = 4.416 ns; Loc. = Unassigned; Fanout = 132; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst|7490:inst|19 BASIC:inst2|7_10:inst|10:inst|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(0.935 ns) 8.980 ns BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|19 4 REG Unassigned 2 " "Info: 4: + IC(3.629 ns) + CELL(0.935 ns) = 8.980 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { BASIC:inst2|7_10:inst|10:inst|7490:inst|7 BASIC:inst2|7_10:inst|10:inst3|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 10.419 ns BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7 5 REG Unassigned 4 " "Info: 5: + IC(0.504 ns) + CELL(0.935 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst3\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst3|7490:inst|19 BASIC:inst2|7_10:inst|10:inst3|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.935 ns) 15.368 ns BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|19 6 REG Unassigned 2 " "Info: 6: + IC(4.014 ns) + CELL(0.935 ns) = 15.368 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { BASIC:inst2|7_10:inst|10:inst3|7490:inst|7 BASIC:inst2|7_10:inst|10:inst4|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 16.807 ns BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7 7 REG Unassigned 7 " "Info: 7: + IC(0.504 ns) + CELL(0.935 ns) = 16.807 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst4\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst4|7490:inst|19 BASIC:inst2|7_10:inst|10:inst4|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.935 ns) 21.213 ns BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|19 8 REG Unassigned 2 " "Info: 8: + IC(3.471 ns) + CELL(0.935 ns) = 21.213 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|19'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { BASIC:inst2|7_10:inst|10:inst4|7490:inst|7 BASIC:inst2|7_10:inst|10:inst5|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 22.652 ns BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7 9 REG Unassigned 6 " "Info: 9: + IC(0.504 ns) + CELL(0.935 ns) = 22.652 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'BASIC:inst2\|7_10:inst\|10:inst5\|7490:inst\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BASIC:inst2|7_10:inst|10:inst5|7490:inst|19 BASIC:inst2|7_10:inst|10:inst5|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.851 ns) + CELL(0.935 ns) 27.438 ns BASIC:inst2\|7490:inst11\|7 10 REG Unassigned 2 " "Info: 10: + IC(3.851 ns) + CELL(0.935 ns) = 27.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'BASIC:inst2\|7490:inst11\|7'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.786 ns" { BASIC:inst2|7_10:inst|10:inst5|7490:inst|7 BASIC:inst2|7490:inst11|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.935 ns) 29.913 ns BASIC:inst2\|inst31 11 REG Unassigned 25 " "Info: 11: + IC(1.540 ns) + CELL(0.935 ns) = 29.913 ns; Loc. = Unassigned; Fanout = 25; REG Node = 'BASIC:inst2\|inst31'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { BASIC:inst2|7490:inst11|7 BASIC:inst2|inst31 } "NODE_NAME" } } { "BASIC.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/BASIC.bdf" { { 192 392 456 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.711 ns) 34.967 ns BASIC:inst2\|74175:inst7\|13 12 REG Unassigned 1 " "Info: 12: + IC(4.343 ns) + CELL(0.711 ns) = 34.967 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'BASIC:inst2\|74175:inst7\|13'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.054 ns" { BASIC:inst2|inst31 BASIC:inst2|74175:inst7|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.530 ns ( 32.97 % ) " "Info: Total cell delay = 11.530 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.437 ns ( 67.03 % ) " "Info: Total interconnect delay = 23.437 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FINAL.bdf" "" { Schematic "C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf" { { 368 112 280 384 "OSC" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns   " "Info:   Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_ik21.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_ik21.tdf" 334 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.686 ns - Longest register memory " "Info: - Longest register to memory delay is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BASIC:inst2\|74175:inst7\|13 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'BASIC:inst2\|74175:inst7\|13'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASIC:inst2|74175:inst7|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.590 ns) 0.730 ns BASIC:inst2\|74175:inst7\|13~_wirecell 2 COMB Unassigned 32 " "Info: 2: + IC(0.140 ns) + CELL(0.590 ns) = 0.730 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'BASIC:inst2\|74175:inst7\|13~_wirecell'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { BASIC:inst2|74175:inst7|13 BASIC:inst2|74175:inst7|13~_wirecell } "NODE_NAME" } } { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.383 ns) 2.686 ns BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3 3 MEM Unassigned 1 " "Info: 3: + IC(1.573 ns) + CELL(0.383 ns) = 2.686 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { BASIC:inst2|74175:inst7|13~_wirecell BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ik21.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_ik21.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.973 ns ( 36.22 % ) " "Info: Total cell delay = 0.973 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 63.78 % ) " "Info: Total interconnect delay = 1.713 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { BASIC:inst2|74175:inst7|13 BASIC:inst2|74175:inst7|13~_wirecell BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { BASIC:inst2|74175:inst7|13 BASIC:inst2|74175:inst7|13~_wirecell BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.686 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BASIC:inst2\|74175:inst7\|13 1 REG LAB_X7_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y4; Fanout = 1; REG Node = 'BASIC:inst2\|74175:inst7\|13'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BASIC:inst2|74175:inst7|13 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.590 ns) 0.730 ns BASIC:inst2\|74175:inst7\|13~_wirecell 2 COMB LAB_X7_Y4 32 " "Info: 2: + IC(0.140 ns) + CELL(0.590 ns) = 0.730 ns; Loc. = LAB_X7_Y4; Fanout = 32; COMB Node = 'BASIC:inst2\|74175:inst7\|13~_wirecell'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { BASIC:inst2|74175:inst7|13 BASIC:inst2|74175:inst7|13~_wirecell } "NODE_NAME" } } { "74175.bdf" "" { Schematic "d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf" { { 504 352 416 584 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.383 ns) 2.686 ns BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3 3 MEM M4K_X13_Y4 1 " "Info: 3: + IC(1.573 ns) + CELL(0.383 ns) = 2.686 ns; Loc. = M4K_X13_Y4; Fanout = 1; MEM Node = 'BB:inst\|VOICE:inst\|altsyncram:altsyncram_component\|altsyncram_ik21:auto_generated\|ram_block1a15~porta_address_reg3'" {  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { BASIC:inst2|74175:inst7|13~_wirecell BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ik21.tdf" "" { Text "C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_ik21.tdf" 334 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.973 ns ( 36.22 % ) " "Info: Total cell delay = 0.973 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 63.78 % ) " "Info: Total interconnect delay = 1.713 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/exa/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { BASIC:inst2|74175:inst7|13 BASIC:inst2|74175:inst7|13~_wirecell BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ram_block1a15~porta_address_reg3 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 331 " "Info: 2 (of 331) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "1 " "Info: Fitter merged 1 physical RAM blocks that contain multiple logical RAM block slices into a single location" { { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM block slices" { { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X13_Y6 " "Info: Physical RAM block M4K_X13_Y6 contains the following RAM block slices" { { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a7 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a7\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a7 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a7\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a6 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a6\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a6 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a6\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a5 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a5\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a5 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a5\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a4 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a4\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a4 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a4\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a3 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a3\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a3 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a3\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a2 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a2\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a2 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a2\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a1 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a1\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a1 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a1\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a0 " "Info: RAM block slice \"ROM2:inst15\|altsyncram:altsyncram_component\|altsyncram_1l21:auto_generated\|ram_block1a0\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a0 " "Info: RAM block slice \"ROM:inst5\|altsyncram:altsyncram_component\|altsyncram_fj21:auto_generated\|ram_block1a0\"" {  } {  } 2 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following RAM block slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM block slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!d! physical RAM blocks that contain multiple logical RAM block slices into a single location" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 15:38:28 2019 " "Info: Processing ended: Sat Jul 06 15:38:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
