

================================================================
== Vitis HLS Report for 'inner_product'
================================================================
* Date:           Tue Feb 14 05:37:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        InnerProduct
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.981 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |       11|       12|  44.000 ns|  48.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- inner_product_loop  |       11|       11|         9|          1|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%br_ln10 = br void %rewind_header" [inner_product.cpp:10]   --->   Operation 16 'br' 'br_ln10' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body.split, i1 1, void %for.end"   --->   Operation 17 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i1 = phi i3 0, void %entry, i3 %trunc_ln6, void %for.body.split, i3 0, void %for.end" [inner_product.cpp:6]   --->   Operation 18 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body.split, void %rewind_init"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [inner_product.cpp:3]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln3' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b_1"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %s"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body.split" [inner_product.cpp:10]   --->   Operation 26 'br' 'br_ln10' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i1_cast = zext i3 %i1" [inner_product.cpp:6]   --->   Operation 27 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i3 %i1" [inner_product.cpp:10]   --->   Operation 28 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i1, i32 2"   --->   Operation 29 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %trunc_ln10"   --->   Operation 30 'zext' 'zext_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i16 %a_0, i64 0, i64 %zext_ln1317"   --->   Operation 31 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.14ns)   --->   "%a_0_load = load i2 %a_0_addr"   --->   Operation 32 'load' 'a_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i16 %a_1, i64 0, i64 %zext_ln1317"   --->   Operation 33 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.14ns)   --->   "%a_1_load = load i2 %a_1_addr"   --->   Operation 34 'load' 'a_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i16 %b_0, i64 0, i64 %zext_ln1317"   --->   Operation 35 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.14ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 36 'load' 'b_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i16 %b_1, i64 0, i64 %zext_ln1317"   --->   Operation 37 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.14ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 38 'load' 'b_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln1317 = or i2 %trunc_ln10, i2 1"   --->   Operation 39 'or' 'or_ln1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i2 %or_ln1317"   --->   Operation 40 'zext' 'zext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i16 %a_0, i64 0, i64 %zext_ln1317_1"   --->   Operation 41 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.14ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1"   --->   Operation 42 'load' 'a_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i16 %a_1, i64 0, i64 %zext_ln1317_1"   --->   Operation 43 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.14ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1"   --->   Operation 44 'load' 'a_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i16 %b_0, i64 0, i64 %zext_ln1317_1"   --->   Operation 45 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.14ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 46 'load' 'b_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i16 %b_1, i64 0, i64 %zext_ln1317_1"   --->   Operation 47 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.14ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 48 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.93ns)   --->   "%i = add i4 %i1_cast, i4 2" [inner_product.cpp:10]   --->   Operation 49 'add' 'i' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i4 %i" [inner_product.cpp:6]   --->   Operation 50 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 3" [inner_product.cpp:10]   --->   Operation 51 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %tmp_5, void %rewind_header, void %for.end" [inner_product.cpp:10]   --->   Operation 52 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln15 = br void %rewind_header" [inner_product.cpp:15]   --->   Operation 53 'br' 'br_ln15' <Predicate = (tmp_5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 54 [1/2] (1.14ns)   --->   "%a_0_load = load i2 %a_0_addr"   --->   Operation 54 'load' 'a_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 55 [1/2] (1.14ns)   --->   "%a_1_load = load i2 %a_1_addr"   --->   Operation 55 'load' 'a_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 56 [1/1] (0.83ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %a_0_load, i16 %a_1_load, i1 %tmp_4"   --->   Operation 56 'mux' 'tmp' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (1.14ns)   --->   "%b_0_load = load i2 %b_0_addr"   --->   Operation 57 'load' 'b_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/2] (1.14ns)   --->   "%b_1_load = load i2 %b_1_addr"   --->   Operation 58 'load' 'b_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.83ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %b_0_load, i16 %b_1_load, i1 %tmp_4"   --->   Operation 59 'mux' 'tmp_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (1.14ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1"   --->   Operation 60 'load' 'a_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/2] (1.14ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1"   --->   Operation 61 'load' 'a_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.83ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %a_0_load_1, i16 %a_1_load_1, i1 %tmp_4"   --->   Operation 62 'mux' 'tmp_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/2] (1.14ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1"   --->   Operation 63 'load' 'b_0_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/2] (1.14ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1"   --->   Operation 64 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (0.83ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %b_0_load_1, i16 %b_1_load_1, i1 %tmp_4"   --->   Operation 65 'mux' 'tmp_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 66 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 66 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.54>
ST_4 : Operation 67 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 67 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 68 [3/3] (1.02ns) (grouped into DSP with root node add_ln859)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 68 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 69 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 70 [2/3] (1.02ns) (grouped into DSP with root node add_ln859)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 70 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i16 %tmp_3, i16 %tmp_2"   --->   Operation 71 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln859)   --->   "%mul_ln859 = mul i16 %tmp_1, i16 %tmp"   --->   Operation 72 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859 = add i16 %mul_ln859_1, i16 %mul_ln859"   --->   Operation 73 'add' 'add_ln859' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 74 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln859 = add i16 %mul_ln859_1, i16 %mul_ln859"   --->   Operation 74 'add' 'add_ln859' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.34>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V2 = phi i16 0, void %entry, i16 %acc_V, void %for.body.split, i16 0, void %for.end"   --->   Operation 75 'phi' 'acc_V2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/directives.tcl:7]   --->   Operation 77 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [inner_product.cpp:6]   --->   Operation 78 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.34ns)   --->   "%acc_V = add i16 %acc_V2, i16 %add_ln859"   --->   Operation 79 'add' 'acc_V' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %s, i16 %acc_V" [inner_product.cpp:14]   --->   Operation 80 'write' 'write_ln14' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%return_ln15 = return void @_ssdm_op_Return" [inner_product.cpp:15]   --->   Operation 81 'return' 'return_ln15' <Predicate = (tmp_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
specinterface_ln0 (specinterface    ) [ 0000000000]
br_ln10           (br               ) [ 0111111111]
do_init           (phi              ) [ 0100000000]
i1                (phi              ) [ 0100000000]
br_ln0            (br               ) [ 0000000000]
spectopmodule_ln3 (spectopmodule    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
br_ln10           (br               ) [ 0000000000]
i1_cast           (zext             ) [ 0000000000]
trunc_ln10        (trunc            ) [ 0000000000]
tmp_4             (bitselect        ) [ 0110000000]
zext_ln1317       (zext             ) [ 0000000000]
a_0_addr          (getelementptr    ) [ 0110000000]
a_1_addr          (getelementptr    ) [ 0110000000]
b_0_addr          (getelementptr    ) [ 0110000000]
b_1_addr          (getelementptr    ) [ 0110000000]
or_ln1317         (or               ) [ 0000000000]
zext_ln1317_1     (zext             ) [ 0000000000]
a_0_addr_1        (getelementptr    ) [ 0110000000]
a_1_addr_1        (getelementptr    ) [ 0110000000]
b_0_addr_1        (getelementptr    ) [ 0110000000]
b_1_addr_1        (getelementptr    ) [ 0110000000]
i                 (add              ) [ 0000000000]
trunc_ln6         (trunc            ) [ 0100000000]
tmp_5             (bitselect        ) [ 0111111111]
br_ln10           (br               ) [ 0111111111]
br_ln15           (br               ) [ 0111111111]
a_0_load          (load             ) [ 0000000000]
a_1_load          (load             ) [ 0000000000]
tmp               (mux              ) [ 0101111100]
b_0_load          (load             ) [ 0000000000]
b_1_load          (load             ) [ 0000000000]
tmp_1             (mux              ) [ 0101111100]
a_0_load_1        (load             ) [ 0000000000]
a_1_load_1        (load             ) [ 0000000000]
tmp_2             (mux              ) [ 0101111000]
b_0_load_1        (load             ) [ 0000000000]
b_1_load_1        (load             ) [ 0000000000]
tmp_3             (mux              ) [ 0101111000]
mul_ln859_1       (mul              ) [ 0100000110]
mul_ln859         (mul              ) [ 0100000010]
add_ln859         (add              ) [ 0100000001]
acc_V2            (phi              ) [ 0111111111]
empty             (speclooptripcount) [ 0000000000]
specpipeline_ln7  (specpipeline     ) [ 0000000000]
specloopname_ln6  (specloopname     ) [ 0000000000]
acc_V             (add              ) [ 0100000001]
write_ln14        (write            ) [ 0000000000]
return_ln15       (return           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="8"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln14_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/9 "/>
</bind>
</comp>

<comp id="73" class="1004" name="a_0_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="2" slack="0"/>
<pin id="77" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="0"/>
<pin id="88" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/1 a_0_load_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_1_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
<pin id="105" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/1 a_1_load_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="b_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
<pin id="122" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 b_0_load_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b_1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="137" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
<pin id="139" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 b_1_load_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="a_0_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_1_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="b_0_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="b_1_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="do_init_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="do_init_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="acc_V2_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="8"/>
<pin id="202" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="acc_V2 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="acc_V2_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="8"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="8"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V2/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i1_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln10_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln1317_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln1317_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1317/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln1317_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="16" slack="0"/>
<pin id="274" dir="0" index="3" bw="1" slack="1"/>
<pin id="275" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="0" index="3" bw="1" slack="1"/>
<pin id="284" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="1"/>
<pin id="293" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="1" slack="1"/>
<pin id="302" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="acc_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="1"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/9 "/>
</bind>
</comp>

<comp id="312" class="1004" name="return_ln15_fu_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln15/9 "/>
</bind>
</comp>

<comp id="314" class="1007" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859_1/3 "/>
</bind>
</comp>

<comp id="318" class="1007" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="0" index="1" bw="16" slack="3"/>
<pin id="321" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859/5 add_ln859/7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_4_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="331" class="1005" name="a_0_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="a_1_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="1"/>
<pin id="338" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="b_0_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="1"/>
<pin id="343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="b_1_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="1"/>
<pin id="348" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="a_0_addr_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="a_1_addr_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="1"/>
<pin id="358" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="b_0_addr_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="1"/>
<pin id="363" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="b_1_addr_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln6_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_5_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="3"/>
<pin id="382" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="3"/>
<pin id="387" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_2_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="1"/>
<pin id="392" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_3_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="1"/>
<pin id="397" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="400" class="1005" name="mul_ln859_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln859_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln859 "/>
</bind>
</comp>

<comp id="410" class="1005" name="acc_V_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="64" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="124" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="217"><net_src comp="190" pin="6"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="190" pin="6"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="190" pin="6"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="218" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="242"><net_src comp="218" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="256"><net_src comp="214" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="252" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="80" pin="7"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="97" pin="7"/><net_sink comp="270" pin=2"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="114" pin="7"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="131" pin="7"/><net_sink comp="279" pin=2"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="80" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="97" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="114" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="131" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="204" pin="6"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="306" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="326"><net_src comp="222" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="279" pin=3"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="334"><net_src comp="73" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="339"><net_src comp="90" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="344"><net_src comp="107" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="349"><net_src comp="124" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="354"><net_src comp="141" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="359"><net_src comp="149" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="364"><net_src comp="157" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="369"><net_src comp="165" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="374"><net_src comp="258" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="379"><net_src comp="262" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="270" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="388"><net_src comp="279" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="393"><net_src comp="288" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="398"><net_src comp="297" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="403"><net_src comp="314" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="408"><net_src comp="318" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="413"><net_src comp="306" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="204" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {9 }
 - Input state : 
	Port: inner_product : a_0 | {1 2 }
	Port: inner_product : a_1 | {1 2 }
	Port: inner_product : b_0 | {1 2 }
	Port: inner_product : b_1 | {1 2 }
  - Chain level:
	State 1
		do_init : 1
		i1 : 1
		br_ln0 : 2
		i1_cast : 2
		trunc_ln10 : 2
		tmp_4 : 2
		zext_ln1317 : 3
		a_0_addr : 4
		a_0_load : 5
		a_1_addr : 4
		a_1_load : 5
		b_0_addr : 4
		b_0_load : 5
		b_1_addr : 4
		b_1_load : 5
		or_ln1317 : 3
		zext_ln1317_1 : 3
		a_0_addr_1 : 4
		a_0_load_1 : 5
		a_1_addr_1 : 4
		a_1_load_1 : 5
		b_0_addr_1 : 4
		b_0_load_1 : 5
		b_1_addr_1 : 4
		b_1_load_1 : 5
		i : 3
		trunc_ln6 : 4
		tmp_5 : 4
		br_ln10 : 5
	State 2
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		add_ln859 : 1
	State 8
	State 9
		acc_V : 1
		write_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_270       |    0    |    0    |    9    |
|    mux   |      tmp_1_fu_279      |    0    |    0    |    9    |
|          |      tmp_2_fu_288      |    0    |    0    |    9    |
|          |      tmp_3_fu_297      |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_252        |    0    |    0    |    11   |
|          |      acc_V_fu_306      |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_314       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_318       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln14_write_fu_66 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     i1_cast_fu_214     |    0    |    0    |    0    |
|   zext   |   zext_ln1317_fu_230   |    0    |    0    |    0    |
|          |  zext_ln1317_1_fu_244  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln10_fu_218   |    0    |    0    |    0    |
|          |    trunc_ln6_fu_258    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_4_fu_222      |    0    |    0    |    0    |
|          |      tmp_5_fu_262      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    or    |    or_ln1317_fu_238    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|  return  |   return_ln15_fu_312   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |    70   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| a_0_addr_1_reg_351|    2   |
|  a_0_addr_reg_331 |    2   |
| a_1_addr_1_reg_356|    2   |
|  a_1_addr_reg_336 |    2   |
|   acc_V2_reg_200  |   16   |
|   acc_V_reg_410   |   16   |
| add_ln859_reg_405 |   16   |
| b_0_addr_1_reg_361|    2   |
|  b_0_addr_reg_341 |    2   |
| b_1_addr_1_reg_366|    2   |
|  b_1_addr_reg_346 |    2   |
|  do_init_reg_173  |    1   |
|     i1_reg_187    |    3   |
|mul_ln859_1_reg_400|   16   |
|   tmp_1_reg_385   |   16   |
|   tmp_2_reg_390   |   16   |
|   tmp_3_reg_395   |   16   |
|   tmp_4_reg_323   |    1   |
|   tmp_5_reg_376   |    1   |
|    tmp_reg_380    |   16   |
| trunc_ln6_reg_371 |    3   |
+-------------------+--------+
|       Total       |   153  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_318    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  7.497  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   81   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   153  |   151  |
+-----------+--------+--------+--------+--------+
