{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666922605504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666922605505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 23:03:25 2022 " "Processing started: Thu Oct 27 23:03:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666922605505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666922605505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666922605506 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666922606150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-main " "Found design unit 1: decoder-main" {  } { { "decoder.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922606861 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922606861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666922606861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666922606918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1 decoder.vhd(19) " "Verilog HDL or VHDL warning at decoder.vhd(19): object \"x1\" assigned a value but never read" {  } { { "decoder.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666922606958 "|decoder"}
{ "Warning" "WSGN_SEARCH_FILE" "and_gate.vhd 2 1 " "Using design file and_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-main " "Found design unit 1: and_gate-main" {  } { { "and_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/and_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922606996 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/and_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922606996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666922606996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:r0 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:r0\"" {  } { { "decoder.vhd" "r0" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666922607000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xnor_gate.vhd 2 1 " "Using design file xnor_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xnor_gate-main " "Found design unit 1: xnor_gate-main" {  } { { "xnor_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/xnor_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922607044 ""} { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/xnor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922607044 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666922607044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_gate xnor_gate:r4 " "Elaborating entity \"xnor_gate\" for hierarchy \"xnor_gate:r4\"" {  } { { "decoder.vhd" "r4" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666922607046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor_gate.vhd 2 1 " "Using design file xor_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-main " "Found design unit 1: xor_gate-main" {  } { { "xor_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/xor_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922607076 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922607076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666922607076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate xor_gate:r5 " "Elaborating entity \"xor_gate\" for hierarchy \"xor_gate:r5\"" {  } { { "decoder.vhd" "r5" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666922607079 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_gate.vhd 2 1 " "Using design file or_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-main " "Found design unit 1: or_gate-main" {  } { { "or_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/or_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922607111 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666922607111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666922607111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:r6 " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:r6\"" {  } { { "decoder.vhd" "r6" { Text "C:/altera/projetos/circuitos_digitais/relatorio4/decoder_logic_comb/decoder/decoder.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666922607113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666922608094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666922608630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666922608630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666922608686 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666922608686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666922608686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666922608686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666922608718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 23:03:28 2022 " "Processing ended: Thu Oct 27 23:03:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666922608718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666922608718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666922608718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666922608718 ""}
