Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 22:20:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_224_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.121ns (33.215%)  route 2.254ns (66.785%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 6.660 - 4.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.147ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.000ns (routing 1.043ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=29372, routed)       2.209     3.160    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X163Y289       FDCE                                         r  Delay1No7_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y289       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.239 r  Delay1No7_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.960     4.199    Delay1No6_instance/Y_reg[33]_0[3]
    SLICE_X168Y370       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     4.347 r  Delay1No6_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     4.356    Sum10_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X168Y370       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.542 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.568    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X168Y371       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.583 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.609    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X168Y372       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.661 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.290     4.951    Delay1No7_instance/CO[0]
    SLICE_X167Y374       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     5.088 f  Delay1No7_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.143     5.231    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X168Y374       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.355 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.093     5.448    Delay1No6_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X167Y374       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     5.539 r  Delay1No6_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.185     5.724    Delay1No7_instance/Y_reg[23]_0
    SLICE_X169Y373       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.813 r  Delay1No7_instance/shiftedFracY_d1[45]_i_2__0/O
                         net (fo=4, routed)           0.219     6.032    Delay1No6_instance/level2[12]
    SLICE_X172Y372       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.181 r  Delay1No6_instance/shiftedFracY_d1[37]_i_1__0/O
                         net (fo=2, routed)           0.237     6.418    Delay1No6_instance/level4__0[5]
    SLICE_X171Y376       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     6.469 r  Delay1No6_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.066     6.535    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X171Y376       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=29372, routed)       2.000     6.660    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X171Y376       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.395     7.055    
                         clock uncertainty           -0.035     7.019    
    SLICE_X171Y376       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.044    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  0.510    




