#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed May 06 11:52:12 2015
# Process ID: 2296
# Log file: C:/Users/152/Documents/MeghaCalvin/Lab3/planAhead_run_1/planAhead.log
# Journal file: C:/Users/152/Documents/MeghaCalvin/Lab3/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -278 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/152/Documents/MeghaCalvin/Lab3/pa.fromNetlist.tcl
# create_project -name Lab3 -dir "C:/Users/152/Documents/MeghaCalvin/Lab3/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/152/Documents/MeghaCalvin/Lab3/Timer.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/152/Documents/MeghaCalvin/Lab3} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Timer.ucf" [current_fileset -constrset]
Adding file 'C:/Users/152/Documents/MeghaCalvin/Lab3/Timer.ucf' to fileset 'constrs_1'
# add_files [list {Timer.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Timer.ngc ...
WARNING:NetListWriters:298 - No output is written to Timer.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_59_OUT_Madd_Madd_
   lut[25 : 9] on block Timer is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_59_OUT_Madd_lut[2
   4 : 7] on block Timer is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_GND_5_o_add_57_OUT_Madd_lut[2
   8 : 10] on block Timer is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_57_OUT_lut[28 :
   8] on block Timer is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_8/Madd_a[28]_b[26]_add_55_OUT_Madd_lut[27
   : 11] on block Timer is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_GND_3_o_add_55_OUT_lut[28 :
   9] on block Timer is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   clock_module/count[28]_PWR_2_o_mod_2/Madd_a[28]_b[25]_add_53_OUT_lut[27 : 10]
   on block Timer is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Timer.edif ...
ngc2edif: Total memory usage is 79436 kilobytes

Parsing EDIF File [./planAhead_run_2/Lab3.data/cache/Timer_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Lab3.data/cache/Timer_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/152/Documents/MeghaCalvin/Lab3/Timer.ucf]
Finished Parsing UCF File [C:/Users/152/Documents/MeghaCalvin/Lab3/Timer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 67a4591e
link_design: Time (s): elapsed = 00:00:22 . Memory (MB): peak = 586.828 ; gain = 170.660
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/152/Documents/MeghaCalvin/Lab3\planAhead_pid2296.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 06 11:55:45 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
