[2025-09-17 23:48:20] START suite=cs trace=classification_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2477680 heartbeat IPC: 4.036 cumulative IPC: 4.036 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5753303 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5753303 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5753304 heartbeat IPC: 3.053 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 17828241 heartbeat IPC: 0.8282 cumulative IPC: 0.8282 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 30787960 heartbeat IPC: 0.7716 cumulative IPC: 0.7989 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 44618371 heartbeat IPC: 0.723 cumulative IPC: 0.7719 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 59102289 heartbeat IPC: 0.6904 cumulative IPC: 0.7498 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 73855225 heartbeat IPC: 0.6778 cumulative IPC: 0.7342 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 89140064 heartbeat IPC: 0.6542 cumulative IPC: 0.7195 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 104841714 heartbeat IPC: 0.6369 cumulative IPC: 0.7064 (Simulation time: 00 hr 10 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000023 cycles: 121406130 heartbeat IPC: 0.6037 cumulative IPC: 0.6917 (Simulation time: 00 hr 11 min 58 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 134222362 heartbeat IPC: 0.7803 cumulative IPC: 0.7006 (Simulation time: 00 hr 13 min 02 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 140632096 cumulative IPC: 0.7111 (Simulation time: 00 hr 14 min 06 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 140632096 cumulative IPC: 0.7111 (Simulation time: 00 hr 14 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7111 instructions: 100000000 cycles: 140632096
CPU 0 Branch Prediction Accuracy: 99.89% MPKI: 0.00329 Average ROB Occupancy at Mispredict: 6.737e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00116
BRANCH_INDIRECT: 0.00166
BRANCH_CONDITIONAL: 0.00047
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 743486
LQ_STALL: 4107
SQ_STALL: 84515


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 97.23344
REPLAY_LOAD: 79.69371
NON_REPLAY_LOAD: 11.406829

== Total ==
ADDR_TRANS: 187855
REPLAY_LOAD: 275023
NON_REPLAY_LOAD: 280608

== Counts ==
ADDR_TRANS: 1932
REPLAY_LOAD: 3451
NON_REPLAY_LOAD: 24600

cpu0->cpu0_STLB TOTAL        ACCESS:     633046 HIT:     426362 MISS:     206684 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     633046 HIT:     426362 MISS:     206684 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 180.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1489068 HIT:     493151 MISS:     995917 MSHR_MERGE:      12846
cpu0->cpu0_L2C LOAD         ACCESS:     726486 HIT:     194154 MISS:     532332 MSHR_MERGE:        910
cpu0->cpu0_L2C RFO          ACCESS:      44974 HIT:      29711 MISS:      15263 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     199698 HIT:     103484 MISS:      96214 MSHR_MERGE:      11936
cpu0->cpu0_L2C WRITE        ACCESS:      63009 HIT:      62701 MISS:        308 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     454901 HIT:     103101 MISS:     351800 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     142993 ISSUED:     142993 USEFUL:      45059 USELESS:      11980
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6312688 HIT:    6302249 MISS:      10439 MSHR_MERGE:       3712
cpu0->cpu0_L1I LOAD         ACCESS:    6312688 HIT:    6302249 MISS:      10439 MSHR_MERGE:       3712
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 95.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   12083386 HIT:   10475491 MISS:    1607895 MSHR_MERGE:     331541
cpu0->cpu0_L1D LOAD         ACCESS:    9637653 HIT:    8702754 MISS:     934899 MSHR_MERGE:     215139
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     279007 HIT:     209578 MISS:      69429 MSHR_MERGE:      12711
cpu0->cpu0_L1D WRITE        ACCESS:    1684263 HIT:    1535964 MISS:     148299 MSHR_MERGE:     103324
cpu0->cpu0_L1D TRANSLATION  ACCESS:     482463 HIT:      27195 MISS:     455268 MSHR_MERGE:        367
cpu0->cpu0_L1D PREFETCH REQUESTED:     291054 ISSUED:     279007 USEFUL:      31518 USELESS:      24569
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 68.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5115161 HIT:    5112983 MISS:       2178 MSHR_MERGE:       1285
cpu0->cpu0_ITLB LOAD         ACCESS:    5115161 HIT:    5112983 MISS:       2178 MSHR_MERGE:       1285
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 171.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11267791 HIT:   10451393 MISS:     816398 MSHR_MERGE:     184245
cpu0->cpu0_DTLB LOAD         ACCESS:   11267791 HIT:   10451393 MISS:     816398 MSHR_MERGE:     184245
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 62.69 cycles
cpu0->LLC TOTAL        ACCESS:    1007610 HIT:     430665 MISS:     576945 MSHR_MERGE:         33
cpu0->LLC LOAD         ACCESS:     531422 HIT:     211861 MISS:     319561 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      15263 HIT:        325 MISS:      14938 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      84278 HIT:      36126 MISS:      48152 MSHR_MERGE:         33
cpu0->LLC WRITE        ACCESS:      24847 HIT:      24722 MISS:        125 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     351800 HIT:     157631 MISS:     194169 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13722
  ROW_BUFFER_MISS:     563062
  AVG DBUS CONGESTED CYCLE: 6.52
Channel 0 WQ ROW_BUFFER_HIT:       6000
  ROW_BUFFER_MISS:      17134
  FULL:          0
Channel 0 REFRESHES ISSUED:      11719

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       330366        47364        62789        51742
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1256         9628        18235        30648
  STLB miss resolved @ L2C                0         4140        34503        48622        78923
  STLB miss resolved @ LLC                0         3738        32536        69760       106072
  STLB miss resolved @ MEM                0         1415        12281        87216       154010

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                466           31          301           45          366
---------------------------------------------------------------
  STLB miss resolved @ L1D                5            1            1           10          124
  STLB miss resolved @ L2C                2            1            0            3           17
  STLB miss resolved @ LLC                4            2            1           18           47
  STLB miss resolved @ MEM               27            5            9           64          780
[2025-09-18 00:02:27] END   suite=cs trace=classification_phase3_core1 (rc=0)
