; assertions to be verified
 (join dStall iStall) <: pipeInhibit     ; assign pipeInhibit = (dStall)|(iStall) @mem17.v:329
 (join iDataRamMuxOut iStall) <: Iin     ; Iin = iDataRamMuxOut @mem17.v:341
 iStall <: Iin     ; Iin = 0 @mem17.v:341
(isLoad==1)  =>  H <: H     ; cacheOut = dDataRamMuxOut @mem17.v:344
(Not(isLoad==1))  =>  isLoad <: H     ; cacheOut = 0 @mem17.v:344
(MRST==1)  =>  L <: H     ; CPU.numLoads <= 0 @mem17.v:306
(MRST==1)  =>  L <: H     ; CPU.numStores <= 0 @mem17.v:307
 H <: H     ; CPU.numLoads <= (CPU.numLoads)+(1) @mem17.v:311
 H <: H     ; CPU.numStores <= (CPU.numStores)+(1) @mem17.v:314
(MRST==1)  =>  L <: pcInhibit     ; pcInhibit <= 0 @mem17.v:333
(Not(MRST==1))  =>  pipeInhibit <: pcInhibit     ; pcInhibit <= pipeInhibit @mem17.v:336
(ReadLabel==0) (MRST==1)  =>  L <: L     ; dFsmState <= IFSM_IDLE @mem17.v:356
(ReadLabel==1) (MRST==1)  =>  L <: H     ; dFsmState <= IFSM_IDLE @mem17.v:356
(MRST==1)  =>  L <: dTagRamWe     ; no-sensitive-upgrade check dTagRamWe <= 0 @mem17.v:359
(MRST==1)  =>  L <: dTagRamWe     ; dTagRamWe <= 0 @mem17.v:359
(dStateWay==2) (MRST==1)  =>  L <: H     ; dStateRamWe <= 0 @mem17.v:360
(dStateWay==3) (MRST==1)  =>  L <: H     ; dStateRamWe <= 0 @mem17.v:360
(dStateWay==0) (MRST==1)  =>  L <: L     ; dStateRamWe <= 0 @mem17.v:360
(dStateWay==1) (MRST==1)  =>  L <: L     ; dStateRamWe <= 0 @mem17.v:360
(dStateWay==2) (MRST==1)  =>  L <: H     ; dStateRamIn <= 0 @mem17.v:361
(dStateWay==3) (MRST==1)  =>  L <: H     ; dStateRamIn <= 0 @mem17.v:361
(dStateWay==0) (MRST==1)  =>  L <: L     ; dStateRamIn <= 0 @mem17.v:361
(dStateWay==1) (MRST==1)  =>  L <: L     ; dStateRamIn <= 0 @mem17.v:361
(MRST==1)  =>  L <: dDataRamWe     ; no-sensitive-upgrade check dDataRamWe <= 0 @mem17.v:362
(MRST==1)  =>  L <: dDataRamWe     ; dDataRamWe <= 0 @mem17.v:362
(MRST==1)  =>  L <: dOffset     ; no-sensitive-upgrade check dOffset <= {3{0}} @mem17.v:363
(MRST==1)  =>  L <: dOffset     ; dOffset <= {3{0}} @mem17.v:363
(MRST==1)  =>  L <: H     ; dDataRamIn <= 0 @mem17.v:364
(MRST==1)  =>  L <: dMemRead     ; no-sensitive-upgrade check dMemRead <= 0 @mem17.v:367
(MRST==1)  =>  L <: dMemRead     ; dMemRead <= 0 @mem17.v:367
(MRST==1)  =>  L <: dMemWrite     ; no-sensitive-upgrade check dMemWrite <= 0 @mem17.v:368
(MRST==1)  =>  L <: dMemWrite     ; dMemWrite <= 0 @mem17.v:368
(MRST==1)  =>  L <: dMemAddr     ; no-sensitive-upgrade check dMemAddr <= 0 @mem17.v:369
(MRST==1)  =>  L <: dMemAddr     ; dMemAddr <= 0 @mem17.v:369
(MRST==1)  =>  L <: BusSel     ; no-sensitive-upgrade check BusSel <= 0 @mem17.v:372
(MRST==1)  =>  L <: BusSel     ; BusSel <= 0 @mem17.v:372
(MRST==1)  =>  L <: H     ; CPU.numDMisses <= 0 @mem17.v:376
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: L     ; dFsmState <= DFSM_IDLE @mem17.v:387
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: H     ; dFsmState <= DFSM_IDLE @mem17.v:387
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: dMemWrite     ; no-sensitive-upgrade check dMemWrite <= 0 @mem17.v:390
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: dMemWrite     ; no-sensitive-upgrade check dMemWrite <= 0 @mem17.v:390
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: dMemWrite     ; dMemWrite <= 0 @mem17.v:390
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: dMemWrite     ; dMemWrite <= 0 @mem17.v:390
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: BusSel     ; no-sensitive-upgrade check BusSel <= 0 @mem17.v:391
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: BusSel     ; no-sensitive-upgrade check BusSel <= 0 @mem17.v:391
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: BusSel     ; BusSel <= 0 @mem17.v:391
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: BusSel     ; BusSel <= 0 @mem17.v:391
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: dOffset     ; no-sensitive-upgrade check dOffset <= {(3)+(1){0}} @mem17.v:392
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: dOffset     ; no-sensitive-upgrade check dOffset <= {(3)+(1){0}} @mem17.v:392
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset L) <: dOffset     ; dOffset <= {(3)+(1){0}} @mem17.v:392
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (dOffset==7)  =>  (join dOffset H) <: dOffset     ; dOffset <= {(3)+(1){0}} @mem17.v:392
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: nDOffset     ; no-sensitive-upgrade check nDOffset = (dOffset)+(1) @mem17.v:396
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: nDOffset     ; no-sensitive-upgrade check nDOffset = (dOffset)+(1) @mem17.v:396
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: nDOffset     ; nDOffset = (dOffset)+(1) @mem17.v:396
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: nDOffset     ; nDOffset = (dOffset)+(1) @mem17.v:396
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: dOffset     ; no-sensitive-upgrade check dOffset <= nDOffset @mem17.v:397
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: dOffset     ; no-sensitive-upgrade check dOffset <= nDOffset @mem17.v:397
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: dOffset     ; dOffset <= nDOffset @mem17.v:397
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: dOffset     ; dOffset <= nDOffset @mem17.v:397
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Or (dReadWay==0 , dReadWay==1))  =>  (join dReadWay (join dOffset L)) <: dMemAddr     ; no-sensitive-upgrade check dMemAddr <= {dTagRamOutLow[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:402
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Or (dReadWay==0 , dReadWay==1))  =>  (join dReadWay (join dOffset H)) <: dMemAddr     ; no-sensitive-upgrade check dMemAddr <= {dTagRamOutLow[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:402
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Or (dReadWay==0 , dReadWay==1))  =>  (join dReadWay (join dOffset L)) <: dMemAddr     ; dMemAddr <= {dTagRamOutLow[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:402
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Or (dReadWay==0 , dReadWay==1))  =>  (join dReadWay (join dOffset H)) <: dMemAddr     ; dMemAddr <= {dTagRamOutLow[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:402
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Not(Or (dReadWay==0 , dReadWay==1))) (ReadLabel==1)  =>  (join ReadLabel (join dReadWay (join dOffset L))) <: dMemAddr     ; no-sensitive-upgrade check dMemAddr <= {dTagRamOutHigh[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:406
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Not(Or (dReadWay==0 , dReadWay==1))) (ReadLabel==1)  =>  (join ReadLabel (join dReadWay (join dOffset H))) <: dMemAddr     ; no-sensitive-upgrade check dMemAddr <= {dTagRamOutHigh[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:406
(ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Not(Or (dReadWay==0 , dReadWay==1))) (ReadLabel==1)  =>  (join ReadLabel (join dReadWay (join dOffset L))) <: dMemAddr     ; dMemAddr <= {dTagRamOutHigh[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:406
(ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7)) (Not(Or (dReadWay==0 , dReadWay==1))) (ReadLabel==1)  =>  (join ReadLabel (join dReadWay (join dOffset H))) <: dMemAddr     ; dMemAddr <= {dTagRamOutHigh[dReadWay[0]], rMAR[12:5], nDOffset[(3)-(1):0], 0} @mem17.v:406
(dStateWay==2) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset L)) <: H     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==3) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset L)) <: H     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==0) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset L)) <: L     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==1) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset L)) <: L     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==2) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset H)) <: H     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==3) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset H)) <: H     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==0) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset H)) <: L     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==1) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset (join dOffset H)) <: L     ; dStateRamWe <= dOffset==(7)-(1) @mem17.v:411
(dStateWay==2) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: H     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==3) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: H     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==0) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: L     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==1) (ReadLabel==0) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset L) <: L     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==2) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: H     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==3) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: H     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==0) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: L     ; dStateRamIn <= 1 @mem17.v:412
(dStateWay==1) (ReadLabel==1) (Not(MRST==1)) (dFsmState==DFSM_WRITEBACK) (Not(dOffset==7))  =>  (join dOffset H) <: L     ; dStateRamIn <= 1 @mem17.v:412
