Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b48d8a86c8e24294a8ed140309adf1d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Calc_tb_behav xil_defaultlib.Full_Calc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in3 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Calculator_DP.v:16]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port in2 [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Calculator_DP.v:41]
WARNING: [VRFC 10-278] actual bit length 36 differs from formal bit length 5 for port D [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/DP.v:32]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 5 for port Q [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/DP.v:33]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port in [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Full_Calc_DP.v:27]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port out [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/Full_Calc_DP.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/SafeProject/SafeProject.srcs/sources_1/new/DP.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Calculator_CU
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.Calculator_DP
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.D_reg_clk(Data_width=4)
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.Shift_and_zero_pad
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.four_bit_CLA_Adder
Compiling module xil_defaultlib.eight_bit_CLA_Adder
Compiling module xil_defaultlib.state_register
Compiling module xil_defaultlib.D_reg_clk
Compiling module xil_defaultlib.two_stage_pipeline_mult
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ShftReg(Data_width=5)
Compiling module xil_defaultlib.ShftReg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.subtract
Compiling module xil_defaultlib.UD_CNT_4
Compiling module xil_defaultlib.nor4
Compiling module xil_defaultlib.or4
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Full_Calc_DP
Compiling module xil_defaultlib.Full_Calc_CU
Compiling module xil_defaultlib.Full_Calc
Compiling module xil_defaultlib.Full_Calc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Calc_tb_behav
