digraph "0_Android_a583270e1c96d307469c83dc42bd3c5f1b9ef63f@pointer" {
"1001103" [label="(Call,(WORD32*)pi1_cur_pred_mode)"];
"1001068" [label="(Call,pi1_cur_pred_mode = ps_cur_mb_info->ps_curmb->pi1_intrapredmodes)"];
"1001416" [label="(Call,i1_top_pred_mode = pi1_cur_pred_mode[u1_sub_blk_x])"];
"1001507" [label="(Call,i1_top_pred_mode < 0)"];
"1001503" [label="(Call,(i1_left_pred_mode < 0) | (i1_top_pred_mode < 0))"];
"1001511" [label="(Call,MIN(i1_left_pred_mode, i1_top_pred_mode))"];
"1001500" [label="(Call,i1_intra_pred = ((i1_left_pred_mode < 0) | (i1_top_pred_mode < 0)) ?\n                            DC : MIN(i1_left_pred_mode, i1_top_pred_mode))"];
"1001574" [label="(Call,pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred)"];
"1001568" [label="(Call,i1_intra_pred =\n                                    pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n\n                                                     + (pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred))"];
"1001581" [label="(Call,CLIP3(0, 8, i1_intra_pred))"];
"1001579" [label="(Call,i1_intra_pred = CLIP3(0, 8, i1_intra_pred))"];
"1001801" [label="(Call,pi1_cur_pred_mode[u1_sub_blk_x] = i1_intra_pred)"];
"1001806" [label="(Call,pi1_left_pred_mode[u1_sub_blk_y] = i1_intra_pred)"];
"1001421" [label="(Call,i1_left_pred_mode = pi1_left_pred_mode[u1_sub_blk_y])"];
"1001504" [label="(Call,i1_left_pred_mode < 0)"];
"1001570" [label="(Call,pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n\n                                                     + (pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred))"];
"1001502" [label="(Call,((i1_left_pred_mode < 0) | (i1_top_pred_mode < 0)) ?\n                            DC : MIN(i1_left_pred_mode, i1_top_pred_mode))"];
"1001512" [label="(Identifier,i1_left_pred_mode)"];
"1001567" [label="(Block,)"];
"1001511" [label="(Call,MIN(i1_left_pred_mode, i1_top_pred_mode))"];
"1001506" [label="(Literal,0)"];
"1003254" [label="(MethodReturn,WORD32)"];
"1001810" [label="(Identifier,i1_intra_pred)"];
"1001045" [label="(Call,*pu1_rem_intra4x4_pred_mode = pu1_prev_intra4x4_pred_mode_data + 16)"];
"1001580" [label="(Identifier,i1_intra_pred)"];
"1001148" [label="(Call,(WORD32*)pi1_left_pred_mode)"];
"1001113" [label="(Call,(WORD32*)pi1_cur_pred_mode)"];
"1001508" [label="(Identifier,i1_top_pred_mode)"];
"1001358" [label="(Call,pi1_left_pred_mode += (u1_topmb) ? 0 : 4)"];
"1001017" [label="(Block,)"];
"1001510" [label="(Identifier,DC)"];
"1001504" [label="(Call,i1_left_pred_mode < 0)"];
"1001068" [label="(Call,pi1_cur_pred_mode = ps_cur_mb_info->ps_curmb->pi1_intrapredmodes)"];
"1001137" [label="(Call,(WORD32*)pi1_left_pred_mode)"];
"1001105" [label="(Identifier,pi1_cur_pred_mode)"];
"1001416" [label="(Call,i1_top_pred_mode = pi1_cur_pred_mode[u1_sub_blk_x])"];
"1001117" [label="(Call,pi1_left_pred_mode = ps_dec->pi1_left_pred_mode)"];
"1001375" [label="(Call,(WORD32*)pi1_left_pred_mode)"];
"1001514" [label="(Block,)"];
"1001571" [label="(Call,pu1_rem_intra4x4_pred_mode[u1_cur_sub_block])"];
"1001579" [label="(Call,i1_intra_pred = CLIP3(0, 8, i1_intra_pred))"];
"1001578" [label="(Identifier,i1_intra_pred)"];
"1001102" [label="(Call,*(WORD32*)pi1_cur_pred_mode)"];
"1001802" [label="(Call,pi1_cur_pred_mode[u1_sub_blk_x])"];
"1001505" [label="(Identifier,i1_left_pred_mode)"];
"1001070" [label="(Call,ps_cur_mb_info->ps_curmb->pi1_intrapredmodes)"];
"1001507" [label="(Call,i1_top_pred_mode < 0)"];
"1001427" [label="(Identifier,u1_use_top_right_mb)"];
"1001581" [label="(Call,CLIP3(0, 8, i1_intra_pred))"];
"1001421" [label="(Call,i1_left_pred_mode = pi1_left_pred_mode[u1_sub_blk_y])"];
"1001350" [label="(Call,pi1_left_pred_mode += (u1_topmb) ? 0 : 4)"];
"1001582" [label="(Literal,0)"];
"1001599" [label="(Call,i1_intra_pred = 0)"];
"1001570" [label="(Call,pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n\n                                                     + (pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred))"];
"1001509" [label="(Literal,0)"];
"1001093" [label="(Call,(WORD32*)pi1_cur_pred_mode)"];
"1001422" [label="(Identifier,i1_left_pred_mode)"];
"1001574" [label="(Call,pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred)"];
"1001423" [label="(Call,pi1_left_pred_mode[u1_sub_blk_y])"];
"1001501" [label="(Identifier,i1_intra_pred)"];
"1001403" [label="(Identifier,u1_sub_mb_num)"];
"1001417" [label="(Identifier,i1_top_pred_mode)"];
"1001418" [label="(Call,pi1_cur_pred_mode[u1_sub_blk_x])"];
"1001517" [label="(Identifier,u1_packed_modes)"];
"1001583" [label="(Literal,8)"];
"1001513" [label="(Identifier,i1_top_pred_mode)"];
"1001502" [label="(Call,((i1_left_pred_mode < 0) | (i1_top_pred_mode < 0)) ?\n                            DC : MIN(i1_left_pred_mode, i1_top_pred_mode))"];
"1001500" [label="(Call,i1_intra_pred = ((i1_left_pred_mode < 0) | (i1_top_pred_mode < 0)) ?\n                            DC : MIN(i1_left_pred_mode, i1_top_pred_mode))"];
"1001807" [label="(Call,pi1_left_pred_mode[u1_sub_blk_y])"];
"1001076" [label="(Identifier,pc_topPredMode)"];
"1001575" [label="(Call,pu1_rem_intra4x4_pred_mode[u1_cur_sub_block])"];
"1001805" [label="(Identifier,i1_intra_pred)"];
"1001404" [label="(Block,)"];
"1001069" [label="(Identifier,pi1_cur_pred_mode)"];
"1001801" [label="(Call,pi1_cur_pred_mode[u1_sub_blk_x] = i1_intra_pred)"];
"1001569" [label="(Identifier,i1_intra_pred)"];
"1001588" [label="(Identifier,u1_err_code)"];
"1001806" [label="(Call,pi1_left_pred_mode[u1_sub_blk_y] = i1_intra_pred)"];
"1001584" [label="(Identifier,i1_intra_pred)"];
"1001808" [label="(Identifier,pi1_left_pred_mode)"];
"1001568" [label="(Call,i1_intra_pred =\n                                    pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n\n                                                     + (pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred))"];
"1001503" [label="(Call,(i1_left_pred_mode < 0) | (i1_top_pred_mode < 0))"];
"1001103" [label="(Call,(WORD32*)pi1_cur_pred_mode)"];
"1001385" [label="(Call,(WORD32*)pi1_left_pred_mode)"];
"1001103" -> "1001102"  [label="AST: "];
"1001103" -> "1001105"  [label="CFG: "];
"1001104" -> "1001103"  [label="AST: "];
"1001105" -> "1001103"  [label="AST: "];
"1001102" -> "1001103"  [label="CFG: "];
"1001103" -> "1003254"  [label="DDG: pi1_cur_pred_mode"];
"1001068" -> "1001103"  [label="DDG: pi1_cur_pred_mode"];
"1001103" -> "1001416"  [label="DDG: pi1_cur_pred_mode"];
"1001068" -> "1001017"  [label="AST: "];
"1001068" -> "1001070"  [label="CFG: "];
"1001069" -> "1001068"  [label="AST: "];
"1001070" -> "1001068"  [label="AST: "];
"1001076" -> "1001068"  [label="CFG: "];
"1001068" -> "1003254"  [label="DDG: ps_cur_mb_info->ps_curmb->pi1_intrapredmodes"];
"1001068" -> "1001093"  [label="DDG: pi1_cur_pred_mode"];
"1001068" -> "1001113"  [label="DDG: pi1_cur_pred_mode"];
"1001416" -> "1001404"  [label="AST: "];
"1001416" -> "1001418"  [label="CFG: "];
"1001417" -> "1001416"  [label="AST: "];
"1001418" -> "1001416"  [label="AST: "];
"1001422" -> "1001416"  [label="CFG: "];
"1001113" -> "1001416"  [label="DDG: pi1_cur_pred_mode"];
"1001801" -> "1001416"  [label="DDG: pi1_cur_pred_mode[u1_sub_blk_x]"];
"1001093" -> "1001416"  [label="DDG: pi1_cur_pred_mode"];
"1001416" -> "1001507"  [label="DDG: i1_top_pred_mode"];
"1001507" -> "1001503"  [label="AST: "];
"1001507" -> "1001509"  [label="CFG: "];
"1001508" -> "1001507"  [label="AST: "];
"1001509" -> "1001507"  [label="AST: "];
"1001503" -> "1001507"  [label="CFG: "];
"1001507" -> "1003254"  [label="DDG: i1_top_pred_mode"];
"1001507" -> "1001503"  [label="DDG: i1_top_pred_mode"];
"1001507" -> "1001503"  [label="DDG: 0"];
"1001507" -> "1001511"  [label="DDG: i1_top_pred_mode"];
"1001503" -> "1001502"  [label="AST: "];
"1001504" -> "1001503"  [label="AST: "];
"1001510" -> "1001503"  [label="CFG: "];
"1001512" -> "1001503"  [label="CFG: "];
"1001503" -> "1003254"  [label="DDG: i1_left_pred_mode < 0"];
"1001503" -> "1003254"  [label="DDG: i1_top_pred_mode < 0"];
"1001504" -> "1001503"  [label="DDG: i1_left_pred_mode"];
"1001504" -> "1001503"  [label="DDG: 0"];
"1001511" -> "1001502"  [label="AST: "];
"1001511" -> "1001513"  [label="CFG: "];
"1001512" -> "1001511"  [label="AST: "];
"1001513" -> "1001511"  [label="AST: "];
"1001502" -> "1001511"  [label="CFG: "];
"1001511" -> "1003254"  [label="DDG: i1_top_pred_mode"];
"1001511" -> "1003254"  [label="DDG: i1_left_pred_mode"];
"1001511" -> "1001500"  [label="DDG: i1_left_pred_mode"];
"1001511" -> "1001500"  [label="DDG: i1_top_pred_mode"];
"1001511" -> "1001502"  [label="DDG: i1_left_pred_mode"];
"1001511" -> "1001502"  [label="DDG: i1_top_pred_mode"];
"1001504" -> "1001511"  [label="DDG: i1_left_pred_mode"];
"1001500" -> "1001404"  [label="AST: "];
"1001500" -> "1001502"  [label="CFG: "];
"1001501" -> "1001500"  [label="AST: "];
"1001502" -> "1001500"  [label="AST: "];
"1001517" -> "1001500"  [label="CFG: "];
"1001500" -> "1003254"  [label="DDG: ((i1_left_pred_mode < 0) | (i1_top_pred_mode < 0)) ?\n                            DC : MIN(i1_left_pred_mode, i1_top_pred_mode)"];
"1001500" -> "1001574"  [label="DDG: i1_intra_pred"];
"1001500" -> "1001581"  [label="DDG: i1_intra_pred"];
"1001574" -> "1001570"  [label="AST: "];
"1001574" -> "1001578"  [label="CFG: "];
"1001575" -> "1001574"  [label="AST: "];
"1001578" -> "1001574"  [label="AST: "];
"1001570" -> "1001574"  [label="CFG: "];
"1001574" -> "1001568"  [label="DDG: pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]"];
"1001574" -> "1001568"  [label="DDG: i1_intra_pred"];
"1001574" -> "1001570"  [label="DDG: pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]"];
"1001574" -> "1001570"  [label="DDG: i1_intra_pred"];
"1001045" -> "1001574"  [label="DDG: pu1_rem_intra4x4_pred_mode"];
"1001568" -> "1001567"  [label="AST: "];
"1001568" -> "1001570"  [label="CFG: "];
"1001569" -> "1001568"  [label="AST: "];
"1001570" -> "1001568"  [label="AST: "];
"1001580" -> "1001568"  [label="CFG: "];
"1001568" -> "1003254"  [label="DDG: pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n\n                                                     + (pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred)"];
"1001045" -> "1001568"  [label="DDG: pu1_rem_intra4x4_pred_mode"];
"1001568" -> "1001581"  [label="DDG: i1_intra_pred"];
"1001581" -> "1001579"  [label="AST: "];
"1001581" -> "1001584"  [label="CFG: "];
"1001582" -> "1001581"  [label="AST: "];
"1001583" -> "1001581"  [label="AST: "];
"1001584" -> "1001581"  [label="AST: "];
"1001579" -> "1001581"  [label="CFG: "];
"1001581" -> "1001579"  [label="DDG: 0"];
"1001581" -> "1001579"  [label="DDG: 8"];
"1001581" -> "1001579"  [label="DDG: i1_intra_pred"];
"1001579" -> "1001514"  [label="AST: "];
"1001580" -> "1001579"  [label="AST: "];
"1001588" -> "1001579"  [label="CFG: "];
"1001579" -> "1003254"  [label="DDG: CLIP3(0, 8, i1_intra_pred)"];
"1001579" -> "1001801"  [label="DDG: i1_intra_pred"];
"1001579" -> "1001806"  [label="DDG: i1_intra_pred"];
"1001801" -> "1001404"  [label="AST: "];
"1001801" -> "1001805"  [label="CFG: "];
"1001802" -> "1001801"  [label="AST: "];
"1001805" -> "1001801"  [label="AST: "];
"1001808" -> "1001801"  [label="CFG: "];
"1001801" -> "1003254"  [label="DDG: pi1_cur_pred_mode[u1_sub_blk_x]"];
"1001599" -> "1001801"  [label="DDG: i1_intra_pred"];
"1001806" -> "1001404"  [label="AST: "];
"1001806" -> "1001810"  [label="CFG: "];
"1001807" -> "1001806"  [label="AST: "];
"1001810" -> "1001806"  [label="AST: "];
"1001403" -> "1001806"  [label="CFG: "];
"1001806" -> "1003254"  [label="DDG: i1_intra_pred"];
"1001806" -> "1003254"  [label="DDG: pi1_left_pred_mode[u1_sub_blk_y]"];
"1001806" -> "1001421"  [label="DDG: pi1_left_pred_mode[u1_sub_blk_y]"];
"1001599" -> "1001806"  [label="DDG: i1_intra_pred"];
"1001421" -> "1001404"  [label="AST: "];
"1001421" -> "1001423"  [label="CFG: "];
"1001422" -> "1001421"  [label="AST: "];
"1001423" -> "1001421"  [label="AST: "];
"1001427" -> "1001421"  [label="CFG: "];
"1001358" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001137" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001148" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001350" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001117" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001385" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001375" -> "1001421"  [label="DDG: pi1_left_pred_mode"];
"1001421" -> "1001504"  [label="DDG: i1_left_pred_mode"];
"1001504" -> "1001506"  [label="CFG: "];
"1001505" -> "1001504"  [label="AST: "];
"1001506" -> "1001504"  [label="AST: "];
"1001508" -> "1001504"  [label="CFG: "];
"1001504" -> "1003254"  [label="DDG: i1_left_pred_mode"];
"1001571" -> "1001570"  [label="AST: "];
"1001570" -> "1003254"  [label="DDG: pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]\n                                                                     >= i1_intra_pred"];
"1001570" -> "1003254"  [label="DDG: pu1_rem_intra4x4_pred_mode[u1_cur_sub_block]"];
"1001045" -> "1001570"  [label="DDG: pu1_rem_intra4x4_pred_mode"];
"1001502" -> "1001510"  [label="CFG: "];
"1001510" -> "1001502"  [label="AST: "];
"1001502" -> "1003254"  [label="DDG: DC"];
"1001502" -> "1003254"  [label="DDG: MIN(i1_left_pred_mode, i1_top_pred_mode)"];
"1001502" -> "1003254"  [label="DDG: (i1_left_pred_mode < 0) | (i1_top_pred_mode < 0)"];
}
