
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'abdellah' on host 'altair.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.25-default) on Sun Dec 08 20:09:29 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga'
Sourcing Tcl script 'lzw_fpga.tcl'
INFO: [HLS 200-1510] Running: open_project lzw_fpga 
INFO: [HLS 200-10] Creating and opening project '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga'.
INFO: [HLS 200-1510] Running: set_top lzw_fpga 
INFO: [HLS 200-1510] Running: add_files /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp -cflags  -g -I /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls  
INFO: [HLS 200-10] Adding design file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/lzw_fpga/lzw_fpga/lzw_fpga/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: create_clock -period 150.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 206.214 MB.
INFO: [HLS 200-10] Analyzing design file '/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:239:5
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:240:5
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.15 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.48 seconds; current allocated memory: 207.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'load_input(char const*, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:161:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:64:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:51:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'encoding(hls::stream<char, 0>&, int, hls::stream<int, 0>&, int&, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:37:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:145:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:116:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'decoding(hls::stream<int, 0>&, int, hls::stream<char, 0>&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::empty() const' into 'store_output(hls::stream<char, 0>&, char*, int&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:169:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'store_output(hls::stream<char, 0>&, char*, int&)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:170:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:219:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:220:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'lzw_fpga(char const*, int, int*, int*, char*, int*)' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:221:23)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26:16) in function 'encoding' partially with a factor of 4 (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26:16)
INFO: [HLS 214-188] Unrolling loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:84:16) in function 'decoding' partially with a factor of 4 (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:84:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:159:22) has been inferred on port 'gmem0' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:159:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:71:28) has been inferred on port 'gmem1' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:71:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:179:23) has been inferred on port 'gmem2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:179:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.53 seconds; current allocated memory: 210.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.439 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 212.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 212.284 MB.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:26) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:84) in function 'decoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'decode_main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:114) in function 'decoding' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'build_string_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'build_string_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'output_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32) in function 'encoding' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'search_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'build_string_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:119) in function 'decoding' completely with a factor of 16.
WARNING: [HLS 200-932] Cannot unroll loop 'output_loop2' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:143) in function 'decoding' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'search_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-936.html
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:79) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'stack' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'table.prefix_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'table.character' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-712] Applying dataflow to function 'lzw_fpga' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:191), detected/extracted 10 process function(s): 
	 'lzw_fpga.entry11'
	 'Block_.split2_proc'
	 'load_input'
	 'encoding'
	 'decoding'
	 'store_output'
	 'copy_output_code'
	 'Block_.split212_proc'
	 'copy_output'
	 'Block_.split214_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:114:32) to (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:143:23) in function 'decoding'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 235.076 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:32:9) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'decode_main_loop' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:114:32) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'local_output' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:170:39)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:28:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:29:28)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:52:44)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:55:47)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:56:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_output_code' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:65:36)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:86:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:87:28)
INFO: [HLS 200-472] Inferring partial write operation for 'table.prefix_code[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:149:43)
INFO: [HLS 200-472] Inferring partial write operation for 'table.character[0]' (/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp:150:41)
WARNING: [HLS 200-1449] Process load_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 321.015 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
WARNING: [SYN 201-103] Legalizing function name 'lzw_fpga.entry11' to 'lzw_fpga_entry11'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split212_proc' to 'Block_split212_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split214_proc' to 'Block_split214_proc'.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/input' to 'lzw_fpga/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 321.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 321.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 322.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 322.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 323.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_3'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_0'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_1'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_character_2'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'table_prefix_code_2'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'init_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'
INFO: [SCHED 204-61] Pipelining loop 'build_string_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'build_string_loop'
INFO: [SCHED 204-61] Pipelining loop 'output_loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'decode_main_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'output_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 326.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 329.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 329.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_code_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 330.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 330.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 330.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_output_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 330.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 331.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 331.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 331.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO local_output (from store_output_U0 to copy_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 331.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 332.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga_entry11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga_entry11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 332.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 333.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 335.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 341.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 354.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output_code' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output_code'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 356.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split212_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split212_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 357.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 358.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split214_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split214_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 359.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/input_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_size', 'output_code', 'output_size', 'output_r', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 363.589 MB.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_prefix_code_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_character_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_prefix_code_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_character_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_code_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_local_output_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(lzw_fpga_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c24_U(lzw_fpga_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_code_c_U(lzw_fpga_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(lzw_fpga_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'code_stream_U(lzw_fpga_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c25_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_U(lzw_fpga_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_size_c26_U(lzw_fpga_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_c_U(lzw_fpga_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_load_loc_channel_U(lzw_fpga_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_output_length_load_cast_loc_channel_U(lzw_fpga_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encoding_U0_U(lzw_fpga_start_for_encoding_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decoding_U0_U(lzw_fpga_start_for_decoding_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_output_U0_U(lzw_fpga_start_for_store_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_split212_proc_U0_U(lzw_fpga_start_for_Block_split212_proc_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.58 seconds. CPU system time: 0.64 seconds. Elapsed time: 10.27 seconds; current allocated memory: 376.522 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
INFO: [VLOG 209-307] Generating Verilog RTL for lzw_fpga.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.28 seconds. CPU system time: 1.43 seconds. Elapsed time: 29.6 seconds; current allocated memory: 378.977 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_code_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO lzw_fpga_local_output_memcore using a single memory for all blocks

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 20:10:48 2024...
INFO: [HLS 200-802] Generated output file lzw_fpga/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.99 seconds. CPU system time: 2.87 seconds. Elapsed time: 51.08 seconds; current allocated memory: 387.975 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 24.75 seconds. Total CPU system time: 5.2 seconds. Total elapsed time: 91.45 seconds; peak allocated memory: 376.522 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Dec  8 20:10:59 2024...
