Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: DEM_00_99_HT_7DOAN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEM_00_99_HT_7DOAN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEM_00_99_HT_7DOAN"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : DEM_00_99_HT_7DOAN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEBOUNCE_BTN.vhd" in Library work.
Architecture behavioral of Entity debounce_btn is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/LAM_HEP_XUNG.vhd" in Library work.
Architecture behavioral of Entity lam_hep_xung is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_3BIT_CHON_8KENH.vhd" in Library work.
Architecture behavioral of Entity dem_3bit_chon_8kenh is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/QUET_ANODE_8LED_7DOAN.vhd" in Library work.
Architecture behavioral of Entity quet_anode_8led_7doan is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DAHOP_8KENH.vhd" in Library work.
Architecture behavioral of Entity dahop_8kenh is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/GIAIMA_7DOAN_ENA.vhd" in Library work.
Architecture behavioral of Entity giaima_7doan_ena is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/CD_LAM_HEP_BTN.vhd" in Library work.
Architecture behavioral of Entity cd_lam_hep_btn is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_1BIT.vhd" in Library work.
Architecture behavioral of Entity dem_1bit is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/CHIA_10ENA.vhd" in Library work.
Architecture behavioral of Entity chia_10ena is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_1BIT_BTN.vhd" in Library work.
Architecture behavioral of Entity dem_1bit_btn is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOB.vhd" in Library work.
Architecture behavioral of Entity dem_2soa is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOA.vhd" in Library work.
Architecture behavioral of Entity dem_2sob is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOC.vhd" in Library work.
Entity <dem_2soc> compiled.
Entity <dem_2soc> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/GIAIMA_HIENTHI_8LED_7DOAN.vhd" in Library work.
Architecture behavioral of Entity giaima_hienthi_8led_7doan is up to date.
Compiling vhdl file "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" in Library work.
Architecture behavioral of Entity dem_00_99_ht_7doan is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DEM_00_99_HT_7DOAN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_1BIT_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_2SOA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_2SOB> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_2SOC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <GIAIMA_HIENTHI_8LED_7DOAN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CD_LAM_HEP_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_1BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_3BIT_CHON_8KENH> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <QUET_ANODE_8LED_7DOAN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DAHOP_8KENH> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <GIAIMA_7DOAN_ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEBOUNCE_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LAM_HEP_XUNG> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DEM_00_99_HT_7DOAN> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA1HZ' of component 'CHIA_10ENA'.
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA10HZ' of component 'CHIA_10ENA'.
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA20HZ' of component 'CHIA_10ENA'.
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA25HZ' of component 'CHIA_10ENA'.
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA50HZ' of component 'CHIA_10ENA'.
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA100HZ' of component 'CHIA_10ENA'.
WARNING:Xst:753 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd" line 24: Unconnected output port 'ENA1MHZ' of component 'CHIA_10ENA'.
Entity <DEM_00_99_HT_7DOAN> analyzed. Unit <DEM_00_99_HT_7DOAN> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.

Analyzing Entity <DEM_1BIT_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEM_1BIT_BTN> analyzed. Unit <DEM_1BIT_BTN> generated.

Analyzing Entity <CD_LAM_HEP_BTN> in library <work> (Architecture <Behavioral>).
Entity <CD_LAM_HEP_BTN> analyzed. Unit <CD_LAM_HEP_BTN> generated.

Analyzing Entity <DEBOUNCE_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEBOUNCE_BTN> analyzed. Unit <DEBOUNCE_BTN> generated.

Analyzing Entity <LAM_HEP_XUNG> in library <work> (Architecture <Behavioral>).
Entity <LAM_HEP_XUNG> analyzed. Unit <LAM_HEP_XUNG> generated.

Analyzing Entity <DEM_1BIT> in library <work> (Architecture <Behavioral>).
Entity <DEM_1BIT> analyzed. Unit <DEM_1BIT> generated.

Analyzing Entity <DEM_2SOA> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOB.vhd" line 16: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CHUC_REG>, <DONVI_REG>
WARNING:Xst:819 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOB.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ENA_SS1>
Entity <DEM_2SOA> analyzed. Unit <DEM_2SOA> generated.

Analyzing Entity <DEM_2SOB> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOA.vhd" line 16: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CHUC_REG>, <DONVI_REG>
WARNING:Xst:819 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOA.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ENA_SS1>
Entity <DEM_2SOB> analyzed. Unit <DEM_2SOB> generated.

Analyzing Entity <DEM_2SOC> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOC.vhd" line 20: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DONVIA>, <CHUCA>
WARNING:Xst:819 - "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOC.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DONVIB>, <CHUCB>, <DONVIA>, <CHUCA>
Entity <DEM_2SOC> analyzed. Unit <DEM_2SOC> generated.

Analyzing Entity <GIAIMA_HIENTHI_8LED_7DOAN> in library <work> (Architecture <Behavioral>).
Entity <GIAIMA_HIENTHI_8LED_7DOAN> analyzed. Unit <GIAIMA_HIENTHI_8LED_7DOAN> generated.

Analyzing Entity <DEM_3BIT_CHON_8KENH> in library <work> (Architecture <Behavioral>).
Entity <DEM_3BIT_CHON_8KENH> analyzed. Unit <DEM_3BIT_CHON_8KENH> generated.

Analyzing Entity <QUET_ANODE_8LED_7DOAN> in library <work> (Architecture <Behavioral>).
Entity <QUET_ANODE_8LED_7DOAN> analyzed. Unit <QUET_ANODE_8LED_7DOAN> generated.

Analyzing Entity <DAHOP_8KENH> in library <work> (Architecture <Behavioral>).
Entity <DAHOP_8KENH> analyzed. Unit <DAHOP_8KENH> generated.

Analyzing Entity <GIAIMA_7DOAN_ENA> in library <work> (Architecture <Behavioral>).
Entity <GIAIMA_7DOAN_ENA> analyzed. Unit <GIAIMA_7DOAN_ENA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/CHIA_10ENA.vhd".
    Found 19-bit adder for signal <D100HZ_NEXT$addsub0000> created at line 45.
    Found 19-bit register for signal <D100HZ_REG>.
    Found 23-bit adder for signal <D10HZ_NEXT$addsub0000> created at line 53.
    Found 23-bit register for signal <D10HZ_REG>.
    Found 26-bit adder for signal <D1HZ_NEXT$addsub0000> created at line 59.
    Found 26-bit register for signal <D1HZ_REG>.
    Found 16-bit adder for signal <D1KHZ_NEXT$addsub0000> created at line 43.
    Found 16-bit register for signal <D1KHZ_REG>.
    Found 3-bit adder for signal <D1MHZ_NEXT$addsub0000> created at line 41.
    Found 3-bit register for signal <D1MHZ_REG>.
    Found 22-bit adder for signal <D20HZ_NEXT$addsub0000> created at line 51.
    Found 22-bit register for signal <D20HZ_REG>.
    Found 21-bit adder for signal <D25HZ_NEXT$addsub0000> created at line 49.
    Found 21-bit register for signal <D25HZ_REG>.
    Found 25-bit adder for signal <D2HZ_NEXT$addsub0000> created at line 57.
    Found 25-bit register for signal <D2HZ_REG>.
    Found 20-bit adder for signal <D50HZ_NEXT$addsub0000> created at line 47.
    Found 20-bit register for signal <D50HZ_REG>.
    Found 24-bit adder for signal <D5HZ_NEXT$addsub0000> created at line 55.
    Found 24-bit register for signal <D5HZ_REG>.
    Summary:
	inferred 199 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <DEM_2SOA>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOB.vhd".
    Found 4-bit up counter for signal <CHUC_REG>.
    Found 4-bit up counter for signal <DONVI_REG>.
    Summary:
	inferred   2 Counter(s).
Unit <DEM_2SOA> synthesized.


Synthesizing Unit <DEM_2SOB>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOA.vhd".
    Found 4-bit down counter for signal <CHUC_REG>.
    Found 4-bit down counter for signal <DONVI_REG>.
    Summary:
	inferred   2 Counter(s).
Unit <DEM_2SOB> synthesized.


Synthesizing Unit <DEM_2SOC>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_2SOC.vhd".
    Found 4-bit register for signal <CHUC_REG>.
    Found 4-bit adder for signal <CHUC_REG$addsub0000> created at line 39.
    Found 4-bit comparator not equal for signal <CHUC_REG$cmp_ne0001> created at line 35.
    Found 4-bit comparator not equal for signal <CHUC_REG$cmp_ne0002> created at line 35.
    Found 4-bit register for signal <DONVI_REG>.
    Found 4-bit adder for signal <DONVI_REG$addsub0000> created at line 36.
    Found 4-bit comparator equal for signal <DONVI_REG$cmp_eq0000> created at line 35.
    Found 4-bit comparator equal for signal <DONVI_REG$cmp_eq0001> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DEM_2SOC> synthesized.


Synthesizing Unit <DEM_1BIT>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_1BIT.vhd".
    Found 1-bit register for signal <Q_REG>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DEM_1BIT> synthesized.


Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEBOUNCE_BTN.vhd".
    Found finite state machine <FSM_0> for signal <DB_REG>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CKHT                      (falling_edge)       |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <DELAY_REG>.
    Found 20-bit subtractor for signal <DELAY_REG$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DEBOUNCE_BTN> synthesized.


Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.


Synthesizing Unit <DEM_3BIT_CHON_8KENH>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_3BIT_CHON_8KENH.vhd".
    Found 3-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
Unit <DEM_3BIT_CHON_8KENH> synthesized.


Synthesizing Unit <QUET_ANODE_8LED_7DOAN>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/QUET_ANODE_8LED_7DOAN.vhd".
    Found 1-of-8 decoder for signal <ANODE>.
    Summary:
	inferred   1 Decoder(s).
Unit <QUET_ANODE_8LED_7DOAN> synthesized.


Synthesizing Unit <DAHOP_8KENH>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DAHOP_8KENH.vhd".
    Found 8x1-bit ROM for signal <ENA_GIAIMA_1LED>.
    Found 4-bit 8-to-1 multiplexer for signal <SO_GIAIMA>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <DAHOP_8KENH> synthesized.


Synthesizing Unit <GIAIMA_7DOAN_ENA>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/GIAIMA_7DOAN_ENA.vhd".
Unit <GIAIMA_7DOAN_ENA> synthesized.


Synthesizing Unit <GIAIMA_HIENTHI_8LED_7DOAN>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/GIAIMA_HIENTHI_8LED_7DOAN.vhd".
Unit <GIAIMA_HIENTHI_8LED_7DOAN> synthesized.


Synthesizing Unit <CD_LAM_HEP_BTN>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/CD_LAM_HEP_BTN.vhd".
Unit <CD_LAM_HEP_BTN> synthesized.


Synthesizing Unit <DEM_1BIT_BTN>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_1BIT_BTN.vhd".
Unit <DEM_1BIT_BTN> synthesized.


Synthesizing Unit <DEM_00_99_HT_7DOAN>.
    Related source file is "D:/THUC TAP VHDL XILINX/BTMR_3/DEM_00_99_HT_7DOAN.vhd".
Unit <DEM_00_99_HT_7DOAN> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 3
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
# Counters                                             : 5
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 2
# Registers                                            : 21
 1-bit register                                        : 6
 16-bit register                                       : 1
 19-bit register                                       : 1
 20-bit register                                       : 4
 21-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
# Comparators                                          : 4
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 2
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <DEM_1BIT_BTNA/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG/FSM> on signal <DB_REG[1:2]> with gray encoding.
Optimizing FSM <DEM_1BIT_BTNB/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG/FSM> on signal <DB_REG[1:2]> with gray encoding.
Optimizing FSM <DEM_1BIT_BTNC/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG/FSM> on signal <DB_REG[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 10
 one   | 11
 wait1 | 01
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 3
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 5
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 2
# Registers                                            : 262
 Flip-Flops                                            : 262
# Comparators                                          : 4
 4-bit comparator equal                                : 2
 4-bit comparator not equal                            : 2
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DEM_00_99_HT_7DOAN> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <DEM_2SOA> ...

Optimizing unit <DEM_2SOB> ...

Optimizing unit <DEBOUNCE_BTN> ...

Optimizing unit <DEM_2SOC> ...
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_22> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_21> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_20> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_19> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_18> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_17> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_16> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_15> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_14> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_13> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_12> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_11> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_10> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_9> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_8> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_7> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_6> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_5> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_4> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_3> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_2> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_1> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D10HZ_REG_0> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_21> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_20> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_19> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_18> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_17> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_16> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_15> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_14> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_13> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_12> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_11> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_10> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_9> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_8> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_7> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_6> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_5> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_4> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_3> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_2> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_1> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D20HZ_REG_0> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_20> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_19> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_18> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_17> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_16> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_15> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_14> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_13> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_12> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_11> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_10> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_9> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_8> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_7> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_6> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_5> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_4> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_3> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_2> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_1> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D25HZ_REG_0> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_18> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_17> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_16> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_15> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_14> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_13> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_12> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_11> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_10> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_9> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_8> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_7> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_6> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_5> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_4> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_3> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_2> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_1> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D100HZ_REG_0> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_25> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_24> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_23> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_22> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_21> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_20> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_19> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_18> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_17> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_16> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_15> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_14> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_13> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_12> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_11> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_10> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_9> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_8> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_7> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_6> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_5> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_4> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_3> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_2> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_1> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D1HZ_REG_0> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_19> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_18> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_17> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_16> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_15> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_14> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_13> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_12> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_11> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_10> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_9> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_8> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_7> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_6> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_5> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_4> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_3> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_2> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_1> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.
WARNING:Xst:2677 - Node <CHIA_10ENA/D50HZ_REG_0> of sequential type is unconnected in block <DEM_00_99_HT_7DOAN>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEM_00_99_HT_7DOAN, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 164
 Flip-Flops                                            : 164

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DEM_00_99_HT_7DOAN.ngr
Top Level Output File Name         : DEM_00_99_HT_7DOAN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 638
#      GND                         : 1
#      INV                         : 70
#      LUT1                        : 65
#      LUT2                        : 35
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 31
#      LUT4                        : 147
#      LUT4_D                      : 9
#      LUT4_L                      : 6
#      MUXCY                       : 134
#      MUXF5                       : 8
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 164
#      FD_1                        : 9
#      FDCE                        : 10
#      FDCE_1                      : 3
#      FDCPE                       : 8
#      FDE                         : 3
#      FDPE                        : 6
#      FDR_1                       : 62
#      FDS_1                       : 63
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 4
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      191  out of   4656     4%  
 Number of Slice Flip Flops:            164  out of   9312     1%  
 Number of 4 input LUTs:                365  out of   9312     3%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    158    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 164   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+-----------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                   | Load  |
---------------------------------------------------------------+-----------------------------------+-------+
DEM_2SOA/DONVI_REG_or0000(DEM_2SOA/DONVI_REG_or000037:O)       | NONE(DEM_2SOA/CHUC_REG_0)         | 8     |
DEM_2SOB/DONVI_REG_or0000(DEM_2SOB/DONVI_REG_or000038:O)       | NONE(DEM_2SOB/CHUC_REG_0)         | 8     |
RST(RST1_INV_0:O)                                              | NONE(DEM_1BIT_BTNA/DEM_1BIT/Q_REG)| 3     |
DEM_2SOC/CHUC_REG_0__and0001(DEM_2SOC/CHUC_REG_0__and00011:O)  | NONE(DEM_2SOC/CHUC_REG_0)         | 1     |
DEM_2SOC/CHUC_REG_0__and0002(DEM_2SOC/CHUC_REG_0__and00021:O)  | NONE(DEM_2SOC/CHUC_REG_0)         | 1     |
DEM_2SOC/CHUC_REG_1__and0001(DEM_2SOC/CHUC_REG_1__and00011:O)  | NONE(DEM_2SOC/CHUC_REG_1)         | 1     |
DEM_2SOC/CHUC_REG_1__and0002(DEM_2SOC/CHUC_REG_1__and00021:O)  | NONE(DEM_2SOC/CHUC_REG_1)         | 1     |
DEM_2SOC/CHUC_REG_2__and0001(DEM_2SOC/CHUC_REG_2__and00011:O)  | NONE(DEM_2SOC/CHUC_REG_2)         | 1     |
DEM_2SOC/CHUC_REG_2__and0002(DEM_2SOC/CHUC_REG_2__and00021:O)  | NONE(DEM_2SOC/CHUC_REG_2)         | 1     |
DEM_2SOC/CHUC_REG_3__and0001(DEM_2SOC/CHUC_REG_3__and00011:O)  | NONE(DEM_2SOC/CHUC_REG_3)         | 1     |
DEM_2SOC/CHUC_REG_3__and0002(DEM_2SOC/CHUC_REG_3__and00021:O)  | NONE(DEM_2SOC/CHUC_REG_3)         | 1     |
DEM_2SOC/DONVI_REG_0__and0001(DEM_2SOC/DONVI_REG_0__and00011:O)| NONE(DEM_2SOC/DONVI_REG_0)        | 1     |
DEM_2SOC/DONVI_REG_0__and0002(DEM_2SOC/DONVI_REG_0__and00021:O)| NONE(DEM_2SOC/DONVI_REG_0)        | 1     |
DEM_2SOC/DONVI_REG_1__and0001(DEM_2SOC/DONVI_REG_1__and00011:O)| NONE(DEM_2SOC/DONVI_REG_1)        | 1     |
DEM_2SOC/DONVI_REG_1__and0002(DEM_2SOC/DONVI_REG_1__and00021:O)| NONE(DEM_2SOC/DONVI_REG_1)        | 1     |
DEM_2SOC/DONVI_REG_2__and0001(DEM_2SOC/DONVI_REG_2__and00011:O)| NONE(DEM_2SOC/DONVI_REG_2)        | 1     |
DEM_2SOC/DONVI_REG_2__and0002(DEM_2SOC/DONVI_REG_2__and00021:O)| NONE(DEM_2SOC/DONVI_REG_2)        | 1     |
DEM_2SOC/DONVI_REG_3__and0001(DEM_2SOC/DONVI_REG_3__and00011:O)| NONE(DEM_2SOC/DONVI_REG_3)        | 1     |
DEM_2SOC/DONVI_REG_3__and0002(DEM_2SOC/DONVI_REG_3__and00021:O)| NONE(DEM_2SOC/DONVI_REG_3)        | 1     |
---------------------------------------------------------------+-----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.213ns (Maximum Frequency: 160.954MHz)
   Minimum input arrival time before clock: 4.360ns
   Maximum output required time after clock: 8.944ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 6.213ns (frequency: 160.954MHz)
  Total number of paths / destination ports: 4676 / 319
-------------------------------------------------------------------------
Delay:               6.213ns (Levels of Logic = 5)
  Source:            DEM_2SOC/DONVI_REG_1 (FF)
  Destination:       DEM_2SOC/CHUC_REG_3 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: DEM_2SOC/DONVI_REG_1 to DEM_2SOC/CHUC_REG_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            6   0.514   0.721  DEM_2SOC/DONVI_REG_1 (DEM_2SOC/DONVI_REG_1)
     LUT4_D:I0->O          1   0.612   0.426  DEM_2SOC/DONVI_REG_cmp_eq0000426 (DEM_2SOC/DONVI_REG_cmp_eq0000426)
     LUT3:I1->O            2   0.612   0.383  DEM_2SOC/CHUC_REG_and00001_SW1_SW0 (N64)
     LUT4:I3->O            1   0.612   0.387  DEM_2SOC/CHUC_REG_and00001_SW1 (N58)
     LUT4_D:I2->O          3   0.612   0.454  DEM_2SOC/CHUC_REG_and0000 (DEM_2SOC/CHUC_REG_and0000)
     LUT4:I3->O            1   0.612   0.000  DEM_2SOC/CHUC_REG_2__and0000 (DEM_2SOC/CHUC_REG_2__and0000)
     FDCPE:D                   0.268          DEM_2SOC/CHUC_REG_2
    ----------------------------------------
    Total                      6.213ns (3.842ns logic, 2.371ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 74 / 74
-------------------------------------------------------------------------
Offset:              4.360ns (Levels of Logic = 3)
  Source:            BTN_N<0> (PAD)
  Destination:       DEM_2SOC/DONVI_REG_3 (FF)
  Destination Clock: CKHT falling

  Data Path: BTN_N<0> to DEM_2SOC/DONVI_REG_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.106   1.089  BTN_N_0_IBUF (BTN_N_0_IBUF)
     LUT4:I0->O            8   0.612   0.673  DEM_2SOC/CHUC_REG_mux0000<0>11 (DEM_2SOC/N01)
     LUT4:I2->O            1   0.612   0.000  DEM_2SOC/DONVI_REG_0__and00001 (DEM_2SOC/DONVI_REG_0__and0000)
     FDCPE:D                   0.268          DEM_2SOC/DONVI_REG_0
    ----------------------------------------
    Total                      4.360ns (2.598ns logic, 1.762ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 409 / 15
-------------------------------------------------------------------------
Offset:              8.944ns (Levels of Logic = 6)
  Source:            HIENTHI_2LED/DEM_3BIT_CHON_8KENH/Q_REG_0 (FF)
  Destination:       SSEG<6> (PAD)
  Source Clock:      CKHT falling

  Data Path: HIENTHI_2LED/DEM_3BIT_CHON_8KENH/Q_REG_0 to SSEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             34   0.514   1.225  HIENTHI_2LED/DEM_3BIT_CHON_8KENH/Q_REG_0 (HIENTHI_2LED/DEM_3BIT_CHON_8KENH/Q_REG_0)
     LUT3:I0->O            1   0.612   0.000  HIENTHI_2LED/DAHOP_8KENH/Mmux_SO_GIAIMA_4 (HIENTHI_2LED/DAHOP_8KENH/Mmux_SO_GIAIMA_4)
     MUXF5:I1->O           1   0.278   0.000  HIENTHI_2LED/DAHOP_8KENH/Mmux_SO_GIAIMA_3_f5 (HIENTHI_2LED/DAHOP_8KENH/Mmux_SO_GIAIMA_3_f5)
     MUXF6:I1->O           7   0.451   0.754  HIENTHI_2LED/DAHOP_8KENH/Mmux_SO_GIAIMA_2_f6 (HIENTHI_2LED/SO_GIAIMA<0>)
     LUT4:I0->O            1   0.612   0.360  HIENTHI_2LED/GIAIMA/SSEG<4>_SW2 (N68)
     LUT4:I3->O            1   0.612   0.357  HIENTHI_2LED/GIAIMA/SSEG<4> (SSEG_4_OBUF)
     OBUF:I->O                 3.169          SSEG_4_OBUF (SSEG<4>)
    ----------------------------------------
    Total                      8.944ns (6.248ns logic, 2.696ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.91 secs
 
--> 

Total memory usage is 4566340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  144 (   0 filtered)
Number of infos    :    1 (   0 filtered)

