<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories=""
   tool="QsysPro" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element driver
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element lvds_0_example_design
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="designId" value="" />
 <parameter name="device" value="10CX220YF780E5G" />
 <parameter name="deviceFamily" value="Cyclone 10 GX" />
 <parameter name="deviceSpeedGrade" value="5" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="systemInfos"><![CDATA[<systemInfosDefinition>
    <connPtSystemInfos/>
</systemInfosDefinition>]]></parameter>
 <parameter name="systemScripts" value="" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <module
   name="driver"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>pll_areset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>pll_areset</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>pll_locked</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>pll_locked</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>par_in</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>par_in</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>lvdsout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>lvdsout</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_outclock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_outclock</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>coreclock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>coreclock</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>refclk</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>refclk</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_lvds_driver</className>
        <version>19.1</version>
        <displayName>altera_lvds_driver</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary" value="" />
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ed_sim_driver</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ed_sim_driver</fileSetName>
            <fileSetFixedName>ed_sim_driver</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_sim_driver</fileSetName>
            <fileSetFixedName>ed_sim_driver</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_sim_driver</fileSetName>
            <fileSetFixedName>ed_sim_driver</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_sim_driver</fileSetName>
            <fileSetFixedName>ed_sim_driver</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hdlParameters"><![CDATA[<hdlParameterDescriptorDefinitionList>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_NUM_CHANNELS_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>NUM_CHANNELS</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>1</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_J_FACTOR_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>J_FACTOR</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>8</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_TX_OUTCLOCK_DIVISION_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>TX_OUTCLOCK_DIVISION</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>2</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_TX_OUTCLOCK_PHASE_SHIFT_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterName>TX_OUTCLOCK_PHASE_SHIFT</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>0</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_TX_OUTCLOCK_NON_STD_PHASE_SHIFT_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterName>TX_OUTCLOCK_NON_STD_PHASE_SHIFT</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>false</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_PLL_FCLK_FREQUENCY_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterName>pll_fclk_frequency</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>1280.000000 MHz</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_PLL_FCLK_PHASE_SHIFT_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterName>pll_fclk_phase_shift</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>391 ps</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_PLL_SCLK_FREQUENCY_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterName>pll_sclk_frequency</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>160.000000 MHz</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_PLL_SCLK_PHASE_SHIFT_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterName>pll_sclk_phase_shift</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>0 ps</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <description>PARAM_PLL_INCLOCK_FREQUENCY_DESC</description>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterName>pll_inclock_frequency</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>40.0 MHz</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterHdlWidth>1</parameterHdlWidth>
        <parameterName>TX_OUTCLOCK_ENABLED</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>true</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth>1</parameterHdlWidth>
        <parameterName>REFCLK_PERIOD</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>25000</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterHdlWidth>1</parameterHdlWidth>
        <parameterName>USE_DUPLEX</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>false</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>STRING</parameterHdlType>
        <parameterHdlWidth>1</parameterHdlWidth>
        <parameterName>SERDES_DPA_MODE</parameterName>
        <parameterType>java.lang.String</parameterType>
        <parameterValue>TX</parameterValue>
    </hdlParameterDescriptorDefinition>
    <hdlParameterDescriptorDefinition>
        <enabled>true</enabled>
        <exported>false</exported>
        <parameterHdlType>INTEGER</parameterHdlType>
        <parameterHdlWidth>1</parameterHdlWidth>
        <parameterName>ALIGNER_WAIT_CYCLES</parameterName>
        <parameterType>java.lang.Integer</parameterType>
        <parameterValue>4</parameterValue>
    </hdlParameterDescriptorDefinition>
</hdlParameterDescriptorDefinitionList>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/ed_sim/ed_sim_driver.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <module
   name="lvds_0_example_design"
   kind="altera_generic_component"
   version="1.0"
   enabled="1">
  <parameter name="componentDefinition"><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>tx_in</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_in</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>INPUT</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_out</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_out</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>OUTPUT</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_outclock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_outclock</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>OUTPUT</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_coreclock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_coreclock</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>OUTPUT</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>inclock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>inclock</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>Input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>pll_areset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>pll_areset</name>
                        <role>export</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>INPUT</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>pll_locked</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>pll_locked</name>
                        <role>export</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                        <terminationValue>0</terminationValue>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>OUTPUT</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_lvds</className>
        <version>19.5.0</version>
        <displayName>LVDS SERDES Intel FPGA IP</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_DIE_REVISIONS</parameterName>
                <parameterType>[Ljava.lang.String;</parameterType>
                <systemInfotype>DEVICE_DIE_REVISIONS</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>SYS_INFO_UNIQUE_ID</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>UNIQUE_ID</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></parameter>
  <parameter name="defaultBoundary" value="" />
  <parameter name="generationInfoDefinition"><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>ed_sim_lvds_0_example_design</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>ed_sim_lvds_0_example_design</fileSetName>
            <fileSetFixedName>ed_sim_lvds_0_example_design</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_sim_lvds_0_example_design</fileSetName>
            <fileSetFixedName>ed_sim_lvds_0_example_design</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_sim_lvds_0_example_design</fileSetName>
            <fileSetFixedName>ed_sim_lvds_0_example_design</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>ed_sim_lvds_0_example_design</fileSetName>
            <fileSetFixedName>ed_sim_lvds_0_example_design</fileSetFixedName>
            <fileSetKind>CDC</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></parameter>
  <parameter name="hdlParameters"><![CDATA[<hdlParameterDescriptorDefinitionList/>]]></parameter>
  <parameter name="hlsFile" value="" />
  <parameter name="logicalView">ip/ed_sim/ed_sim_lvds_0_example_design.ip</parameter>
  <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></parameter>
  <parameter name="svInterfaceDefinition" value="" />
 </module>
 <connection
   kind="conduit"
   version="20.4"
   start="lvds_0_example_design.pll_areset"
   end="driver.pll_areset">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="20.4"
   start="lvds_0_example_design.pll_locked"
   end="driver.pll_locked">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="20.4"
   start="driver.refclk"
   end="lvds_0_example_design.inclock">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="20.4"
   start="lvds_0_example_design.tx_coreclock"
   end="driver.coreclock">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="20.4"
   start="lvds_0_example_design.tx_in"
   end="driver.par_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="20.4"
   start="lvds_0_example_design.tx_out"
   end="driver.lvdsout">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="20.4"
   start="driver.tx_outclock"
   end="lvds_0_example_design.tx_outclock">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
</system>
