vendor_name = ModelSim
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/HTM_Core.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/TM_Buffer.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Main_Memory.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Control_Unit.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Conflict_Buffer.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/Address_Queue.vhd
source_file = 1, C:/Users/frepa/OneDrive/Documents/UFPel/Mestrado/Aluno-Especial_1/PTSD/Atividades/Projeto/VHDL/db/HTM_CORE.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = HTM_Core
instance = comp, \Data[0]~I\, Data[0], HTM_Core, 1
instance = comp, \Data[1]~I\, Data[1], HTM_Core, 1
instance = comp, \Data[2]~I\, Data[2], HTM_Core, 1
instance = comp, \Data[3]~I\, Data[3], HTM_Core, 1
instance = comp, \Data[4]~I\, Data[4], HTM_Core, 1
instance = comp, \Data[5]~I\, Data[5], HTM_Core, 1
instance = comp, \Data[6]~I\, Data[6], HTM_Core, 1
instance = comp, \Data[7]~I\, Data[7], HTM_Core, 1
instance = comp, \TransactionStatus[0]~I\, TransactionStatus[0], HTM_Core, 1
instance = comp, \TransactionStatus[1]~I\, TransactionStatus[1], HTM_Core, 1
instance = comp, \TransactionStatus[2]~I\, TransactionStatus[2], HTM_Core, 1
instance = comp, \MemAddress[7]~I\, MemAddress[7], HTM_Core, 1
instance = comp, \MemAddress[6]~I\, MemAddress[6], HTM_Core, 1
instance = comp, \MemAddress[5]~I\, MemAddress[5], HTM_Core, 1
instance = comp, \MemAddress[4]~I\, MemAddress[4], HTM_Core, 1
instance = comp, \MemAddress[3]~I\, MemAddress[3], HTM_Core, 1
instance = comp, \MemAddress[2]~I\, MemAddress[2], HTM_Core, 1
instance = comp, \MemAddress[1]~I\, MemAddress[1], HTM_Core, 1
instance = comp, \MemAddress[0]~I\, MemAddress[0], HTM_Core, 1
instance = comp, \Action[0]~I\, Action[0], HTM_Core, 1
instance = comp, \Action[1]~I\, Action[1], HTM_Core, 1
instance = comp, \Clock~I\, Clock, HTM_Core, 1
instance = comp, \Reset~I\, Reset, HTM_Core, 1
instance = comp, \ProcID[0]~I\, ProcID[0], HTM_Core, 1
instance = comp, \ProcID[1]~I\, ProcID[1], HTM_Core, 1
instance = comp, \TransactionID[1]~I\, TransactionID[1], HTM_Core, 1
instance = comp, \TransactionID[0]~I\, TransactionID[0], HTM_Core, 1
