Running in Lattice mode

Starting:    D:\ispLEVER_Classic2_1\synpbase\win64\mbin\synplify.exe
Install:     D:\ispLEVER_Classic2_1\synpbase
Date:        Fri Jun 16 02:23:45 2023
Version:     I-2014.03LC 

Arguments:   -product synplify_pro 
ProductType: synplify_pro





Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\backup\toplevel.srr
log file: "D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr"

Running toplevel|labx_7_1

Running: Compile on toplevel|labx_7_1

Running: Compile Process on toplevel|labx_7_1

Running: Compile Input on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_comp.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srs
compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:03s

Running: Multi-srs Generator on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_comp.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:03s
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_mult.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srs
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srf
Complete: Compile Process on toplevel|labx_7_1
Complete: Compile on toplevel|labx_7_1

Running: Map on toplevel|labx_7_1

Running: Map & Optimize on toplevel|labx_7_1
fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:02s
Complete: Map on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srf
Complete: Logic Synthesis on toplevel|labx_7_1
log file: "D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr"

Running toplevel|labx_7_1

Running: Compile on toplevel|labx_7_1

Running: Compile Process on toplevel|labx_7_1

Running: Compile Input on toplevel|labx_7_1
compiler Completed
Return Code: 0
Run Time:0h:00m:01s

Running: Multi-srs Generator on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_comp.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srf
Complete: Compile Process on toplevel|labx_7_1
Complete: Compile on toplevel|labx_7_1

Running: Map on toplevel|labx_7_1

Running: Map & Optimize on toplevel|labx_7_1
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srf
Complete: Logic Synthesis on toplevel|labx_7_1
Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=9
@N Implementation 'D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.prj|labx_7_1' design hierarchy loaded from database
log file: "D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr"

Running toplevel|labx_7_1

Running: Compile on toplevel|labx_7_1

Running: Compile Process on toplevel|labx_7_1

Running: Compile Input on toplevel|labx_7_1
compiler Completed
Return Code: 0
Run Time:0h:00m:01s

Running: Multi-srs Generator on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_comp.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\synwork\toplevel_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srf
Complete: Compile Process on toplevel|labx_7_1
Complete: Compile on toplevel|labx_7_1

Running: Map on toplevel|labx_7_1

Running: Map & Optimize on toplevel|labx_7_1
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on toplevel|labx_7_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srf
Complete: Logic Synthesis on toplevel|labx_7_1
Opening object source file d:\myducuments\_junior_1\electricsystemdesign\isp_labx\labx_7_1\toplevel.v
Note: Opening local project RTL file 'D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srs'
Opening object source file d:\myducuments\_junior_1\electricsystemdesign\isp_labx\labx_7_1\toplevel.v
Opening object source file d:\myducuments\_junior_1\electricsystemdesign\isp_labx\labx_7_1\toplevel.v
Note: Opening local project RTL file 'D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srs'
Note: Opening local project RTL file 'D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srs'
Note: Opening local project RTL file 'D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_labX\labx_7_1\toplevel.srs'
exit status=0
