// Seed: 3744402400
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output tri0 id_12
    , id_14
);
  wire id_15;
  assign id_1 = 1;
  wire id_16, id_17;
  wire id_18;
  assign id_14[1] = 1;
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output uwire id_5,
    output tri   id_6,
    input  wor   id_7,
    input  wor   id_8,
    input  tri0  id_9
);
  supply1 id_11 = 1 && id_3;
  tri1 id_12 = id_11;
  assign id_6 = (1);
  uwire id_13 = id_7;
  module_0(
      id_0, id_5, id_6, id_5, id_2, id_13, id_7, id_13, id_4, id_8, id_1, id_1, id_6
  );
endmodule
