# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0" \
"demo_tb_func_impl.v" \
"../../../../../imports/tri_mode_ethernet_mac_0_frame_typ.v" \
"../../../../../imports/demo_tb.v" \

# Do not sort compile order
nosort
