

================================================================
== Vivado HLS Report for 'pool_layer2'
================================================================
* Date:           Mon May 14 16:06:30 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2044|  2044|  2044|  2044|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- L_pool_layer2_label18  |  2042|  2042|        48|         21|         21|    96|    yes   |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|   1391|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    507|
|Register         |        0|      -|     930|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     930|   1962|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_613_p2                     |     *    |      0|  0|  41|           8|           4|
    |tmp_52_fu_639_p2                    |     *    |      0|  0|  41|           8|           4|
    |channel_1_fu_581_p2                 |     +    |      0|  0|  15|           1|           5|
    |i_1_fu_821_p2                       |     +    |      0|  0|  13|           2|           4|
    |indvar_flatten_next_fu_575_p2       |     +    |      0|  0|  15|           7|           1|
    |tmp_10_fu_841_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_11_fu_866_p2                    |     +    |      0|  0|  12|           7|          12|
    |tmp_12_fu_871_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_13_fu_938_p2                    |     +    |      0|  0|  12|           7|          12|
    |tmp_14_fu_943_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_15_fu_957_p2                    |     +    |      0|  0|  12|           7|          12|
    |tmp_16_fu_962_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_17_fu_1115_p2                   |     +    |      0|  0|  12|           8|          12|
    |tmp_18_fu_1120_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_19_fu_1090_p2                   |     +    |      0|  0|  12|           8|          12|
    |tmp_20_fu_1095_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_21_fu_1177_p2                   |     +    |      0|  0|  12|           8|          12|
    |tmp_22_fu_1182_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_23_fu_1187_p2                   |     +    |      0|  0|  12|           8|          12|
    |tmp_24_fu_1192_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_2_fu_705_p2                     |     +    |      0|  0|  12|          12|          12|
    |tmp_35_fu_1320_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp_36_fu_1334_p2                   |     +    |      0|  0|  19|           6|          12|
    |tmp_3_fu_836_p2                     |     +    |      0|  0|  12|           7|          12|
    |tmp_42_fu_1397_p2                   |     +    |      0|  0|  12|           6|          11|
    |tmp_43_fu_1402_p2                   |     +    |      0|  0|  12|          11|          11|
    |tmp_44_fu_1372_p2                   |     +    |      0|  0|  19|           7|          12|
    |tmp_4_fu_648_p2                     |     +    |      0|  0|  19|          12|          12|
    |tmp_50_fu_1412_p2                   |     +    |      0|  0|  12|           7|          11|
    |tmp_51_fu_1417_p2                   |     +    |      0|  0|  12|          11|          11|
    |tmp_53_fu_715_p2                    |     +    |      0|  0|  19|          12|          12|
    |tmp_54_fu_771_p2                    |     +    |      0|  0|  12|           5|          12|
    |tmp_55_fu_776_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_56_fu_740_p2                    |     +    |      0|  0|  12|           6|          12|
    |tmp_57_fu_745_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_58_fu_796_p2                    |     +    |      0|  0|  12|           6|          12|
    |tmp_59_fu_801_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_5_fu_658_p2                     |     +    |      0|  0|  12|           5|          12|
    |tmp_60_fu_896_p2                    |     +    |      0|  0|  12|           7|          12|
    |tmp_61_fu_901_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_62_fu_881_p2                    |     +    |      0|  0|  12|           7|          12|
    |tmp_63_fu_886_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_64_fu_851_p2                    |     +    |      0|  0|  12|           7|          12|
    |tmp_65_fu_856_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_66_fu_1059_p2                   |     +    |      0|  0|  12|           7|          12|
    |tmp_67_fu_1064_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_68_fu_911_p2                    |     +    |      0|  0|  12|           8|          12|
    |tmp_69_fu_916_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_6_fu_663_p2                     |     +    |      0|  0|  12|          12|          12|
    |tmp_70_fu_1146_p2                   |     +    |      0|  0|  12|           8|          12|
    |tmp_71_fu_1151_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_72_fu_972_p2                    |     +    |      0|  0|  12|           8|          12|
    |tmp_73_fu_977_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp_74_fu_1202_p2                   |     +    |      0|  0|  12|           8|          12|
    |tmp_75_fu_1207_p2                   |     +    |      0|  0|  12|          12|          12|
    |tmp_7_fu_673_p2                     |     +    |      0|  0|  12|           6|          12|
    |tmp_8_fu_678_p2                     |     +    |      0|  0|  12|          12|          12|
    |tmp_9_fu_700_p2                     |     +    |      0|  0|  12|           6|          12|
    |tmp_28_fu_1021_p2                   |     -    |      0|  0|  18|          11|          11|
    |exitcond_flatten_fu_569_p2          |   icmp   |      0|  0|  11|           7|           7|
    |grp_fu_529_p2                       |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_563_p2                       |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_0_0_1_fu_688_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_0_1_fu_755_p2                |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_1_0_1_fu_728_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_2_0_1_fu_926_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_2_1_fu_987_p2                |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_3_0_1_fu_1078_p2             |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_3_1_fu_1134_p2               |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_4_0_1_fu_1165_p2             |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_4_1_fu_1230_p2               |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_5_0_1_fu_1250_p2             |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_5_1_1_fu_1292_p2             |   icmp   |      0|  0|  18|          24|          24|
    |tmp_13_5_1_fu_1276_p2               |   icmp   |      0|  0|  18|          24|          24|
    |tmp_s_fu_587_p2                     |   icmp   |      0|  0|   9|           4|           4|
    |tmp_30_fu_1031_p2                   |    or    |      0|  0|  12|           1|           5|
    |tmp_34_fu_1315_p2                   |    or    |      0|  0|  18|          11|           5|
    |tmp_38_fu_1344_p2                   |    or    |      0|  0|  12|           1|           5|
    |tmp_46_fu_1382_p2                   |    or    |      0|  0|  12|           1|           5|
    |tmp_9_0_s_fu_629_p2                 |    or    |      0|  0|  11|           4|           1|
    |i_mid2_fu_593_p3                    |  select  |      0|  0|   4|           1|           4|
    |image_V_load_max_V_1_10_fu_1212_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_11_fu_1171_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_12_fu_1236_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_13_fu_1262_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_14_fu_1256_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_15_fu_1282_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_16_fu_1298_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_1_fu_761_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_27_fu_1140_p3  |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_2_fu_811_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_3_fu_734_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_4_fu_790_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_5_fu_830_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_6_fu_932_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_7_fu_993_p3    |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_8_fu_1105_p3   |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_9_fu_1084_p3   |  select  |      0|  0|  12|           1|          12|
    |image_V_load_max_V_1_fu_694_p3      |  select  |      0|  0|  12|           1|          12|
    |tmp_1_mid2_v_fu_601_p3              |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   8|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1391|         926|        1256|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_channel_phi_fu_511_p4         |    9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_522_p4               |    9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_500_p4  |    9|          2|    7|         14|
    |channel_reg_507                          |    9|          2|    5|         10|
    |i_reg_518                                |    9|          2|    4|          8|
    |image_V_address0                         |  105|         22|   12|        264|
    |image_V_address1                         |  105|         22|   12|        264|
    |indvar_flatten_reg_496                   |    9|          2|    7|         14|
    |output_V_address0                        |   38|          7|   10|         70|
    |output_V_d0                              |   38|          7|   24|        168|
    |reg_535                                  |    9|          2|   24|         48|
    |reg_541                                  |    9|          2|   24|         48|
    |reg_546                                  |    9|          2|   24|         48|
    |reg_552                                  |    9|          2|   24|         48|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  507|        106|  189|       1050|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_1_reg_1461   |  12|   0|   12|          0|
    |ap_reg_pp0_iter1_tmp_25_reg_1477  |   3|   0|    3|          0|
    |ap_reg_pp0_iter1_tmp_52_reg_1483  |  11|   0|   12|          1|
    |channel_reg_507                   |   5|   0|    5|          0|
    |exitcond_flatten_reg_1437         |   1|   0|    1|          0|
    |i_1_reg_1655                      |   4|   0|    4|          0|
    |i_mid2_reg_1446                   |   4|   0|    4|          0|
    |i_reg_518                         |   4|   0|    4|          0|
    |image_V_load_41_reg_1968          |  24|   0|   24|          0|
    |image_V_load_max_V_1_10_reg_1890  |  12|   0|   12|          0|
    |image_V_load_max_V_1_11_reg_1862  |  12|   0|   12|          0|
    |image_V_load_max_V_1_12_reg_1910  |  12|   0|   12|          0|
    |image_V_load_max_V_1_13_reg_1932  |  12|   0|   12|          0|
    |image_V_load_max_V_1_14_reg_1926  |  12|   0|   12|          0|
    |image_V_load_max_V_1_15_reg_1947  |  12|   0|   12|          0|
    |image_V_load_max_V_1_16_reg_1958  |  12|   0|   12|          0|
    |image_V_load_max_V_1_1_reg_1603   |  12|   0|   12|          0|
    |image_V_load_max_V_1_27_reg_1841  |  12|   0|   12|          0|
    |image_V_load_max_V_1_2_reg_1645   |  12|   0|   12|          0|
    |image_V_load_max_V_1_3_reg_1587   |  12|   0|   12|          0|
    |image_V_load_max_V_1_4_reg_1629   |  12|   0|   12|          0|
    |image_V_load_max_V_1_5_reg_1665   |  12|   0|   12|          0|
    |image_V_load_max_V_1_6_reg_1730   |  12|   0|   12|          0|
    |image_V_load_max_V_1_7_reg_1771   |  12|   0|   12|          0|
    |image_V_load_max_V_1_8_reg_1816   |  12|   0|   12|          0|
    |image_V_load_max_V_1_9_reg_1800   |  12|   0|   12|          0|
    |image_V_load_max_V_1_reg_1556     |  12|   0|   12|          0|
    |indvar_flatten_next_reg_1441      |   7|   0|    7|          0|
    |indvar_flatten_reg_496            |   7|   0|    7|          0|
    |reg_535                           |  24|   0|   24|          0|
    |reg_541                           |  24|   0|   24|          0|
    |reg_546                           |  24|   0|   24|          0|
    |reg_552                           |  24|   0|   24|          0|
    |reg_558                           |  24|   0|   24|          0|
    |tmp_10_reg_1670                   |  12|   0|   12|          0|
    |tmp_12_reg_1690                   |  12|   0|   12|          0|
    |tmp_14_reg_1736                   |  12|   0|   12|          0|
    |tmp_16_reg_1751                   |  12|   0|   12|          0|
    |tmp_18_reg_1826                   |  12|   0|   12|          0|
    |tmp_1_mid2_cast1_reg_1978         |   5|   0|   11|          6|
    |tmp_1_mid2_cast_reg_1499          |   5|   0|   12|          7|
    |tmp_1_mid2_v_reg_1451             |   5|   0|    5|          0|
    |tmp_1_reg_1461                    |  12|   0|   12|          0|
    |tmp_20_reg_1806                   |  12|   0|   12|          0|
    |tmp_22_reg_1868                   |  12|   0|   12|          0|
    |tmp_24_reg_1874                   |  12|   0|   12|          0|
    |tmp_25_reg_1477                   |   3|   0|    3|          0|
    |tmp_28_reg_1777                   |   6|   0|   11|          5|
    |tmp_2_reg_1562                    |  12|   0|   12|          0|
    |tmp_46_reg_1984                   |   5|   0|    5|          0|
    |tmp_47_reg_1989                   |   7|   0|    7|          0|
    |tmp_4_reg_1526                    |  12|   0|   12|          0|
    |tmp_51_reg_1994                   |  11|   0|   11|          0|
    |tmp_52_reg_1483                   |  11|   0|   12|          1|
    |tmp_53_reg_1572                   |  12|   0|   12|          0|
    |tmp_55_reg_1614                   |  12|   0|   12|          0|
    |tmp_57_reg_1593                   |  12|   0|   12|          0|
    |tmp_59_reg_1635                   |  12|   0|   12|          0|
    |tmp_61_reg_1710                   |  12|   0|   12|          0|
    |tmp_63_reg_1700                   |  12|   0|   12|          0|
    |tmp_65_reg_1680                   |  12|   0|   12|          0|
    |tmp_67_reg_1785                   |  12|   0|   12|          0|
    |tmp_69_reg_1720                   |  12|   0|   12|          0|
    |tmp_6_reg_1536                    |  12|   0|   12|          0|
    |tmp_71_reg_1847                   |  12|   0|   12|          0|
    |tmp_73_reg_1761                   |  12|   0|   12|          0|
    |tmp_75_reg_1884                   |  12|   0|   12|          0|
    |tmp_8_reg_1546                    |  12|   0|   12|          0|
    |exitcond_flatten_reg_1437         |  64|  32|    1|          0|
    |tmp_1_mid2_v_reg_1451             |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 930|  64|  828|         20|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pool_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pool_layer2 | return value |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   24|  ap_memory |   output_V   |     array    |
|image_V_address0   | out |   12|  ap_memory |    image_V   |     array    |
|image_V_ce0        | out |    1|  ap_memory |    image_V   |     array    |
|image_V_q0         |  in |   24|  ap_memory |    image_V   |     array    |
|image_V_address1   | out |   12|  ap_memory |    image_V   |     array    |
|image_V_ce1        | out |    1|  ap_memory |    image_V   |     array    |
|image_V_q1         |  in |   24|  ap_memory |    image_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

