#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec  3 01:33:49 2021
# Process ID: 1772919
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5
# Command line: vivado -log rsa_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper.vdi
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yz/.Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top rsa_project_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.dcp' for cell 'rsa_project_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rsa_wrapper_0_0/rsa_project_rsa_wrapper_0_0.dcp' for cell 'rsa_project_i/rsa_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARCACHE_0/rsa_project_ARCACHE_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARCACHE'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_ARUSER_0/rsa_project_ARUSER_0.dcp' for cell 'rsa_project_i/Interface_Cell/ARUSER'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_0_0/rsa_project_axis_dwidth_converter_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axis_dwidth_converter_1_0/rsa_project_axis_dwidth_converter_1_0.dcp' for cell 'rsa_project_i/Interface_Cell/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/rsa_project_command_interface_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/command_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.dcp' for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xlconstant_0_0/rsa_project_xlconstant_0_0.dcp' for cell 'rsa_project_i/Interface_Cell/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_0/rsa_project_xbar_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_0/rsa_project_auto_pc_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_xbar_1/rsa_project_xbar_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_pc_1/rsa_project_auto_pc_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1.dcp' for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 2309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2269.168 ; gain = 571.594 ; free physical = 976 ; free virtual = 25423
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/yz/.Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2469.266 ; gain = 1044.668 ; free physical = 1007 ; free virtual = 25454
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 997 ; free virtual = 25445

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e6920fe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 962 ; free virtual = 25410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183961796

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1009 ; free virtual = 25456
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 1d1285045

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1006 ; free virtual = 25453
INFO: [Opt 31-389] Phase Constant propagation created 251 cells and removed 643 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fcb0dca0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 997 ; free virtual = 25445
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 303 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fcb0dca0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 999 ; free virtual = 25447
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 210e39bed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1001 ; free virtual = 25449
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 210e39bed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1001 ; free virtual = 25448
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25448
Ending Logic Optimization Task | Checksum: 210e39bed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25447

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 210e39bed

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25447

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 210e39bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25447
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25447
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 993 ; free virtual = 25443
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 982 ; free virtual = 25438
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
Command: report_drc -file rsa_project_wrapper_drc_opted.rpt -pb rsa_project_wrapper_drc_opted.pb -rpx rsa_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 963 ; free virtual = 25419
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 140e101e6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 963 ; free virtual = 25419
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 963 ; free virtual = 25419

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 170e2cb5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 922 ; free virtual = 25378

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fd98b87b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 816 ; free virtual = 25272

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fd98b87b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 822 ; free virtual = 25278
Phase 1 Placer Initialization | Checksum: 1fd98b87b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2469.266 ; gain = 0.000 ; free physical = 822 ; free virtual = 25278

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1adb5c4d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2602.762 ; gain = 133.496 ; free physical = 761 ; free virtual = 25217

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[0]_rep__0_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[0]_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/stage. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/stage_reg_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[0]_rep_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/e_i. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 62 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 62 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 657 ; free virtual = 25123
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 658 ; free virtual = 25124

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           62  |              0  |                    11  |           0  |           1  |  00:00:10  |
|  Total              |           62  |              0  |                    11  |           0  |           1  |  00:00:10  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15bc27a5a

Time (s): cpu = 00:01:27 ; elapsed = 00:00:41 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 656 ; free virtual = 25122
Phase 2 Global Placement | Checksum: 18ae7ad3c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 680 ; free virtual = 25147

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18ae7ad3c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 678 ; free virtual = 25145

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 112607281

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 701 ; free virtual = 25178

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f24d98e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:52 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 703 ; free virtual = 25181

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14654b645

Time (s): cpu = 00:01:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 703 ; free virtual = 25181

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14fb42eef

Time (s): cpu = 00:02:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 674 ; free virtual = 25151

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f529970c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 683 ; free virtual = 25160

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10c650cbc

Time (s): cpu = 00:02:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 682 ; free virtual = 25159
Phase 3 Detail Placement | Checksum: 10c650cbc

Time (s): cpu = 00:02:03 ; elapsed = 00:01:07 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 683 ; free virtual = 25160

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a39028a9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_1__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/shift_counter_reg[10]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[1022]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/in_a_reg_reg[0]_rep__0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/regX_Q[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/e_reg_reg[1023]_rep__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/next_state, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result[1027]_i_1__2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/result[1027]_i_1__0_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub[1026]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/exp[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regX_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regA_Q_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/rmodn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/r2modn[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/n[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net rsa_project_i/rsa_wrapper_0/inst/msg[1023]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 27 candidate nets, 0 success, 27 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a39028a9

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 730 ; free virtual = 25207
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.608. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e2b0c4f7

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 730 ; free virtual = 25207
Phase 4.1 Post Commit Optimization | Checksum: e2b0c4f7

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 730 ; free virtual = 25207

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e2b0c4f7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:12 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 730 ; free virtual = 25208

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e2b0c4f7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:13 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 732 ; free virtual = 25209

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 7f3479cc

Time (s): cpu = 00:02:18 ; elapsed = 00:01:13 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 732 ; free virtual = 25209
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7f3479cc

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 732 ; free virtual = 25209
Ending Placer Task | Checksum: 4f70115c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 772 ; free virtual = 25250
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:16 . Memory (MB): peak = 2610.766 ; gain = 141.500 ; free physical = 772 ; free virtual = 25249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 690 ; free virtual = 25228
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 645 ; free virtual = 25139
INFO: [runtcl-4] Executing : report_io -file rsa_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 633 ; free virtual = 25126
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_wrapper_utilization_placed.rpt -pb rsa_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 631 ; free virtual = 25125
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rsa_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 607 ; free virtual = 25101
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 548 ; free virtual = 25104
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 603 ; free virtual = 25114
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 46a6f39c ConstDB: 0 ShapeSum: 8c91dc0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d5bbc68

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 497 ; free virtual = 25009
Post Restoration Checksum: NetGraph: 13c64da3 NumContArr: 9956ec5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d5bbc68

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.766 ; gain = 0.000 ; free physical = 525 ; free virtual = 25037

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d5bbc68

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.020 ; gain = 4.254 ; free physical = 491 ; free virtual = 25003

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d5bbc68

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2615.020 ; gain = 4.254 ; free physical = 492 ; free virtual = 25003
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 128aff54a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 2647.199 ; gain = 36.434 ; free physical = 469 ; free virtual = 24982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.802  | TNS=0.000  | WHS=-0.193 | THS=-257.312|

Phase 2 Router Initialization | Checksum: 15fd3da1d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2647.199 ; gain = 36.434 ; free physical = 467 ; free virtual = 24980

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18310770d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 470 ; free virtual = 24984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7768
 Number of Nodes with overlaps = 637
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.262  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e805ab4d

Time (s): cpu = 00:02:35 ; elapsed = 00:00:46 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.262  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21f6ddba3

Time (s): cpu = 00:02:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 467 ; free virtual = 24982
Phase 4 Rip-up And Reroute | Checksum: 21f6ddba3

Time (s): cpu = 00:02:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 466 ; free virtual = 24981

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21f6ddba3

Time (s): cpu = 00:02:37 ; elapsed = 00:00:47 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21f6ddba3

Time (s): cpu = 00:02:37 ; elapsed = 00:00:47 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978
Phase 5 Delay and Skew Optimization | Checksum: 21f6ddba3

Time (s): cpu = 00:02:37 ; elapsed = 00:00:47 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16f5cc92a

Time (s): cpu = 00:02:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.343  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2015af1d7

Time (s): cpu = 00:02:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978
Phase 6 Post Hold Fix | Checksum: 2015af1d7

Time (s): cpu = 00:02:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 463 ; free virtual = 24978

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.0828 %
  Global Horizontal Routing Utilization  = 26.3006 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a2c2c43d

Time (s): cpu = 00:02:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 462 ; free virtual = 24977

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a2c2c43d

Time (s): cpu = 00:02:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 460 ; free virtual = 24976

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188f68927

Time (s): cpu = 00:02:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 459 ; free virtual = 24974

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.344  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1b47a8e47

Time (s): cpu = 00:02:58 ; elapsed = 00:00:53 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 448 ; free virtual = 24963
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 565 ; free virtual = 25080

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:04 ; elapsed = 00:00:57 . Memory (MB): peak = 2670.184 ; gain = 59.418 ; free physical = 564 ; free virtual = 25080
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2702.199 ; gain = 0.000 ; free physical = 469 ; free virtual = 25061
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.199 ; gain = 32.016 ; free physical = 509 ; free virtual = 25046
INFO: [runtcl-4] Executing : report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
Command: report_drc -file rsa_project_wrapper_drc_routed.rpt -pb rsa_project_wrapper_drc_routed.pb -rpx rsa_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rsa_project_wrapper_methodology_drc_routed.rpt -pb rsa_project_wrapper_methodology_drc_routed.pb -rpx rsa_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2774.234 ; gain = 0.000 ; free physical = 330 ; free virtual = 24866
INFO: [runtcl-4] Executing : report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
Command: report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
144 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2886.562 ; gain = 112.328 ; free physical = 321 ; free virtual = 24842
INFO: [runtcl-4] Executing : report_route_status -file rsa_project_wrapper_route_status.rpt -pb rsa_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file rsa_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file rsa_project_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rsa_project_wrapper_bus_skew_routed.rpt -pb rsa_project_wrapper_bus_skew_routed.pb -rpx rsa_project_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 01:37:59 2021...
#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec  3 01:38:28 2021
# Process ID: 1853862
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5
# Command line: vivado -log rsa_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/rsa_project_wrapper.vdi
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/impl_5/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
Command: open_checkpoint rsa_project_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1155.727 ; gain = 0.000 ; free physical = 2061 ; free virtual = 26559
INFO: [Netlist 29-17] Analyzing 2309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2153.367 ; gain = 38.070 ; free physical = 1132 ; free virtual = 25629
Restored from archive | CPU: 2.070000 secs | Memory: 48.397209 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2153.367 ; gain = 38.070 ; free physical = 1131 ; free virtual = 25629
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 2153.367 ; gain = 997.641 ; free physical = 1141 ; free virtual = 25639
Command: write_bitstream -force rsa_project_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yz/.Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rsa_project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:02:24 . Memory (MB): peak = 2704.773 ; gain = 551.406 ; free physical = 1045 ; free virtual = 25550
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 01:41:33 2021...
