$date
	Tue Jul 13 14:32:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_t $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 5 # dly [4:0] $end
$var reg 1 $ rstn $end
$var reg 1 % t $end
$var integer 32 & i [31:0] $end
$scope module u0 $end
$var wire 1 " clk $end
$var wire 1 $ rstn $end
$var wire 1 % t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
bx #
0"
x!
$end
#5
0!
1"
#10
0"
#15
1$
b100 #
1"
#19
1%
b1001 #
b1 &
#20
0"
#25
1!
1"
#28
b1101 #
b10 &
#30
0"
#35
0!
1"
#40
0"
#41
b101 #
b11 &
#45
1!
1"
#46
0%
b1 #
b100 &
#47
1%
b10110 #
b101 &
#50
0"
#55
0!
1"
#60
0"
#65
1!
1"
#69
b1101 #
b110 &
#70
0"
#75
0!
1"
#80
0"
#82
0%
b11001 #
b111 &
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#107
b101 #
b1000 &
#110
0"
#112
b1001 &
#115
1"
#117
1%
b10010 #
b1010 &
#120
0"
#125
1!
1"
#130
0"
#135
0!
1"
b1011 &
#140
0"
#145
1!
1"
#150
0"
#153
0%
b1000 #
b1100 &
#155
1"
#160
0"
#161
1%
b11100 #
b1101 &
#165
0!
1"
#170
0"
#175
1!
1"
#180
0"
#185
0!
1"
#189
b1101 #
b1110 &
#190
0"
#195
1!
1"
#200
0"
#202
b11 #
b1111 &
#205
0!
0%
b1010 #
b10001 &
1"
#210
0"
#215
1%
1"
b10110 #
b10010 &
#220
0"
#225
1!
1"
#230
0"
#235
0!
1"
#237
b1101 #
b10011 &
#240
0"
#245
1!
1"
#250
0"
b10100 &
#255
0!
1"
#260
0"
#265
1!
1"
#270
0"
