# AXIUART Phase 4 Development Diary - September 21, 2025

## ğŸ¯ **Phase 4 Achievement Summary**

### âœ… **Major Breakthrough: Protocol Command Format Issue Discovered & Resolved**

**Root Cause Identified**: Frame_Builderè¨ºæ–­ã‚·ãƒ¼ã‚±ãƒ³ã‚¹ãŒ**é–“é•ã£ãŸã‚³ãƒãƒ³ãƒ‰å½¢å¼**ã‚’ä½¿ç”¨ã—ã¦ã„ã¾ã—ãŸ
- **å•é¡Œ**: ãƒ¬ã‚¹ãƒãƒ³ã‚¹ã‚³ãƒãƒ³ãƒ‰(0xa1, 0xa2)ã‚’Host-to-Deviceã‚³ãƒãƒ³ãƒ‰ã¨ã—ã¦é€ä¿¡
- **è§£æ±º**: æ­£ã—ã„ãƒ›ã‚¹ãƒˆã‚³ãƒãƒ³ãƒ‰(0x91, 0x43, 0x83)ã«ä¿®æ­£

### ğŸ“Š **ä¿®æ­£å‰å¾Œã®æ¯”è¼ƒ**

#### Before (Phase 3ã‹ã‚‰ã®å¼•ãç¶™ã)
```
å•é¡Œ1: uart_axi4_frame_builder_sequence.sv ã®ã‚³ãƒãƒ³ãƒ‰å½¢å¼
- CMD=0xa1 (Device-to-Host Response)  â† é–“é•ã„
- CMD=0xa2 (Device-to-Host Response)  â† é–“é•ã„

å•é¡Œ2: Randomization Failed ã‚¨ãƒ©ãƒ¼
- [RNDFLD] Randomization failed in uvm_do_with action
- CMD=0xxx, ADDR=0xxxxxxxxx ã¨ã—ã¦èªè­˜
```

#### After (Phase 4ä¿®æ­£)
```
è§£æ±º1: æ­£ã—ã„ãƒ›ã‚¹ãƒˆã‚³ãƒãƒ³ãƒ‰å½¢å¼
- CMD=0x91 (Read 16-bit, single beat)   âœ… æ­£å¸¸é€ä¿¡
- CMD=0x43 (Write 32-bit, single beat)  âœ… æ­£å¸¸é€ä¿¡  
- CMD=0x83 (Read 32-bit, single beat)   âœ… æ­£å¸¸é€ä¿¡

è§£æ±º2: UVMåˆ¶ç´„å•é¡Œè§£æ±º
- start_item/finish_itemæ‰‹æ³•ã«å¤‰æ›´
- Randomization failed ã‚¨ãƒ©ãƒ¼å®Œå…¨è§£æ¶ˆ
- CMDå€¤ã¨CRCå€¤ãŒæ­£ç¢ºã«è¨ˆç®—ãƒ»é€ä¿¡
```

### ğŸ”§ **å®Ÿè£…ã—ãŸä¿®æ­£å†…å®¹**

#### 1. **uart_axi4_frame_builder_sequence.svå®Œå…¨ãƒªãƒ•ã‚¡ã‚¯ã‚¿ãƒªãƒ³ã‚°**
```systemverilog
// ä¿®æ­£å‰: åˆ¶ç´„ã®ç«¶åˆã§ãƒ©ãƒ³ãƒ€ãƒ åŒ–å¤±æ•—
`uvm_do_with(req, {
    cmd == 8'ha1;  // Wrong: Response command
    addr == 32'h12345678;
    data.size() == 0;
})

// ä¿®æ­£å¾Œ: ç›´æ¥è¨­å®šã§åˆ¶ç´„å•é¡Œè§£æ±º  
req = uart_frame_transaction::type_id::create("read_req");
start_item(req);
req.cmd = 8'h91;           // Correct: Host read command
req.addr = 32'h12345678;
req.data = new[0];
req.is_write = 1'b0;
req.auto_increment = 1'b0;
req.size = 2'b01;          // 16-bit
req.length = 4'h0;         // LEN=1
finish_item(req);
```

### ğŸ“ˆ **Phase 4ã§ã®é€²æ­©**

#### âœ… **è§£æ±ºæ¸ˆã¿å•é¡Œ**
1. **Protocol Command Format**: 0xa1â†’0x91 ä¿®æ­£å®Œäº†
2. **Randomization Errors**: 9å€‹ã®`[RNDFLD]`ã‚¨ãƒ©ãƒ¼å®Œå…¨è§£æ¶ˆ
3. **UART Transmission**: æ­£ç¢ºãªã‚³ãƒãƒ³ãƒ‰é€ä¿¡ç¢ºèª
   - `CMD=0x91, ADDR=0x12345678` âœ…
   - `Read CRC: data=[91,78,56,34,12] -> CRC=0xcf` âœ…

#### âš ï¸ **æ®‹å­˜å•é¡Œ - Frame_Builder Response Generation**
**Status**: 11å€‹ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚¨ãƒ©ãƒ¼ãŒæ®‹å­˜
```
UVM_ERROR: Timeout waiting for response (11å›ç™ºç”Ÿ)
Scoreboard: UART transactions received: 0
```

**åˆ†æçµæœ**:
- âœ… **Hostâ†’Device**: æ­£å¸¸ï¼ˆã‚³ãƒãƒ³ãƒ‰é€ä¿¡æˆåŠŸï¼‰
- âŒ **Deviceâ†’Host**: ç•°å¸¸ï¼ˆãƒ¬ã‚¹ãƒãƒ³ã‚¹æœªç”Ÿæˆï¼‰

### ğŸ” **Phase 4ã§ç‰¹å®šã—ãŸæ¬¡ã®èª²é¡Œ**

#### **Frame_Builder Response Chain Analysis**
```
Command Reception: âœ… UART RX â†’ Frame_Parser â†’ æ­£å¸¸
AXI Transaction:   ? AXI Master â†’ transaction_done â†’ ä¸æ˜
Response Building:  ? build_response â†’ Frame_Builder â†’ ä¸æ˜  
Response Output:   âŒ Frame_Builder â†’ UART TX â†’ å¤±æ•—
```

#### **èª¿æŸ»ãŒå¿…è¦ãªä¿¡å·çµŒè·¯**
1. `axi_transaction_done` ã®ã‚¢ã‚µãƒ¼ãƒˆã‚¿ã‚¤ãƒŸãƒ³ã‚°
2. `builder_build_response` ã®ç”Ÿæˆãƒ­ã‚¸ãƒƒã‚¯
3. `Frame_Builder` state machine ã®å‹•ä½œ
4. `tx_fifo_wr_en` ãŠã‚ˆã³ `tx_fifo_data` ã®å‡ºåŠ›

### ğŸš€ **Phase 5ã¸ã®å¼•ç¶™ãäº‹é …**

#### **å„ªå…ˆåº¦1: Frame_Builder Deep Dive**
```powershell
# æ¨å¥¨èª¿æŸ»ã‚³ãƒãƒ³ãƒ‰
.\run_uvm.ps1 -TestName uart_axi4_frame_builder_test -Waves $true
# æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«: uart_axi4_frame_builder_test.mxd ã§è©³ç´°è§£æ
```

#### **é‡ç‚¹èª¿æŸ»é …ç›®**
1. **AXI Transaction Completion Timing**
2. **build_response Signal Generation Logic** 
3. **Frame_Builder State Machine Behavior**
4. **UART TX FIFO Write Operations**

#### **æœŸå¾…ã•ã‚Œã‚‹ä¿®æ­£ç¯„å›²**
- `rtl/Uart_Axi4_Bridge.sv` - build_responseç”Ÿæˆãƒ­ã‚¸ãƒƒã‚¯
- `rtl/Frame_Builder.sv` - å¿œç­”ç”ŸæˆçŠ¶æ…‹ãƒã‚·ãƒ³
- `rtl/Axi4_Lite_Master.sv` - transaction_done ã‚¿ã‚¤ãƒŸãƒ³ã‚°èª¿æ•´

### ğŸ“Š **æˆåŠŸåŸºæº–**
```
Target: UVM_ERROR: 0 (å®Œå…¨ãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè§£æ¶ˆ)
Current: UVM_ERROR: 11 â†’ 0 ã¸ã®æ”¹å–„
Scope: Frame_Builder response generation ä¿®å¾©
```

---

## ğŸ› ï¸ **Technical Notes**

### **Protocol Command Reference** 
```
0x91 = Read 16-bit, single beat (RW=1, INC=0, SIZE=01, LEN=0001)
0x43 = Write 32-bit, single beat (RW=0, INC=1, SIZE=10, LEN=0011)  
0x83 = Read 32-bit, single beat (RW=1, INC=0, SIZE=10, LEN=0011)
```

### **ä¿®æ­£æ¸ˆã¿ãƒ•ã‚¡ã‚¤ãƒ«**
- `sim/uvm/sequences/uart_axi4_frame_builder_sequence.sv` - å®Œå…¨ãƒªãƒ•ã‚¡ã‚¯ã‚¿ãƒªãƒ³ã‚°
- `temporary/frame_builder_root_cause_analysis.py` - åˆ†æãƒ¬ãƒãƒ¼ãƒˆä½œæˆ

### **ç”Ÿæˆã•ã‚ŒãŸæ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ«**
- `uart_axi4_frame_builder_test.mxd` - Frame_Builderè©³ç´°åˆ†æç”¨

---

**Phase 4 Summary**: ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚³ãƒãƒ³ãƒ‰å½¢å¼ã®æ ¹æœ¬çš„å•é¡Œã‚’è§£æ±ºã€‚Randomization failed ã‚¨ãƒ©ãƒ¼å®Œå…¨è§£æ¶ˆã€‚Frame_Builderå¿œç­”ç”ŸæˆãŒæ¬¡ã®ç„¦ç‚¹ã€‚

**Next Phase Focus**: AXI transaction completion â†’ build_response generation â†’ Frame_Builder state machine â†’ UART TX output ã®å®Œå…¨ãªä¿¡å·çµŒè·¯è§£æã¨ä¿®æ­£ã€‚

*Diary Entry: September 21, 2025 - Phase 4 Completion*