# Vishnu Vardhan
**Final Year ECE Student | Passionate VLSI Front-End Engineer | Verification Enthusiast** ğŸš€

[LinkedIn: Vishnu Vardhan](https://www.linkedin.com/in/vishnu-vardhan-301b791a2/)  
ğŸ“§ Email: vardhank1234@gmail.com  
ğŸ“± Phone: 9902318115  
ğŸ“ Location: Bangalore

ğŸŒ Portfolio: vishnuvlsi.tech

---

## **Profile Summary** ğŸ“

Driven and detail-oriented Electronics and Communication Engineering (ECE) student specializing in VLSI design and verification. Trained under a seasoned Microsoft Verification Engineer, I possess hands-on experience in Verilog, System Verilog, and UVM. Adept at digital electronics, network analysis, and transistor technologies (BJT, FET, CMOS). I excel in front-end VLSI, coding in C and Java, with a strong grasp of OOP concepts and programming fundamentals.

Experienced working in professional VLSI verification environments including Cygwin terminal, GVim editor, and QuestaSim simulator. Proficient in executing simulations via .do files, basic scripting for automation (.sh files), and command-line workflow. My VLSI journey is marked by complex project workâ€”ranging from FIFO and RAM designs to verification IP and protocol-based architectures. Currently, I am developing and verifying a DMA Controller within the XCHIP Cohort SMP. I am enthusiastic about staying updated with the latest technology trends, CPUs, GPUs, and automotive engineering.

---

## **Education** ğŸ“

**BE in Electronics and Communication Engineering**  
Sri Shakthi Institute of Engineering and Technology, Expected Graduation: 2026

---

## **Technical Skills** ğŸ’¡

- **VLSI Front-End:** Verilog, System Verilog, UVM, Digital Electronics, Network Analysis
- **Verification Environment:** Cygwin terminal, GVim editor, QuestaSim simulator
- **Scripting & Automation:** .do files for simulation, Shell scripting (.sh) for automation, command-line workflow
- **Programming:** C, Java (OOP concepts)
- **Verification:** Universal Verification Methodology
- **Transistors:** BJT, FET, CMOS
- **Architecture:** RISC-V (ISA, Load/Store Architecture, Pipelining)
- **Protocols:** AHB Lite, APB , SPI

---

## **Training & Certification** ğŸ†

- **6+ Months VLSI Verification Training**  
  Mentored by a Microsoft Verification Engineer  
  - In-depth exposure to industrial verification flows
  - Hands-on with Verilog, System Verilog, UVM, QuestaSim

- **XCHIP Cohort SMP Member**  
  - Current project: DMA Controller Design & Verification
  - Collaborative development, peer reviews, protocol integration

---

## **Projects & Experience** ğŸ› ï¸

**1. FIFO Design and Verification (System Verilog)**
   - Designed FIFO architecture and implemented verification using SV
   - Ran simulations in Xilinx Vivado and EDA Playground
**2. 64KB Asynchronous RAM Design & Verification (SV + UVM)**
   - Developed RAM in SV, verified using UVM, testbenches and coverage analysis
   - Utilized Cygwin terminal and GVim editor for code management and scripting

**3. End-to-End Scoreboard for Verification IP (SV)**
   - Designed scalable and reusable E2E scoreboard module for complex verification IP
   - Automated multiple value testing using .sh scripts in the simulation environment

**4. AHB Lite Design & Verification (SV + UVM)**
   - Implemented AHB Lite protocol, created UVM testbench for functional verification
   - Leveraged .do and .sh files for simulation and automation in Cygwin/QuestaSim setup

**5. DMA Controller Microarchitectural Design**
   - In progress: Microarchitecture, documentation, protocol integration
   - Verification and integration with AHB protocol ongoing as part of XCHIP Cohort SMP

**6. RISC-V Microarchitecture (Research/Study)**
   - Familiar with RISC-V ISA, load/store operations, pipelining concepts

*All projects will be available on my [GitHub](https://github.com/vishnu1605DC) ğŸ™*

---

## **Achievements & Initiatives** ğŸ…

- Completed advanced VLSI and Verification training with real-world project exposure
- Selected for XCHIP Cohort SMP for DMA Controller development
- Consistently update knowledge with latest trends in CPU, GPU, and semiconductor technologies

---

## **Personal Interests** ğŸŒŸ

- Cutting-edge technology: CPUs, GPUs, semiconductor trends ğŸ–¥ï¸
- Automotive engineering: In-depth knowledge of car components (2000â€“2025), car tuning enthusiast ğŸš—
- Continuous learning: Tech blogs, datasheets, architecture deep-dives ğŸ“š

---

## **Additional Information** ğŸ“Œ

- Strong communication and teamwork skills developed through collaborative cohort projects ğŸ¤
- Adaptable to new technologies and quick to learn emerging tools and frameworks âš¡
- Eager to contribute to innovative VLSI design and verification projects in the semiconductor industry

---
