// Seed: 1539026590
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11,
    output wor id_12,
    output supply0 id_13
);
  wire id_15;
  xor (id_11, id_6, id_15, id_3, id_9, id_0, id_1, id_8, id_5, id_4, id_10, id_7);
  module_0(
      id_8, id_6
  );
endmodule
