

================================================================
== Vitis HLS Report for 'xferode_600_800_1_0_1_2_2_0_801_3_3_s'
================================================================
* Date:           Tue Jun 24 19:15:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       21|   488815|  0.210 us|  4.888 ms|   21|  488815|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139  |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146  |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2  |        3|      803|  30.000 ns|   8.030 us|    3|  803|       no|
        |grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155          |xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop          |       10|      810|   0.100 us|   8.100 us|   10|  810|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_315_3  |        1|      801|         1|          -|          -|  1 ~ 801|        no|
        |- Row_Loop          |       12|   487200|  12 ~ 812|          -|          -|  1 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 6 7 
7 --> 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_ind_loc = alloca i64 1"   --->   Operation 9 'alloca' 'row_ind_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_ind_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'row_ind_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row_ind_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'row_ind_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%buf = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275]   --->   Operation 12 'alloca' 'buf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%buf_1 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275]   --->   Operation 13 'alloca' 'buf_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%buf_2 = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:275]   --->   Operation 14 'alloca' 'buf_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1, i13 %row_ind_2_loc, i13 %row_ind_1_loc, i13 %row_ind_loc"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 16 [1/2] (3.15ns)   --->   "%call_ln0 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1, i13 %row_ind_2_loc, i13 %row_ind_1_loc, i13 %row_ind_loc"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 17 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 18 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln277 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:277]   --->   Operation 21 'specmemcore' 'specmemcore_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln277 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:277]   --->   Operation 22 'specmemcore' 'specmemcore_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln277 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf, i64 666, i64 25, i64 18446744073709551615" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:277]   --->   Operation 23 'specmemcore' 'specmemcore_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%row_ind_2_loc_load = load i13 %row_ind_2_loc"   --->   Operation 24 'load' 'row_ind_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%row_ind_1_loc_load = load i13 %row_ind_1_loc"   --->   Operation 25 'load' 'row_ind_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%row_ind_loc_load = load i13 %row_ind_loc"   --->   Operation 26 'load' 'row_ind_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.07ns)   --->   "%icmp_ln298 = icmp_eq  i16 %img_width_read, i16 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:298]   --->   Operation 27 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.inc42.preheader, void %for.inc67" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:298]   --->   Operation 28 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i_col_2 = alloca i32 1"   --->   Operation 29 'alloca' 'i_col_2' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.66ns)   --->   "%call_ln0 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2, i16 %img_width_read, i8 %buf_1, i8 %img_disp8u_data"   --->   Operation 31 'call' 'call_ln0' <Predicate = (!icmp_ln298)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln315 = store i13 0, i13 %i_col_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 32 'store' 'store_ln315' <Predicate = (!icmp_ln298)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2, i16 %img_width_read, i8 %buf_1, i8 %img_disp8u_data"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_121 = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln315 = br void %for.inc64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 35 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%i_col = load i13 %i_col_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 36 'load' 'i_col' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i13 %i_col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 37 'zext' 'zext_ln315' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (2.07ns)   --->   "%icmp_ln315 = icmp_ult  i16 %zext_ln315, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 38 'icmp' 'icmp_ln315' <Predicate = (!icmp_ln298)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.67ns)   --->   "%i_col_3 = add i13 %i_col, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 39 'add' 'i_col_3' <Predicate = (!icmp_ln298)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %for.inc67.loopexit, void %for.inc64.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 40 'br' 'br_ln315' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln317 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 801, i64 401" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:317]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln317' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 42 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i13 %i_col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:320]   --->   Operation 43 'zext' 'zext_ln320' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf, i64 0, i64 %zext_ln320" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:320]   --->   Operation 44 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln320 = store i8 255, i10 %buf_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:320]   --->   Operation 45 'store' 'store_ln320' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_6 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln315 = store i13 %i_col_3, i13 %i_col_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 46 'store' 'store_ln315' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 1.58>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln315 = br void %for.inc64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:315]   --->   Operation 47 'br' 'br_ln315' <Predicate = (!icmp_ln298 & icmp_ln315)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc67"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln298 & !icmp_ln315)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 49 'alloca' 'row' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_122 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_122' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_123 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_123' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_124 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_124' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %row_ind_2_loc_load, i13 %empty_124" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 53 'store' 'store_ln326' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 1.58>
ST_6 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %row_ind_1_loc_load, i13 %empty_123" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 54 'store' 'store_ln326' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 1.58>
ST_6 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %row_ind_loc_load, i13 %empty_122" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 55 'store' 'store_ln326' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 1.58>
ST_6 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 1, i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 56 'store' 'store_ln326' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 1.58>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln326 = br void %for.body11.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 57 'br' 'br_ln326' <Predicate = (!icmp_ln315) | (icmp_ln298)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%row_2 = load i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 58 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%p_load67 = load i13 %empty_123" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 59 'load' 'p_load67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%p_load = load i13 %empty_124" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 60 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i13 %row_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 61 'zext' 'zext_ln326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (2.07ns)   --->   "%icmp_ln326 = icmp_ugt  i16 %zext_ln326, i16 %img_height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 62 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln326 = br i1 %icmp_ln326, void %for.body11.i.2.split, void %for.end95.loopexit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 63 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_load68 = load i13 %empty_122" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 64 'load' 'p_load68' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i13 %p_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 65 'trunc' 'trunc_ln265' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln265_1 = trunc i13 %p_load67" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 66 'trunc' 'trunc_ln265_1' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln265_2 = trunc i13 %p_load68" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 67 'trunc' 'trunc_ln265_2' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.07ns)   --->   "%cmp_i_i142_i = icmp_ult  i16 %zext_ln326, i16 %img_height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 68 'icmp' 'cmp_i_i142_i' <Predicate = (!icmp_ln326)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_125 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_125' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (3.66ns)   --->   "%call_ln265 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf_2, i8 %buf_1, i8 %buf, i2 %trunc_ln265_2, i2 %trunc_ln265_1, i2 %trunc_ln265, i8 %img_disp8u_data, i1 %cmp_i_i142_i, i8 %img_disp8u_erode_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 70 'call' 'call_ln265' <Predicate = (!icmp_ln326)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 71 [1/1] (1.67ns)   --->   "%row_3 = add i13 %row_2, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 71 'add' 'row_3' <Predicate = (!icmp_ln326)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %p_load68, i13 %empty_124" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 72 'store' 'store_ln326' <Predicate = (!icmp_ln326)> <Delay = 1.58>
ST_7 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %p_load, i13 %empty_123" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 73 'store' 'store_ln326' <Predicate = (!icmp_ln326)> <Delay = 1.58>
ST_7 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %p_load67, i13 %empty_122" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 74 'store' 'store_ln326' <Predicate = (!icmp_ln326)> <Delay = 1.58>
ST_7 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln326 = store i13 %row_3, i13 %row" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 75 'store' 'store_ln326' <Predicate = (!icmp_ln326)> <Delay = 1.58>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln346 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:346]   --->   Operation 76 'ret' 'ret_ln346' <Predicate = (icmp_ln326)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln328 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 600, i64 300" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:328]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 78 'specloopname' 'specloopname_ln326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln265 = call void @xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop, i16 %img_width_read, i8 %buf_2, i8 %buf_1, i8 %buf, i2 %trunc_ln265_2, i2 %trunc_ln265_1, i2 %trunc_ln265, i8 %img_disp8u_data, i1 %cmp_i_i142_i, i8 %img_disp8u_erode_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:265]   --->   Operation 79 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln326 = br void %for.body11.i.2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 80 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_disp8u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_disp8u_erode_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_loc             (alloca           ) [ 011100000]
row_ind_1_loc           (alloca           ) [ 011100000]
row_ind_2_loc           (alloca           ) [ 011100000]
buf                     (alloca           ) [ 001111111]
buf_1                   (alloca           ) [ 001111111]
buf_2                   (alloca           ) [ 001111111]
call_ln0                (call             ) [ 000000000]
img_width_read          (read             ) [ 000011111]
img_height_read         (read             ) [ 000011111]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specmemcore_ln277       (specmemcore      ) [ 000000000]
specmemcore_ln277       (specmemcore      ) [ 000000000]
specmemcore_ln277       (specmemcore      ) [ 000000000]
row_ind_2_loc_load      (load             ) [ 000011100]
row_ind_1_loc_load      (load             ) [ 000011100]
row_ind_loc_load        (load             ) [ 000011100]
icmp_ln298              (icmp             ) [ 000111100]
br_ln298                (br               ) [ 000000000]
i_col_2                 (alloca           ) [ 000111100]
empty                   (wait             ) [ 000000000]
store_ln315             (store            ) [ 000000000]
call_ln0                (call             ) [ 000000000]
empty_121               (wait             ) [ 000000000]
br_ln315                (br               ) [ 000000000]
i_col                   (load             ) [ 000000000]
zext_ln315              (zext             ) [ 000000000]
icmp_ln315              (icmp             ) [ 000000100]
i_col_3                 (add              ) [ 000000000]
br_ln315                (br               ) [ 000000000]
speclooptripcount_ln317 (speclooptripcount) [ 000000000]
specloopname_ln315      (specloopname     ) [ 000000000]
zext_ln320              (zext             ) [ 000000000]
buf_addr                (getelementptr    ) [ 000000000]
store_ln320             (store            ) [ 000000000]
store_ln315             (store            ) [ 000000000]
br_ln315                (br               ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
row                     (alloca           ) [ 000000111]
empty_122               (alloca           ) [ 000000111]
empty_123               (alloca           ) [ 000000111]
empty_124               (alloca           ) [ 000000111]
store_ln326             (store            ) [ 000000000]
store_ln326             (store            ) [ 000000000]
store_ln326             (store            ) [ 000000000]
store_ln326             (store            ) [ 000000000]
br_ln326                (br               ) [ 000000000]
row_2                   (load             ) [ 000000000]
p_load67                (load             ) [ 000000000]
p_load                  (load             ) [ 000000000]
zext_ln326              (zext             ) [ 000000000]
icmp_ln326              (icmp             ) [ 000000011]
br_ln326                (br               ) [ 000000000]
p_load68                (load             ) [ 000000000]
trunc_ln265             (trunc            ) [ 000000001]
trunc_ln265_1           (trunc            ) [ 000000001]
trunc_ln265_2           (trunc            ) [ 000000001]
cmp_i_i142_i            (icmp             ) [ 000000001]
empty_125               (wait             ) [ 000000000]
row_3                   (add              ) [ 000000000]
store_ln326             (store            ) [ 000000000]
store_ln326             (store            ) [ 000000000]
store_ln326             (store            ) [ 000000000]
store_ln326             (store            ) [ 000000000]
ret_ln346               (ret              ) [ 000000000]
speclooptripcount_ln328 (speclooptripcount) [ 000000000]
specloopname_ln326      (specloopname     ) [ 000000000]
call_ln265              (call             ) [ 000000000]
br_ln326                (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_disp8u_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_disp8u_erode_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_erode_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_283_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_VITIS_LOOP_298_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>_Pipeline_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="row_ind_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="row_ind_1_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_1_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_ind_2_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_2_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_col_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_col_2/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="row_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_122_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_122/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_123_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_123/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_124_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_124/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="img_width_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_height_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln320_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="10" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="13" slack="0"/>
<pin id="142" dir="0" index="2" bw="13" slack="0"/>
<pin id="143" dir="0" index="3" bw="13" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="3" bw="8" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="4"/>
<pin id="158" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="2" slack="0"/>
<pin id="162" dir="0" index="6" bw="2" slack="0"/>
<pin id="163" dir="0" index="7" bw="2" slack="0"/>
<pin id="164" dir="0" index="8" bw="8" slack="0"/>
<pin id="165" dir="0" index="9" bw="1" slack="0"/>
<pin id="166" dir="0" index="10" bw="8" slack="0"/>
<pin id="167" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln265/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="row_ind_2_loc_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="2"/>
<pin id="173" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_loc_load/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="row_ind_1_loc_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="2"/>
<pin id="176" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_1_loc_load/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="row_ind_loc_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="2"/>
<pin id="179" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_loc_load/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln298_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln315_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_col_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="3"/>
<pin id="193" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_col/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln315_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln315/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln315_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="3"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_col_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_col_3/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln320_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln320/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln315_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="0" index="1" bw="13" slack="3"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln326_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="13" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln326_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="13" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln326_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="13" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln326_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="13" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="row_2_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="1"/>
<pin id="238" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_load67_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="1"/>
<pin id="241" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load67/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="1"/>
<pin id="244" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln326_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln326/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln326_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="13" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="4"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_load68_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="13" slack="1"/>
<pin id="256" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load68/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln265_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="0"/>
<pin id="259" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln265/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln265_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln265_1/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln265_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln265_2/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="cmp_i_i142_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="4"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i142_i/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="row_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln326_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="0" index="1" bw="13" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln326_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="0" index="1" bw="13" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln326_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="0" index="1" bw="13" slack="1"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln326_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="13" slack="0"/>
<pin id="301" dir="0" index="1" bw="13" slack="1"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/7 "/>
</bind>
</comp>

<comp id="304" class="1005" name="row_ind_loc_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="0"/>
<pin id="306" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_loc "/>
</bind>
</comp>

<comp id="310" class="1005" name="row_ind_1_loc_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_1_loc "/>
</bind>
</comp>

<comp id="316" class="1005" name="row_ind_2_loc_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_2_loc "/>
</bind>
</comp>

<comp id="322" class="1005" name="img_width_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="img_height_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="4"/>
<pin id="331" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln298_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="3"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln298 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_col_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_col_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="row_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="365" class="1005" name="empty_122_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_122 "/>
</bind>
</comp>

<comp id="372" class="1005" name="empty_123_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_123 "/>
</bind>
</comp>

<comp id="379" class="1005" name="empty_124_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="0"/>
<pin id="381" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="empty_124 "/>
</bind>
</comp>

<comp id="389" class="1005" name="trunc_ln265_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="1"/>
<pin id="391" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln265 "/>
</bind>
</comp>

<comp id="394" class="1005" name="trunc_ln265_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="1"/>
<pin id="396" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln265_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln265_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="1"/>
<pin id="401" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln265_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="cmp_i_i142_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i142_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="110" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="155" pin=8"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="155" pin=10"/></net>

<net id="184"><net_src comp="110" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="191" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="191" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="218"><net_src comp="203" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="155" pin=7"/></net>

<net id="265"><net_src comp="239" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="270"><net_src comp="254" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="155" pin=5"/></net>

<net id="276"><net_src comp="245" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="272" pin="2"/><net_sink comp="155" pin=9"/></net>

<net id="282"><net_src comp="236" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="254" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="242" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="239" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="278" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="66" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="313"><net_src comp="70" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="319"><net_src comp="74" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="325"><net_src comp="110" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="332"><net_src comp="116" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="347"><net_src comp="180" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="90" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="361"><net_src comp="94" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="368"><net_src comp="98" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="375"><net_src comp="102" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="382"><net_src comp="106" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="392"><net_src comp="257" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="155" pin=7"/></net>

<net id="397"><net_src comp="262" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="155" pin=6"/></net>

<net id="402"><net_src comp="267" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="155" pin=5"/></net>

<net id="407"><net_src comp="272" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="155" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp8u_erode_data | {7 8 }
 - Input state : 
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> : img_disp8u_data | {3 4 7 8 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> : img_height | {3 }
	Port: xferode<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3> : img_width | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		br_ln298 : 1
		store_ln315 : 1
	State 4
	State 5
	State 6
		zext_ln315 : 1
		icmp_ln315 : 2
		i_col_3 : 1
		br_ln315 : 3
		zext_ln320 : 1
		buf_addr : 2
		store_ln320 : 3
		store_ln315 : 2
		store_ln326 : 1
		store_ln326 : 1
		store_ln326 : 1
		store_ln326 : 1
	State 7
		zext_ln326 : 1
		icmp_ln326 : 2
		br_ln326 : 3
		trunc_ln265 : 1
		trunc_ln265_1 : 1
		trunc_ln265_2 : 1
		cmp_i_i142_i : 2
		call_ln265 : 3
		row_3 : 1
		store_ln326 : 1
		store_ln326 : 1
		store_ln326 : 1
		store_ln326 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|
| Operation|                              Functional Unit                             |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          | grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139 |    0    |    41   |    20   |
|   call   | grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146 |    0    |    26   |    37   |
|          |     grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155     |  14.292 |   282   |   381   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          |                             icmp_ln298_fu_180                            |    0    |    0    |    23   |
|   icmp   |                             icmp_ln315_fu_198                            |    0    |    0    |    23   |
|          |                             icmp_ln326_fu_249                            |    0    |    0    |    23   |
|          |                            cmp_i_i142_i_fu_272                           |    0    |    0    |    23   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|    add   |                              i_col_3_fu_203                              |    0    |    0    |    14   |
|          |                               row_3_fu_278                               |    0    |    0    |    14   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   read   |                        img_width_read_read_fu_110                        |    0    |    0    |    0    |
|          |                        img_height_read_read_fu_116                       |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          |                             zext_ln315_fu_194                            |    0    |    0    |    0    |
|   zext   |                             zext_ln320_fu_209                            |    0    |    0    |    0    |
|          |                             zext_ln326_fu_245                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          |                            trunc_ln265_fu_257                            |    0    |    0    |    0    |
|   trunc  |                           trunc_ln265_1_fu_262                           |    0    |    0    |    0    |
|          |                           trunc_ln265_2_fu_267                           |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                          |  14.292 |   349   |   558   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
| buf |    1   |    0   |    0   |
|buf_1|    1   |    0   |    0   |
|buf_2|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    3   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  cmp_i_i142_i_reg_404 |    1   |
|   empty_122_reg_365   |   13   |
|   empty_123_reg_372   |   13   |
|   empty_124_reg_379   |   13   |
|    i_col_2_reg_348    |   13   |
|   icmp_ln298_reg_344  |    1   |
|img_height_read_reg_329|   16   |
| img_width_read_reg_322|   16   |
| row_ind_1_loc_reg_310 |   13   |
| row_ind_2_loc_reg_316 |   13   |
|  row_ind_loc_reg_304  |   13   |
|      row_reg_358      |   13   |
| trunc_ln265_1_reg_394 |    2   |
| trunc_ln265_2_reg_399 |    2   |
|  trunc_ln265_reg_389  |    2   |
+-----------------------+--------+
|         Total         |   144  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146 |  p1  |   2  |  16  |   32   ||    9    |
|     grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155     |  p5  |   2  |   2  |    4   ||    9    |
|     grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155     |  p6  |   2  |   2  |    4   ||    9    |
|     grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155     |  p7  |   2  |   2  |    4   ||    9    |
|     grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155     |  p9  |   2  |   1  |    2   ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                  |      |      |      |   46   ||   7.94  ||    45   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   14   |   349  |   558  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   22   |   493  |   603  |
+-----------+--------+--------+--------+--------+
