xpm_cdc.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../RISC_2.gen/sources_1/ip/ram_ila/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../RISC_2.gen/sources_1/ip/ram_ila/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../RISC_2.gen/sources_1/ip/ram_ila/hdl/verilog"
ram_ila.v,verilog,xil_defaultlib,../../../../RISC_2.gen/sources_1/ip/ram_ila/sim/ram_ila.v,incdir="../../../../RISC_2.gen/sources_1/ip/ram_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
