<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item value="C:\Users\runne\Desktop\Soc_FPGA\Bui_Final_Project\Bui_Final\Bui_Final.sdk" key="com.xilinx.sdk.hw.ui.hwspec.last"/>
	<item value="C:\Users\runne\Desktop\Soc_FPGA\Bui_Final_Project\final_cpp\Debug" key="fpga_elf_mem_selection"/>
	<item value="C:\Users\runne\Desktop\Soc_FPGA\Bui_Final_Project\Bui_Final\Bui_Final.runs\impl_1" key="program_fpga_view_bit_bmm_browse_key"/>
	<item value="C:\Users\runne\Desktop\Soc_FPGA\Bui_Final_Project\final_cpp\Debug" key="last_stored_selection"/>
</section>
