// Seed: 458487816
module module_0 #(
    parameter id_4 = 32'd8
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output tri0 id_1;
  assign id_1 = -1;
  assign module_1.id_8 = 0;
  logic _id_4;
  wire [id_4 : -1] id_5;
  wire [id_4 : 1] id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd62
) (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3
    , id_18,
    output supply0 id_4,
    input wire _id_5,
    input wand id_6,
    input wor id_7,
    output wire id_8,
    input tri id_9,
    input uwire id_10,
    output wor id_11,
    input wire id_12,
    output tri0 id_13,
    output wand id_14,
    input uwire id_15,
    output uwire id_16
);
  logic [id_5 : 1] id_19;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_18
  );
endmodule
