// Seed: 3440201384
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  tri0 id_4;
  always id_3[1'h0] <= 1'b0;
  tri1 id_5;
  reg  id_6;
  always id_6 <= -id_4;
  id_8(
      1, id_5, id_3[1'd0 : (1)]
  );
  supply1 id_9 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_2;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  assign id_6 = id_2;
endmodule
