{"vcs1":{"timestamp_begin":1745911346.091931289, "rt":0.92, "ut":0.27, "st":0.08}}
{"vcselab":{"timestamp_begin":1745911347.137322815, "rt":0.54, "ut":0.21, "st":0.04}}
{"link":{"timestamp_begin":1745911347.752211874, "rt":0.47, "ut":0.14, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745911345.884847852}
{"VCS_COMP_START_TIME": 1745911345.884847852}
{"VCS_COMP_END_TIME": 1745911348.326515126}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263952}}
{"vcselab": {"peak_mem": 140048}}
