{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615617857807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615617857807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 12:14:17 2021 " "Processing started: Sat Mar 13 12:14:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615617857807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1615617857807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DFlipFlop -c DFlipFlop --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DFlipFlop -c DFlipFlop --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1615617857808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1615617858275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1615617858275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "D:/Projects/VHDL/D Fliip Flop/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615617865079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615617865079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop_tb " "Found entity 1: DFlipFlop_tb" {  } { { "DFlipFlop_tb.v" "" { Text "D:/Projects/VHDL/D Fliip Flop/DFlipFlop_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615617865080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615617865080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFlipFlop " "Elaborating entity \"DFlipFlop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1615617865107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615617865200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 12:14:25 2021 " "Processing ended: Sat Mar 13 12:14:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615617865200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615617865200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615617865200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615617865200 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615617865802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615617866191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615617866199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 12:14:25 2021 " "Processing started: Sat Mar 13 12:14:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615617866199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1615617866199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim DFlipFlop DFlipFlop " "Command: quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim DFlipFlop DFlipFlop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1615617866199 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim DFlipFlop DFlipFlop " "Quartus(args): --rtl_sim DFlipFlop DFlipFlop" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1615617866199 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1615617866362 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1615617866449 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1615617866449 ""}
{ "Warning" "0" "" "Warning: File DFlipFlop_run_msim_rtl_verilog.do already exists - backing up current file as DFlipFlop_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File DFlipFlop_run_msim_rtl_verilog.do already exists - backing up current file as DFlipFlop_run_msim_rtl_verilog.do.bak" 0 0 "Shell" 0 0 1615617866508 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Projects/VHDL/D Fliip Flop/simulation/DFlipFlop_run_msim_rtl_verilog.do" {  } { { "D:/Projects/VHDL/D Fliip Flop/simulation/DFlipFlop_run_msim_rtl_verilog.do" "0" { Text "D:/Projects/VHDL/D Fliip Flop/simulation/DFlipFlop_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Projects/VHDL/D Fliip Flop/simulation/DFlipFlop_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1615617866514 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1615617866519 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1615617866520 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1615617866521 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Projects/VHDL/D Fliip Flop/DFlipFlop_nativelink_simulation.rpt" {  } { { "D:/Projects/VHDL/D Fliip Flop/DFlipFlop_nativelink_simulation.rpt" "0" { Text "D:/Projects/VHDL/D Fliip Flop/DFlipFlop_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Projects/VHDL/D Fliip Flop/DFlipFlop_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1615617866521 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1615617866521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615617866521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 12:14:26 2021 " "Processing ended: Sat Mar 13 12:14:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615617866521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615617866521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615617866521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1615617866521 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1615618006341 ""}
