
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.30

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X1)
     1    1.53    0.01    0.06    0.06 v rd_ptr[0]$_SDFFE_PP0P_/QN (DFF_X1)
                                         _0006_ (net)
                  0.01    0.00    0.06 v _3494_/A1 (NAND2_X1)
     1    1.68    0.01    0.02    0.08 ^ _3494_/ZN (NAND2_X1)
                                         _1424_ (net)
                  0.01    0.00    0.08 ^ _3495_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.09 v _3495_/ZN (AOI21_X1)
                                         _0589_ (net)
                  0.01    0.00    0.09 v rd_ptr[0]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X1)
     5   10.44    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _3618_/A (HA_X1)
     2    3.36    0.01    0.04    0.14 ^ _3618_/CO (HA_X1)
                                         _2096_ (net)
                  0.01    0.00    0.14 ^ _2127_/A (INV_X1)
     2    8.28    0.01    0.02    0.16 v _2127_/ZN (INV_X1)
                                         _2093_ (net)
                  0.01    0.00    0.16 v _3617_/CI (FA_X1)
     2    5.95    0.02    0.08    0.24 v _3617_/CO (FA_X1)
                                         _2094_ (net)
                  0.02    0.00    0.24 v _2116_/B (XOR2_X2)
     4    5.93    0.02    0.06    0.30 v _2116_/Z (XOR2_X2)
                                         _0597_ (net)
                  0.02    0.00    0.30 v _2117_/A3 (OR3_X2)
     2    3.16    0.01    0.08    0.38 v _2117_/ZN (OR3_X2)
                                         _0598_ (net)
                  0.01    0.00    0.38 v _2140_/A (AOI211_X4)
     8   18.34    0.01    0.12    0.50 ^ _2140_/ZN (AOI211_X4)
                                         ext_empty (net)
                  0.01    0.00    0.50 ^ ext_empty (out)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ext_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PP0P_/CK (DFF_X1)
     5   10.44    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _3618_/A (HA_X1)
     2    3.36    0.01    0.04    0.14 ^ _3618_/CO (HA_X1)
                                         _2096_ (net)
                  0.01    0.00    0.14 ^ _2127_/A (INV_X1)
     2    8.28    0.01    0.02    0.16 v _2127_/ZN (INV_X1)
                                         _2093_ (net)
                  0.01    0.00    0.16 v _3617_/CI (FA_X1)
     2    5.95    0.02    0.08    0.24 v _3617_/CO (FA_X1)
                                         _2094_ (net)
                  0.02    0.00    0.24 v _2116_/B (XOR2_X2)
     4    5.93    0.02    0.06    0.30 v _2116_/Z (XOR2_X2)
                                         _0597_ (net)
                  0.02    0.00    0.30 v _2117_/A3 (OR3_X2)
     2    3.16    0.01    0.08    0.38 v _2117_/ZN (OR3_X2)
                                         _0598_ (net)
                  0.01    0.00    0.38 v _2140_/A (AOI211_X4)
     8   18.34    0.01    0.12    0.50 ^ _2140_/ZN (AOI211_X4)
                                         ext_empty (net)
                  0.01    0.00    0.50 ^ ext_empty (out)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.54e-03   2.50e-04   4.55e-05   5.84e-03  59.9%
Combinational          2.44e-03   1.41e-03   5.31e-05   3.91e-03  40.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.99e-03   1.66e-03   9.86e-05   9.75e-03 100.0%
                          81.9%      17.0%       1.0%
