-nostartfiles
--entry=Reset_Handler
-ggdb3
-T
"C:/Users/gettobyte_kunal/Documents/ElecronicsV2_Autosar_MCAL/GB_ElecronicsV2_Autosar_MCAL/Peripherals/FlexTImer/MCAL_Demo_Codes/G2B_PWM_Basic_ElecronicsV_S32K144/Project_Settings/Linker_Files/linker_flash_s32k144.ld"
-Wl,-Map,"G2B_PWM_Basic_ElecronicsV_S32K144.map"
-n
-mcpu=cortex-m4
-mthumb
-mlittle-endian
-mfloat-abi=hard
-mfpu=fpv4-sp-d16
-specs=nano.specs
-specs=nosys.specs
--sysroot="C:/NXP/S32DS.3.4/S32DS/build_tools/gcc_v9.2/gcc-9.2-arm32-eabi/arm-none-eabi/newlib"
"./Project_Settings/Startup_Code/Vector_Table.o"
"./Project_Settings/Startup_Code/exceptions.o"
"./Project_Settings/Startup_Code/nvic.o"
"./Project_Settings/Startup_Code/startup.o"
"./Project_Settings/Startup_Code/startup_cm4.o"
"./Project_Settings/Startup_Code/system.o"
"./RTD/src/CDD_Mcl.o"
"./RTD/src/CDD_Mcl_Ipw.o"
"./RTD/src/Clock_Ip.o"
"./RTD/src/Clock_Ip_Data.o"
"./RTD/src/Clock_Ip_Divider.o"
"./RTD/src/Clock_Ip_DividerTrigger.o"
"./RTD/src/Clock_Ip_ExtOsc.o"
"./RTD/src/Clock_Ip_FracDiv.o"
"./RTD/src/Clock_Ip_Frequency.o"
"./RTD/src/Clock_Ip_Gate.o"
"./RTD/src/Clock_Ip_IntOsc.o"
"./RTD/src/Clock_Ip_Irq.o"
"./RTD/src/Clock_Ip_Monitor.o"
"./RTD/src/Clock_Ip_Pll.o"
"./RTD/src/Clock_Ip_ProgFreqSwitch.o"
"./RTD/src/Clock_Ip_Selector.o"
"./RTD/src/Clock_Ip_Specific.o"
"./RTD/src/Det.o"
"./RTD/src/Det_stub.o"
"./RTD/src/Dma_Ip.o"
"./RTD/src/Dma_Ip_Driver_State.o"
"./RTD/src/Dma_Ip_Hw_Access.o"
"./RTD/src/Dma_Ip_Irq.o"
"./RTD/src/Dma_Ip_Multicore.o"
"./RTD/src/Flexio_Mcl_Ip.o"
"./RTD/src/Flexio_Mcl_Ip_HwAccess.o"
"./RTD/src/Flexio_Mcl_Ip_Irq.o"
"./RTD/src/Flexio_Pwm_Ip.o"
"./RTD/src/Flexio_Pwm_Ip_Irq.o"
"./RTD/src/Ftm_Mcl_Ip.o"
"./RTD/src/Ftm_Pwm_Ip.o"
"./RTD/src/Ftm_Pwm_Ip_Irq.o"
"./RTD/src/IntCtrl_Ip.o"
"./RTD/src/Mcu.o"
"./RTD/src/Mcu_Dem_Wrapper.o"
"./RTD/src/Mcu_Ipw.o"
"./RTD/src/Mcu_Ipw_Irq.o"
"./RTD/src/OsIf_Interrupts.o"
"./RTD/src/OsIf_Timer.o"
"./RTD/src/OsIf_Timer_System.o"
"./RTD/src/OsIf_Timer_System_Internal_Systick.o"
"./RTD/src/Port.o"
"./RTD/src/Port_Ci_Port_Ip.o"
"./RTD/src/Port_Ipw.o"
"./RTD/src/Power_Ip.o"
"./RTD/src/Power_Ip_CortexM4.o"
"./RTD/src/Power_Ip_PMC.o"
"./RTD/src/Power_Ip_PMC_Irq.o"
"./RTD/src/Power_Ip_Private.o"
"./RTD/src/Power_Ip_RCM.o"
"./RTD/src/Power_Ip_RCM_Irq.o"
"./RTD/src/Power_Ip_SIM.o"
"./RTD/src/Power_Ip_SMC.o"
"./RTD/src/Pwm.o"
"./RTD/src/Pwm_Ipw.o"
"./RTD/src/Pwm_Ipw_Notif.o"
"./RTD/src/Ram_Ip.o"
"./RTD/src/SchM_Mcl.o"
"./RTD/src/SchM_Mcu.o"
"./RTD/src/SchM_Port.o"
"./RTD/src/SchM_Pwm.o"
"./RTD/src/Trgmux_Ip.o"
"./RTD/src/Trgmux_Ip_HwAcc.o"
"./board/Port_Ci_Port_Ip_Cfg.o"
"./generate/src/CDD_Mcl_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/CDD_Mcl_Cfg.o"
"./generate/src/Clock_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Clock_Ip_Cfg.o"
"./generate/src/Dma_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Dma_Ip_Cfg.o"
"./generate/src/Flexio_Mcl_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Flexio_Pwm_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Ftm_Pwm_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/IntCtrl_Ip_Cfg.o"
"./generate/src/Mcu_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Mcu_Cfg.o"
"./generate/src/OsIf_Cfg.o"
"./generate/src/Port_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Port_Cfg.o"
"./generate/src/Port_Ci_Port_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Power_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Power_Ip_Cfg.o"
"./generate/src/Pwm_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Ram_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Ram_Ip_Cfg.o"
"./generate/src/Trgmux_Ip_BOARD_InitPeripherals_PBcfg.o"
"./generate/src/Trgmux_Ip_Cfg.o"
"./src/example3.o"
-lc
-lm
-lgcc