<profile>

<section name = "Vitis HLS Report for 'spmv_Pipeline_spmv_2'" level="0">
<item name = "Date">Thu May 30 11:14:11 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">spmv_syn</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.148 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- spmv_2">?, ?, 13, 4, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 14, 744, 985, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 102, -</column>
<column name="Register">-, -, 397, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_5_full_dsp_1_U1">dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 782, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U2">dmul_64ns_64ns_64_5_max_dsp_1, 0, 11, 299, 203, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_142_p2">+, 0, 0, 71, 64, 1</column>
<column name="icmp_ln16_fu_137_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_sum_load">9, 2, 64, 128</column>
<column name="j_fu_44">9, 2, 64, 128</column>
<column name="sum_fu_40">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Si_reg_238">64, 0, 64, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_199">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_199_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_fu_44">64, 0, 64, 0</column>
<column name="sum_fu_40">64, 0, 64, 0</column>
<column name="val_r_load_reg_213">64, 0, 64, 0</column>
<column name="vec_load_reg_223">64, 0, 64, 0</column>
<column name="wide_trip_count_cast_reg_194">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, spmv_Pipeline_spmv_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, spmv_Pipeline_spmv_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, spmv_Pipeline_spmv_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, spmv_Pipeline_spmv_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, spmv_Pipeline_spmv_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, spmv_Pipeline_spmv_2, return value</column>
<column name="sext_ln16">in, 32, ap_none, sext_ln16, scalar</column>
<column name="wide_trip_count">in, 32, ap_none, wide_trip_count, scalar</column>
<column name="val_r_address0">out, 11, ap_memory, val_r, array</column>
<column name="val_r_ce0">out, 1, ap_memory, val_r, array</column>
<column name="val_r_q0">in, 64, ap_memory, val_r, array</column>
<column name="cols_address0">out, 11, ap_memory, cols, array</column>
<column name="cols_ce0">out, 1, ap_memory, cols, array</column>
<column name="cols_q0">in, 32, ap_memory, cols, array</column>
<column name="vec_address0">out, 9, ap_memory, vec, array</column>
<column name="vec_ce0">out, 1, ap_memory, vec, array</column>
<column name="vec_q0">in, 64, ap_memory, vec, array</column>
<column name="sum_out">out, 64, ap_vld, sum_out, pointer</column>
<column name="sum_out_ap_vld">out, 1, ap_vld, sum_out, pointer</column>
</table>
</item>
</section>
</profile>
