// Seed: 3386341048
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output reg id_3,
    input reg id_4
);
  always @(posedge 1'b0 or posedge id_2) begin
    id_3 <= id_2.id_4;
    if (id_2) begin
      id_0 <= 1;
      id_0 <= 1;
    end else id_3 <= id_2;
  end
endmodule
