{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696949928827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696949928859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 19:58:48 2023 " "Processing started: Tue Oct 10 19:58:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696949928859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696949928859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696949928859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696949930077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696949930077 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux part5.sv " "Entity \"mux\" obtained from \"part5.sv\" instead of from Quartus Prime megafunction library" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1696949963149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part5.sv 6 6 " "Using design file part5.sv, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696949963149 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696949963149 ""} { "Info" "ISGN_ENTITY_NAME" "3 b2d_ssd0 " "Found entity 3: b2d_ssd0" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696949963149 ""} { "Info" "ISGN_ENTITY_NAME" "4 b2d_ssd1 " "Found entity 4: b2d_ssd1" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696949963149 ""} { "Info" "ISGN_ENTITY_NAME" "5 b2d_ssd2 " "Found entity 5: b2d_ssd2" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696949963149 ""} { "Info" "ISGN_ENTITY_NAME" "6 b2d_ssd3 " "Found entity 6: b2d_ssd3" {  } { { "part5.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696949963149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696949963149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696949963156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux0 " "Elaborating entity \"mux\" for hierarchy \"mux:mux0\"" {  } { { "part5.sv" "mux0" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696949963247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd0 b2d_ssd0:H0 " "Elaborating entity \"b2d_ssd0\" for hierarchy \"b2d_ssd0:H0\"" {  } { { "part5.sv" "H0" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696949963268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd1 b2d_ssd1:H1 " "Elaborating entity \"b2d_ssd1\" for hierarchy \"b2d_ssd1:H1\"" {  } { { "part5.sv" "H1" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696949963301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd2 b2d_ssd2:H2 " "Elaborating entity \"b2d_ssd2\" for hierarchy \"b2d_ssd2:H2\"" {  } { { "part5.sv" "H2" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696949963323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd3 b2d_ssd3:H3 " "Elaborating entity \"b2d_ssd3\" for hierarchy \"b2d_ssd3:H3\"" {  } { { "part5.sv" "H3" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab1/part5/part5.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696949963350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696949965935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696949967096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696949967096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696949967211 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696949967211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696949967211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696949967211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696949967276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 19:59:27 2023 " "Processing ended: Tue Oct 10 19:59:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696949967276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696949967276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696949967276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696949967276 ""}
