// Seed: 1545465989
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input wor id_3,
    output supply0 id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    output logic id_5,
    input wire id_6,
    input wor id_7,
    input tri id_8
);
  assign id_1 = id_0;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_4
  );
  always @(-1'b0) id_5 <= -1;
  logic id_10;
  wire  id_11;
endmodule
