{
    "pips": {},
    "sites": [],
    "tile_type": "HCLK_DSP_L",
    "wires": [
        "HCLK_DSP_ACIN0",
        "HCLK_DSP_ACIN1",
        "HCLK_DSP_ACIN10",
        "HCLK_DSP_ACIN11",
        "HCLK_DSP_ACIN12",
        "HCLK_DSP_ACIN13",
        "HCLK_DSP_ACIN14",
        "HCLK_DSP_ACIN15",
        "HCLK_DSP_ACIN16",
        "HCLK_DSP_ACIN17",
        "HCLK_DSP_ACIN18",
        "HCLK_DSP_ACIN19",
        "HCLK_DSP_ACIN2",
        "HCLK_DSP_ACIN20",
        "HCLK_DSP_ACIN21",
        "HCLK_DSP_ACIN22",
        "HCLK_DSP_ACIN23",
        "HCLK_DSP_ACIN24",
        "HCLK_DSP_ACIN25",
        "HCLK_DSP_ACIN26",
        "HCLK_DSP_ACIN27",
        "HCLK_DSP_ACIN28",
        "HCLK_DSP_ACIN29",
        "HCLK_DSP_ACIN3",
        "HCLK_DSP_ACIN4",
        "HCLK_DSP_ACIN5",
        "HCLK_DSP_ACIN6",
        "HCLK_DSP_ACIN7",
        "HCLK_DSP_ACIN8",
        "HCLK_DSP_ACIN9",
        "HCLK_DSP_BCIN0",
        "HCLK_DSP_BCIN1",
        "HCLK_DSP_BCIN10",
        "HCLK_DSP_BCIN11",
        "HCLK_DSP_BCIN12",
        "HCLK_DSP_BCIN13",
        "HCLK_DSP_BCIN14",
        "HCLK_DSP_BCIN15",
        "HCLK_DSP_BCIN16",
        "HCLK_DSP_BCIN17",
        "HCLK_DSP_BCIN2",
        "HCLK_DSP_BCIN3",
        "HCLK_DSP_BCIN4",
        "HCLK_DSP_BCIN5",
        "HCLK_DSP_BCIN6",
        "HCLK_DSP_BCIN7",
        "HCLK_DSP_BCIN8",
        "HCLK_DSP_BCIN9",
        "HCLK_DSP_CARRYCASCIN",
        "HCLK_DSP_CK_BUFHCLK0",
        "HCLK_DSP_CK_BUFHCLK1",
        "HCLK_DSP_CK_BUFHCLK10",
        "HCLK_DSP_CK_BUFHCLK11",
        "HCLK_DSP_CK_BUFHCLK2",
        "HCLK_DSP_CK_BUFHCLK3",
        "HCLK_DSP_CK_BUFHCLK4",
        "HCLK_DSP_CK_BUFHCLK5",
        "HCLK_DSP_CK_BUFHCLK6",
        "HCLK_DSP_CK_BUFHCLK7",
        "HCLK_DSP_CK_BUFHCLK8",
        "HCLK_DSP_CK_BUFHCLK9",
        "HCLK_DSP_CK_BUFRCLK0",
        "HCLK_DSP_CK_BUFRCLK1",
        "HCLK_DSP_CK_BUFRCLK2",
        "HCLK_DSP_CK_BUFRCLK3",
        "HCLK_DSP_CK_IN0",
        "HCLK_DSP_CK_IN1",
        "HCLK_DSP_CK_IN10",
        "HCLK_DSP_CK_IN11",
        "HCLK_DSP_CK_IN12",
        "HCLK_DSP_CK_IN13",
        "HCLK_DSP_CK_IN2",
        "HCLK_DSP_CK_IN3",
        "HCLK_DSP_CK_IN4",
        "HCLK_DSP_CK_IN5",
        "HCLK_DSP_CK_IN6",
        "HCLK_DSP_CK_IN7",
        "HCLK_DSP_CK_IN8",
        "HCLK_DSP_CK_IN9",
        "HCLK_DSP_MULTSIGNIN",
        "HCLK_DSP_PCIN0",
        "HCLK_DSP_PCIN1",
        "HCLK_DSP_PCIN10",
        "HCLK_DSP_PCIN11",
        "HCLK_DSP_PCIN12",
        "HCLK_DSP_PCIN13",
        "HCLK_DSP_PCIN14",
        "HCLK_DSP_PCIN15",
        "HCLK_DSP_PCIN16",
        "HCLK_DSP_PCIN17",
        "HCLK_DSP_PCIN18",
        "HCLK_DSP_PCIN19",
        "HCLK_DSP_PCIN2",
        "HCLK_DSP_PCIN20",
        "HCLK_DSP_PCIN21",
        "HCLK_DSP_PCIN22",
        "HCLK_DSP_PCIN23",
        "HCLK_DSP_PCIN24",
        "HCLK_DSP_PCIN25",
        "HCLK_DSP_PCIN26",
        "HCLK_DSP_PCIN27",
        "HCLK_DSP_PCIN28",
        "HCLK_DSP_PCIN29",
        "HCLK_DSP_PCIN3",
        "HCLK_DSP_PCIN30",
        "HCLK_DSP_PCIN31",
        "HCLK_DSP_PCIN32",
        "HCLK_DSP_PCIN33",
        "HCLK_DSP_PCIN34",
        "HCLK_DSP_PCIN35",
        "HCLK_DSP_PCIN36",
        "HCLK_DSP_PCIN37",
        "HCLK_DSP_PCIN38",
        "HCLK_DSP_PCIN39",
        "HCLK_DSP_PCIN4",
        "HCLK_DSP_PCIN40",
        "HCLK_DSP_PCIN41",
        "HCLK_DSP_PCIN42",
        "HCLK_DSP_PCIN43",
        "HCLK_DSP_PCIN44",
        "HCLK_DSP_PCIN45",
        "HCLK_DSP_PCIN46",
        "HCLK_DSP_PCIN47",
        "HCLK_DSP_PCIN5",
        "HCLK_DSP_PCIN6",
        "HCLK_DSP_PCIN7",
        "HCLK_DSP_PCIN8",
        "HCLK_DSP_PCIN9"
    ]
}
