$date
	Mon Feb 22 16:16:23 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_tb $end
$var wire 1 ! monostabler $end
$var wire 1 " pulse $end
$var wire 1 # openpulser $end
$var wire 1 $ monostable $end
$var wire 2 % instructA [1:0] $end
$var wire 2 & instruct [1:0] $end
$var wire 1 ' enabled_sta $end
$var wire 1 ( enabled $end
$var wire 1 ) adder_to_stat $end
$var wire 2 * adder_to_out [1:0] $end
$var wire 2 + PC [1:0] $end
$var reg 2 , Resetter [1:0] $end
$var reg 1 - clock $end
$var reg 2 . constant [1:0] $end
$var reg 2 / out [1:0] $end
$var reg 1 0 status $end
$scope module checkers $end
$var wire 1 ( enabling $end
$var wire 2 1 checked [1:0] $end
$var wire 2 2 check [1:0] $end
$upscope $end
$scope module hlt $end
$var wire 1 - clk $end
$var wire 2 3 instruct [1:0] $end
$var wire 1 " pulses $end
$var wire 1 4 w1 $end
$var wire 1 5 w2 $end
$upscope $end
$scope module inc $end
$var wire 2 6 instruct [1:0] $end
$var wire 2 7 prev_value [1:0] $end
$var wire 1 " pulser $end
$var wire 1 8 w1 $end
$var wire 2 9 value [1:0] $end
$var wire 1 ) sta $end
$var reg 1 $ mn $end
$scope module adder $end
$var wire 2 : a [1:0] $end
$var wire 1 ) stat $end
$var wire 1 ; w0 $end
$var wire 1 < w1 $end
$var wire 1 = w2 $end
$var wire 1 > w3 $end
$var wire 1 ? w_stat $end
$var wire 1 @ w_sum0 $end
$var wire 1 A w_sum1 $end
$var wire 2 B sum [1:0] $end
$upscope $end
$upscope $end
$scope module jnoo $end
$var wire 2 C instruct [1:0] $end
$var wire 1 # openpulse $end
$var wire 1 " pulses $end
$var wire 1 0 sta $end
$var wire 1 D w1 $end
$var wire 1 E w2 $end
$var wire 1 F notenabling_sta $end
$var wire 1 G notenabling $end
$var wire 1 ' enabling_sta $end
$var wire 1 ( enabling $end
$var reg 1 H openpulser $end
$var reg 1 I pulser $end
$var reg 1 J r $end
$var reg 1 K s $end
$scope module dff3 $end
$var wire 1 I clk $end
$var wire 1 D d $end
$var wire 1 J r $end
$var wire 1 K s $end
$var reg 1 ( q $end
$var reg 1 G qbar $end
$upscope $end
$scope module dff4 $end
$var wire 1 I clk $end
$var wire 1 E d $end
$var wire 1 J r $end
$var wire 1 K s $end
$var reg 1 ' q $end
$var reg 1 F qbar $end
$upscope $end
$upscope $end
$scope module pc $end
$var wire 2 L R [1:0] $end
$var wire 1 " clk $end
$var wire 1 ' enabled $end
$var wire 1 # openpulse $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 O w3 $end
$var wire 1 P w4 $end
$var wire 2 Q selectN [1:0] $end
$var wire 2 R select [1:0] $end
$var wire 2 S jno [1:0] $end
$var wire 2 T S [1:0] $end
$var wire 2 U R_temp [1:0] $end
$var wire 2 V D [1:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 W d $end
$var wire 1 X r $end
$var wire 1 Y s $end
$var reg 1 Z q $end
$var reg 1 [ qbar $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 \ d $end
$var wire 1 ] r $end
$var wire 1 ^ s $end
$var reg 1 _ q $end
$var reg 1 ` qbar $end
$upscope $end
$upscope $end
$scope module ram1 $end
$var wire 2 a addr [1:0] $end
$var wire 2 b data [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx b
bx a
x`
x_
0^
0]
x\
x[
xZ
0Y
0X
xW
bx V
b0 U
b0 T
bx S
bx R
bx Q
0P
0O
xN
xM
b0 L
0K
0J
0I
0H
1G
1F
xE
xD
bx C
b1 B
0A
1@
0?
0>
0=
0<
0;
b0 :
b1 9
08
b0 7
bx 6
x5
x4
bx 3
bx 2
bx 1
00
b0 /
b1 .
0-
b0 ,
bx +
b1 *
0)
0(
0'
bx &
bx %
0$
0#
0"
0!
$end
#1
15
04
0D
0E
0\
1W
b1 V
b0 %
b0 1
b0 3
b0 6
b0 C
0N
0M
1[
b0 &
b0 2
b0 S
b0 b
0Z
b11 Q
1`
b0 +
b0 R
b0 a
0_
1X
1]
b11 U
b11 ,
b11 L
#2
0X
0]
b0 U
b0 ,
b0 L
#4
18
1"
1-
#5
b10 *
b10 9
b10 B
1A
0@
1;
b1 /
b1 7
b1 :
1\
08
1D
1E
0W
b10 V
1N
b1 %
b1 1
b1 3
b1 6
b1 C
1!
1$
b10 Q
0[
b1 &
b1 2
b1 S
b1 b
b1 +
b1 R
b1 a
1Z
#6
1I
#7
0D
0E
b11 %
b11 1
b11 3
b11 6
b11 C
0!
0G
1(
0F
1'
0$
#8
0"
0-
#12
1"
1-
#13
1W
1M
b11 V
0N
0`
1_
b1 Q
1[
b0 &
b0 2
b0 S
b0 b
b10 +
b10 R
b10 a
0Z
#14
0\
b1 V
0M
b11 Q
1`
b0 +
b0 R
b0 a
0_
1X
1]
b11 U
1O
1P
1#
1H
#16
0"
0-
#18
0X
0]
b0 U
0O
0P
0#
0H
#19
0I
#20
1"
1I
1-
#21
1\
1D
1E
0W
08
b10 V
1N
b1 %
b1 1
b1 3
b1 6
b1 C
b10 Q
0[
b1 &
b1 2
b1 S
b1 b
b1 +
b1 R
b1 a
1Z
1F
0'
1G
0(
0I
#22
b11 *
b11 9
b11 B
1<
1@
0;
b10 /
b10 7
b10 :
1!
1I
1$
#23
0D
0E
b11 %
b11 1
b11 3
b11 6
b11 C
0G
1(
0F
1'
#24
0!
0"
0$
0-
#28
1"
1-
#29
1W
1M
b11 V
0N
0`
1_
b1 Q
1[
b0 &
b0 2
b0 S
b0 b
b10 +
b10 R
b10 a
0Z
#30
0\
b1 V
0M
b11 Q
1`
b0 +
b0 R
b0 a
0_
1X
1]
b11 U
1O
1P
1#
1H
#32
0"
0-
#34
0X
0]
b0 U
0O
0P
0#
0H
#35
0I
#36
1"
1I
1-
#37
1\
1D
1E
0W
08
b10 V
1N
b1 %
b1 1
b1 3
b1 6
b1 C
b10 Q
0[
b1 &
b1 2
b1 S
b1 b
b1 +
b1 R
b1 a
1Z
1F
0'
1G
0(
0I
#38
1)
1?
b0 *
b0 9
b0 B
1>
0A
0@
1;
b11 /
b11 7
b11 :
1!
1I
1$
#39
0D
0E
b11 %
b11 1
b11 3
b11 6
b11 C
0G
1(
0F
1'
#40
0!
0"
0$
0-
#44
1"
1-
#45
1W
1M
b11 V
0N
0`
1_
b1 Q
1[
b0 &
b0 2
b0 S
b0 b
b10 +
b10 R
b10 a
0Z
#46
0\
b1 V
0M
b11 Q
1`
b0 +
b0 R
b0 a
0_
1X
1]
b11 U
1O
1P
1#
1H
#48
0"
0-
#50
0X
0]
b0 U
0O
0P
0#
0H
#51
0I
#52
1"
1I
1-
#53
1\
1D
1E
0W
08
b10 V
1N
b1 %
b1 1
b1 3
b1 6
b1 C
b10 Q
0[
b1 &
b1 2
b1 S
b1 b
b1 +
b1 R
b1 a
1Z
1F
0'
1G
0(
0I
#54
0)
0?
b1 *
b1 9
b1 B
0>
0<
1@
0;
0E
10
b0 /
b0 7
b0 :
0!
1I
1$
#55
0D
b11 %
b11 1
b11 3
b11 6
b11 C
0G
1(
#56
0"
0$
0-
#60
1"
1-
#61
1W
1M
b11 V
0N
0`
1_
b1 Q
1[
b0 &
b0 2
b0 S
b0 b
b10 +
b10 R
b10 a
0Z
#62
1H
#64
0"
0-
#66
0H
#67
0I
#68
1"
1I
1-
#69
0"
05
0\
14
0W
08
0M
b0 V
b10 %
b10 1
b10 3
b10 6
b10 C
b0 Q
0[
b10 &
b10 2
b10 S
b10 b
b11 +
b11 R
b11 a
1Z
1G
0(
0I
#70
1$
#72
0$
0-
#76
1-
#80
0-
#82
