{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539299166236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539299166236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 20:06:06 2018 " "Processing started: Thu Oct 11 20:06:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539299166236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539299166236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpmult -c fpmult " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpmult -c fpmult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539299166237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539299166711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alt_fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpmult_altfp_mult_0gr-RTL " "Found design unit 1: alt_fpmult_altfp_mult_0gr-RTL" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpmult-RTL " "Found design unit 2: alt_fpmult-RTL" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167220 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpmult_altfp_mult_0gr " "Found entity 1: alt_fpmult_altfp_mult_0gr" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167220 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpmult " "Found entity 2: alt_fpmult" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299167220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult-behavioral " "Found design unit 1: fpmult-behavioral" {  } { { "fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/fpmult.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167224 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult " "Found entity 1: fpmult" {  } { { "fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/fpmult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299167224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpmult " "Elaborating entity \"fpmult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539299167353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult alt_fpmult:alt_fpmult_inst " "Elaborating entity \"alt_fpmult\" for hierarchy \"alt_fpmult:alt_fpmult_inst\"" {  } { { "fpmult.vhd" "alt_fpmult_inst" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/fpmult.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult_altfp_mult_0gr alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component " "Elaborating entity \"alt_fpmult_altfp_mult_0gr\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\"" {  } { { "alt_fpmult.vhd" "alt_fpmult_altfp_mult_0gr_component" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "alt_fpmult.vhd" "exp_add_adder" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539299167504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167505 ""}  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539299167505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgi " "Found entity 1: add_sub_kgi" {  } { { "db/add_sub_kgi.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/db/add_sub_kgi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299167569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kgi alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_kgi:auto_generated " "Elaborating entity \"add_sub_kgi\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_kgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "alt_fpmult.vhd" "exp_adj_adder" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167598 ""}  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539299167598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299167661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "alt_fpmult.vhd" "exp_bias_subtr" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167696 ""}  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539299167696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299167758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "alt_fpmult.vhd" "man_round_adder" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167781 ""}  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539299167781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299167844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299167844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "alt_fpmult.vhd" "man_product2_mult" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539299167952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299167953 ""}  } { { "alt_fpmult.vhd" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/alt_fpmult.vhd" 1455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539299167953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ft " "Found entity 1: mult_2ft" {  } { { "db/mult_2ft.tdf" "" { Text "C:/Users/Victor Santos/Documents/FPGA/library/fpmult/db/mult_2ft.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539299168020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539299168020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ft alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated " "Elaborating entity \"mult_2ft\" for hierarchy \"alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_2ft:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539299168022 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1539299168236 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1539299168236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539299169177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539299169177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539299169275 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539299169275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539299169275 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1539299169275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539299169275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539299169326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 20:06:09 2018 " "Processing ended: Thu Oct 11 20:06:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539299169326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539299169326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539299169326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539299169326 ""}
