
---------- Begin Simulation Statistics ----------
final_tick                                   77921500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850876                       # Number of bytes of host memory used
host_op_rate                                   128782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.92                       # Real time elapsed on the host
host_tick_rate                               19877482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500003                       # Number of instructions simulated
sim_ops                                        504832                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000078                       # Number of seconds simulated
sim_ticks                                    77921500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.302339                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   70314                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                70808                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               783                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             74556                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                   77161                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         3886                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        67634                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         3764                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        67756                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           57                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         8267                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          117                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           19                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            8                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          149                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           18                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           49                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         8280                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          165                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           60                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            6                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        16378                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          359                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        24073                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          181                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            5                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           37                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        13097                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          355                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2           50                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           10                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          121                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         8175                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8           24                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           24                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          156                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11           50                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12            7                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         8367                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           78                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           61                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        16379                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          350                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22           12                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        24076                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           20                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        57693                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            7                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           57                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     508                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    210708                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   211838                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               551                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      73188                       # Number of branches committed
system.cpu.commit.bw_lim_events                 10553                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10886                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500067                       # Number of instructions committed
system.cpu.commit.committedOps                 504896                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       113070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.465340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.296748                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32049     28.34%     28.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7532      6.66%     35.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2243      1.98%     36.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1686      1.49%     38.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1162      1.03%     39.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1766      1.56%     41.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2635      2.33%     43.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53444     47.27%     90.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10553      9.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       113070                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  303                       # Number of function calls committed.
system.cpu.commit.int_insts                    429575                       # Number of committed integer instructions.
system.cpu.commit.loads                        138548                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           290404     57.52%     57.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             467      0.09%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            254      0.05%     57.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           1016      0.20%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            395      0.08%     57.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          1397      0.28%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1397      0.28%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             14      0.00%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc           142      0.03%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.01%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.01%     58.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.01%     58.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            158      0.03%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          138548     27.44%     86.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          70578     13.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            504896                       # Class of committed instruction
system.cpu.commit.refs                         209126                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      7513                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500003                       # Number of Instructions Simulated
system.cpu.committedOps                        504832                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.311688                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.311688                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 26976                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   236                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                70208                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 520454                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    16724                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     65431                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    583                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   799                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5064                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       77161                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7035                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         96386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   475                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         518676                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1630                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.495114                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              17557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              70837                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.328153                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             114778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.579832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.272070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    36078     31.43%     31.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1462      1.27%     32.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1349      1.18%     33.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1159      1.01%     34.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2004      1.75%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1104      0.96%     37.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1410      1.23%     38.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65665     57.21%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4547      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               114778                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  647                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    74195                       # Number of branches executed
system.cpu.iew.exec_nop                           100                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.284873                       # Inst execution rate
system.cpu.iew.exec_refs                       211263                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      71270                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1783                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                140267                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               161                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                71911                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              515902                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                139993                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               904                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                511931                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1782                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    583                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1788                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           490                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              101                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1713                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1332                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          468                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            179                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    640410                       # num instructions consuming a value
system.cpu.iew.wb_count                        510629                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560477                       # average fanout of values written-back
system.cpu.iew.wb_producers                    358935                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.276518                       # insts written-back per cycle
system.cpu.iew.wb_sent                         511237                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   710370                       # number of integer regfile reads
system.cpu.int_regfile_writes                  360360                       # number of integer regfile writes
system.cpu.ipc                               3.208335                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.208335                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                295768     57.67%     57.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  470      0.09%     57.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     57.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 254      0.05%     57.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                1016      0.20%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 395      0.08%     58.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1399      0.27%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1399      0.27%     58.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  14      0.00%     58.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                143      0.03%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.01%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.01%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.01%     58.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 161      0.03%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               140234     27.34%     86.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               71442     13.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 512838                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002693                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     209     15.13%     15.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   53      3.84%     18.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.07%     19.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.07%     19.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.14%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     19.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    888     64.30%     83.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   227     16.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 506504                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1126563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       503084                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            518723                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     515766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    512838                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  36                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                87                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8901                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        114778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.468086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.104646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29255     25.49%     25.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4516      3.93%     29.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3470      3.02%     32.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3851      3.36%     35.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4831      4.21%     40.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8460      7.37%     47.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7457      6.50%     53.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               40041     34.89%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12897     11.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          114778                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.290693                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7704                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              15356                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         7545                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8041                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               140                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              143                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               140267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               71911                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  384325                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4546                       # number of misc regfile writes
system.cpu.numCycles                           155845                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3641                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                576355                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1335                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    19561                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    246                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                966818                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 518388                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              590184                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     67611                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  14155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    583                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17686                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13788                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           718018                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5696                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                196                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     26812                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            11778                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       618039                       # The number of ROB reads
system.cpu.rob.rob_writes                     1033309                       # The number of ROB writes
system.cpu.timesIdled                             403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    11402                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6325                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                586                       # Transaction distribution
system.membus.trans_dist::ReadExReq               183                       # Transaction distribution
system.membus.trans_dist::ReadExResp              183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           586                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1286                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1520500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4080250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          288                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          519                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          519                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       227136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 266752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018758                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2841     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2842                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4244500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3000000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            744000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1543                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1554                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                1543                       # number of overall hits
system.l2.overall_hits::total                    1554                       # number of overall hits
system.l2.demand_misses::.cpu.inst                485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                284                       # number of demand (read+write) misses
system.l2.demand_misses::total                    769                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               485                       # number of overall misses
system.l2.overall_misses::.cpu.data               284                       # number of overall misses
system.l2.overall_misses::total                   769                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38718000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61807500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38718000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23089500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61807500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1827                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1827                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.155446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.331037                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.155446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.331037                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79830.927835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81301.056338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80373.862159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79830.927835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81301.056338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80373.862159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54117500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54117500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.155446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.331037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.155446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.331037                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69830.927835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71301.056338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70373.862159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69830.927835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71301.056338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70373.862159                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1722                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1356                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.118908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79352.459016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79352.459016                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12691500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12691500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.118908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69352.459016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69352.459016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38718000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38718000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79830.927835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79830.927835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33868000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33868000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69830.927835                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69830.927835                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8568000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8568000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.350694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.350694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84831.683168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84831.683168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.350694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.350694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74831.683168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74831.683168                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          517                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             517                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.996146                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.996146                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      9885500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9885500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.996146                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.996146                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19120.889749                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19120.889749                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   678.880608                       # Cycle average of tags in use
system.l2.tags.total_refs                        4281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.363914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     109.181954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       378.622224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       191.076431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020718                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029877                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     39365                       # Number of tag accesses
system.l2.tags.data_accesses                    39365                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 769                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         398349621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         233260397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             631610018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    398349621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        398349621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        398349621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        233260397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            631610018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8027000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22445750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10438.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29188.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      589                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.422222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.167321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.322320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           63     35.00%     35.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     25.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     19.44%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.78%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.78%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      3.89%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.78%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.11%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      7.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          180                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  49216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       631.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    631.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      73151500                       # Total gap between requests
system.mem_ctrls.avgGap                      95125.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 398349621.093023121357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233260396.681275397539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13904500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8541250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28669.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30074.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1899240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         20763390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         12514080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           41869860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.333855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     32351500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2385250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     43184750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               928200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               493350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3591420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27092670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7184160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           45436200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.102225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     18353000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2385250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     57183250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6394                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6394                       # number of overall hits
system.cpu.icache.overall_hits::total            6394                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          640                       # number of overall misses
system.cpu.icache.overall_misses::total           640                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49315499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49315499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49315499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49315499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7034                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090987                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.090987                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090987                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.090987                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77055.467188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77055.467188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77055.467188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77055.467188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          628                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.icache.writebacks::total               123                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39589499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39589499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39589499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39589499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.070515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.070515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.070515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.070515                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79817.538306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79817.538306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79817.538306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79817.538306                       # average overall mshr miss latency
system.cpu.icache.replacements                    123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6394                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49315499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49315499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.090987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77055.467188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77055.467188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39589499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39589499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.070515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.070515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79817.538306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79817.538306                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           300.123792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.891129                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   300.123792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.586179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.586179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14564                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187433                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       187455                       # number of overall hits
system.cpu.dcache.overall_hits::total          187455                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        22719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22721                       # number of overall misses
system.cpu.dcache.overall_misses::total         22721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    303350528                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    303350528                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    303350528                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    303350528                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       210152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       210152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       210176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       210176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.108107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.108105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108105                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13352.283463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13352.283463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13351.108138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13351.108138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10734                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.317406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1722                       # number of writebacks
system.cpu.dcache.writebacks::total              1722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20375                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20375                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     58209087                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     58209087                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     58371587                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     58371587                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24833.228242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24833.228242                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24881.324382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24881.324382                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1834                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       139132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          139132                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19300500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19300500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       139592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       139592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41957.608696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41957.608696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37854.895105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37854.895105                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21743                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    267369438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    267369438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        70044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        70044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.310419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.310419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12296.805317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12296.805317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20201                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31217997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31217997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20245.134241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20245.134241                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     16680590                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     16680590                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32326.724806                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32326.724806                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16164590                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16164590                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31326.724806                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31326.724806                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           360.886272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.920716                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   360.886272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.704856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.704856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            422776                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           422776                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     77921500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     77921500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
