<?xml version='1.0' encoding='utf-8'?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
	<name>WB32F10x</name>
	<version>1.2</version>
	<description>WB32F10x</description>
	<licenseText>ARM Limited (ARM) is supplying this software for use with Cortex-M
processor based microcontroller, but can be equally used for other
suitable  processor architectures. This file can be freely distributed.
Modifications to this file shall be clearly marked.

THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.</licenseText>
	<cpu>
		<name>CM3</name>
		<revision>r2p0</revision>
		<endian>little</endian>
		<mpuPresent>true</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>4</nvicPrioBits>
		<vendorSystickConfig>false</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>
	<width>32</width>
	<size>0x20</size>
	<resetValue>0x0</resetValue>
	<resetMask>0xFFFFFFFF</resetMask>
	<peripherals>
		<peripheral>
			<name>CRC</name>
			<description>Cyclic Redundancy Check</description>
			<groupName>CRC</groupName>
			<baseAddress>0x40014800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODE</name>
					<displayName>MODE</displayName>
					<description>CRC mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CRC_POLY</name>
							<description>Select CRC polynomial field</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>BIT_RVS_WR</name>
							<description>Select bit order for CRC_WR_DATA</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMPL_WR</name>
							<description>Select one's complement for CRC_WR_DATA</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BIT_RVS_SUM</name>
							<description>Select bit order revers for CRC_SUM</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMPL_SUM</name>
							<description>Select one's complement for CRC_SUM</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEED_OP</name>
							<description>CRC seed option set</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SEED_SET</name>
							<description>Load seed to CRC generator</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SEED</name>
					<displayName>SEED</displayName>
					<description>CRC seed register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>SEED</name>
							<description>CRC seed value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SUM</name>
					<displayName>SUM</displayName>
					<description>CRC checksum register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>SUM</name>
							<description>CRC checksum</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WDATA</name>
					<displayName>WDATA</displayName>
					<description>CRC data register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WDATA</name>
							<description>CRC data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RNG</name>
			<description>Random Number Generator</description>
			<groupName>RNG</groupName>
			<baseAddress>0x4000B800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RAND</name>
					<displayName>RAND</displayName>
					<description>Random number generator register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RAND</name>
							<description>Generated 8-bit random number</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STOP</name>
					<displayName>STOP</displayName>
					<description>RNG STOP register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>STOP</name>
							<description>RNG STOP control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>REC</name>
					<displayName>REC</displayName>
					<description>RNG Record register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>REC</name>
							<description>The random data being read last time</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>PWR</name>
			<description>Power control</description>
			<groupName>PWR</groupName>
			<baseAddress>0x40010000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CR0</name>
					<displayName>CR0</displayName>
					<description>Power control register 0</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DBP</name>
							<description>Disable the write protection for backup domain registers</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>REGMODE</name>
							<description>Configure the state of the voltage regulator when it enters stop mode</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FCLKSD</name>
							<description>Reduce the frequency of Cortex ® -M3 FCLK</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PDDS</name>
							<description>Configure the working state of the device when the Cortex ® -M3 enters deep sleep mode</description>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REGCFG</name>
							<description>Configure the voltage change direction of the voltage regulator</description>
							<bitOffset>7</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>REGLVL</name>
							<description>Configure the step value of the voltage regulator</description>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>FREGMODE</name>
							<description>Configure the state of the flash regulator when it enters stop mode</description>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>BGMODE</name>
							<description>Configure the status of the bandgap when it enters the stop mode</description>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PORMODE</name>
							<description>Configure the status of the POR BG when it enters stop mode</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLASHMODE</name>
							<description>Configure the state of the flash memory when it enters stop mode</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>S32KMODE</name>
							<description>Configure the state of 32K SRAM when it enters stop mode</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>S4KMODE</name>
							<description>Configure the state of 4K SRAM when it enters stop mode</description>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR1</name>
					<displayName>CR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CWUF</name>
							<description>Clear WUF flag bit</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSBF</name>
							<description>Clear SBF flag bit</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSPF</name>
							<description>Clear SPF flag bit</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CCKF</name>
							<description>Clear CKF flag bit</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR2</name>
					<displayName>CR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>EWUP</name>
							<description>Enable WKUP pin</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR0</name>
					<displayName>SR0</displayName>
					<description>Status register 0</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PVD0</name>
							<description>PVD output</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SR1</name>
					<displayName>SR1</displayName>
					<description>Status register 1</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WUF</name>
							<description>Wakeup flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SBF</name>
							<description>Standby flag</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPF</name>
							<description>Stop flag</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CKF</name>
							<description>CKF Flag</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPREG0</name>
					<displayName>GPREG0</displayName>
					<description>General purpose register 0</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>GPREG0</name>
							<description>General purpose register 0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPREG1</name>
					<displayName>GPREG1</displayName>
					<description>General purpose register 1</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>GPREG1</name>
							<description>General purpose register 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGR</name>
					<displayName>CFGR</displayName>
					<description>Configuration register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x000003BE</resetValue>
					<fields>
						<field>
							<name>LPCFG</name>
							<description>Configure the time to enter and exit low power mode</description>
							<bitOffset>0</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ANAKEY1</name>
					<displayName>ANAKEY1</displayName>
					<description>Analog enable register 1</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ANAKEY1</name>
							<description>Analog enable register 1</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ANAKEY2</name>
					<displayName>ANAKEY2</displayName>
					<description>Analog enable register 2</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ANAKEY2</name>
							<description>Analog enable register 2</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>BKP</name>
			<description>Backup registers</description>
			<groupName>BKP</groupName>
			<baseAddress>0x40015C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>RTCCR</name>
					<displayName>RTCCR</displayName>
					<description>RTC signal output control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CAL</name>
							<description>RTC clock calibration value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>COO</name>
							<description>RTC clock calibration output enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ASOE</name>
							<description>RTC alarm or second signal output enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ASOS</name>
							<description>RTC output selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CR</name>
					<displayName>CR</displayName>
					<description>Tamper pin control register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TPE</name>
							<description>TAMPER detection enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TPAL</name>
							<description>TAMPER pin active level</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CSR</name>
					<displayName>CSR</displayName>
					<description>Tamper control and status register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CTE</name>
							<description>Tamper event reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTI</name>
							<description>Tamper interrupt reset</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TPIE</name>
							<description>Tamper interrupt enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TEF</name>
							<description>Tamper event flag</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIF</name>
							<description>Tamper interrupt flag</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<dim>21</dim>
					<dimIncrement>4</dimIncrement>
					<dimIndex>1-21</dimIndex>
					<name>DR%s</name>
					<displayName>DR%s</displayName>
					<description>Backup data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DATA</name>
							<description>Backup data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BDCR</name>
					<displayName>BDCR</displayName>
					<description>Backup domain control register</description>
					<addressOffset>0x100</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LSEON</name>
							<description>External low-speed oscillator enable Set and cleared by software</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSERDY</name>
							<description>External low-speed oscillator ready</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LSEBYP</name>
							<description>External Low-speed oscillator bypass</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RTCSEL</name>
							<description>RTC clock source selection</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>RTCEN</name>
							<description>RTC clock enable control, software set or clear this bit</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>AFIO</name>
			<description>AFIO registers</description>
			<groupName>AFIO</groupName>
			<baseAddress>0x40001400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>EXTICR1</name>
					<displayName>EXTICR1</displayName>
					<description>External interrupt configuration register 1</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-3</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTICR2</name>
					<displayName>EXTICR2</displayName>
					<description>External interrupt configuration register 2</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>4-7</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTICR3</name>
					<displayName>EXTICR3</displayName>
					<description>External interrupt configuration register 3</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-11</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EXTICR4</name>
					<displayName>EXTICR4</displayName>
					<description>External interrupt configuration register 4</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>4</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>12-15</dimIndex>
							<name>EXTI%s</name>
							<description>EXTI x configuration %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOA</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push-Pull</name>
									<description>Output push-pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open-Drain</name>
									<description>Output open-drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOB</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push-Pull</name>
									<description>Output push-pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open-Drain</name>
									<description>Output open-drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOC</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push-Pull</name>
									<description>Output push-pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open-Drain</name>
									<description>Output open-drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>GPIOD</name>
			<description>General-purpose and alternate-function I/O</description>
			<groupName>GPIO</groupName>
			<baseAddress>0x40000C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MODER</name>
					<displayName>MODER</displayName>
					<description>GPIO port mode register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>MODER%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Mode</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Input</name>
									<description>Input mode</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Output</name>
									<description>General purpose output mode</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Alternate</name>
									<description>Alternate function mode</description>
									<value>2</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Analog</name>
									<description>Analog mode</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OTYPER</name>
					<displayName>OTYPER</displayName>
					<description>GPIO port output type register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OTYPE%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[0:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Otype</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Push-Pull</name>
									<description>Output push-pull</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Open-Drain</name>
									<description>Output open-drain</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>OSPEEDR</name>
					<displayName>OSPEEDR</displayName>
					<description>GPIO port output speed register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>OSPEEDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Speed</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Speed</name>
									<description>High speed</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Speed</name>
									<description>Low speed</description>
									<value>1</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>PUPDR</name>
					<displayName>PUPDR</displayName>
					<description>GPIO port pull-up/pull-down register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>PUPDR%s</name>
							<description>Port x configuration bits %s</description>
							<bitRange>[1:0]</bitRange>
							<enumeratedValues>
								<name>GPIO_Pupd</name>
								<usage>read-write</usage>
								<enumeratedValue>
									<name>Pull</name>
									<description>No pull-up or pull-down</description>
									<value>0</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-up</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Pull-down</description>
									<value>1</value>
								</enumeratedValue>
								<enumeratedValue>
									<name>Pull</name>
									<description>Reserved</description>
									<value>3</value>
								</enumeratedValue>
							</enumeratedValues>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<displayName>IDR</displayName>
					<description>GPIO port input data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>IDR%s</name>
							<description>Port input data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ODR</name>
					<displayName>ODR</displayName>
					<description>GPIO port output data register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>0DR%s</name>
							<description>Port putput data %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BSRR</name>
					<displayName>BSRR</displayName>
					<description>GPIO port bit set/reset register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BS%s</name>
							<description>Port x set bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>BR%s</name>
							<description>Port x reset bit %s</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LCKR</name>
					<displayName>LCKR</displayName>
					<description>GPIO port configuration lock register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>LCK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LCKK</name>
							<description>This bit can be read any time. It can only be modified using the lock key write sequence</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRL</name>
					<displayName>AFRL</displayName>
					<description>GPIO alternate function low register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>0-7</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AFRH</name>
					<displayName>AFRH</displayName>
					<description>GPIO alternate function high register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>8</dim>
							<dimIncrement>4</dimIncrement>
							<dimIndex>8-15</dimIndex>
							<name>AFR%s</name>
							<description>Alternate function selection for port x pin %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SMIT</name>
					<displayName>SMIT</displayName>
					<description>GPIO Port Schmitt Register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000007</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>SMIT%s</name>
							<description>Port x configuration bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CURRENT</name>
					<displayName>CURRENT</displayName>
					<description>GPIO Port driver register</description>
					<addressOffset>0X2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>2</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CURRENT%s</name>
							<description>Port x configuration bits %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGMSK</name>
					<displayName>CFGMSK</displayName>
					<description>GPIO Port configuration auxiliary register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<dim>16</dim>
							<dimIncrement>1</dimIncrement>
							<dimIndex>0-15</dimIndex>
							<name>CFGMSK%s</name>
							<description>Port x lock bit %s</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SYS</name>
			<description>System configuration</description>
			<groupName>SYS</groupName>
			<baseAddress>0x40016400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ID</name>
					<displayName>ID</displayName>
					<description>ID Register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x3A000000</resetValue>
					<resetMask>0xFF000000</resetMask>
					<fields>
						<field>
							<name>MASK_VER</name>
							<description>MASK version</description>
							<bitOffset>14</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CHIP_ID</name>
							<description>Part No</description>
							<bitOffset>18</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMSZ</name>
					<displayName>MEMSZ</displayName>
					<description>Memory control Register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>FLASH_SIZE</name>
							<description>FLASH density</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SRAM_SIZE</name>
							<description>SRAM density</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BTCR</name>
					<displayName>BTCR</displayName>
					<description>Security control Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>RD_PROT</name>
							<description>Read protection control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWD_DIS</name>
							<description>SWD control</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SRAM_DIS</name>
							<description>SRAM boot contro</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMEM_DIS</name>
							<description>System memory boot control</description>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MEMWEN</name>
					<displayName>MEMWEN</displayName>
					<description>FLASH write protection register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>MAIN_WEN</name>
							<description>FLASH Write protection control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SENDEV</name>
					<displayName>SENDEV</displayName>
					<description>Secondary development control Register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>SENDEV_SIZE</name>
							<description>Secondary development code space control, the granuality is 1K Byte</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>SENDEV_EN</name>
							<description>Secondary development control</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RSTCR</name>
					<displayName>RSTCR</displayName>
					<description>Reboot control Register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>IWDG_EN</name>
							<description>IWDG start control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RST_STOP</name>
							<description>Stop mode reset control</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RST_STBY</name>
							<description>Standby Mode reset control</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IF4LCK</name>
					<displayName>IF4LCK</displayName>
					<description>Information block 4 protection register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF4LCK</name>
							<description>4th Information block Erase/Write control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IF5LCK</name>
					<displayName>IF5LCK</displayName>
					<description>Information block 5 protection register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF5LCK</name>
							<description>5th Information block Erase/Write control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IF6LCK</name>
					<displayName>IF6LCK</displayName>
					<description>Information block 6 protection register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF6LCK</name>
							<description>6th Information block Erase/Write control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IF7LCK</name>
					<displayName>IF7LCK</displayName>
					<description>Information block 7 protection register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFF0</resetMask>
					<fields>
						<field>
							<name>SYS_IF7LCK</name>
							<description>7th Information block Erase/Write control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BTSR</name>
					<displayName>BTSR</displayName>
					<description>Boot control Register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000002</resetValue>
					<fields>
						<field>
							<name>BOOT_MODE</name>
							<description>Boot mode</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>RCC</name>
			<description>Reset and Clock Control</description>
			<groupName>RCC</groupName>
			<baseAddress>0x40010C00</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PLLPRE</name>
					<displayName>PLLPRE</displayName>
					<description>PLL pre-divider control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>PLL pre-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>PLL ratio</description>
							<bitOffset>1</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SRCEN</name>
							<description>PLL pre-divider input clock enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLSRC</name>
					<displayName>PLLSRC</displayName>
					<description>PLL clock source selection register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>PLL clock source selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MAINCLKSRC</name>
					<displayName>MAINCLKSRC</displayName>
					<description>System clock source selection register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>main clock source selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MAINCLKUEN</name>
					<displayName>MAINCLKUEN</displayName>
					<description>System clock source update enable register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>ENA</name>
							<description>update main clock source</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USBPRE</name>
					<displayName>USBPRE</displayName>
					<description>USB clock pre-divider control register</description>
					<addressOffset>0x014</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>USB in clock pre-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>USB ratio</description>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SRCEN</name>
							<description>USB pre-divider input clock enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBPRE</name>
					<displayName>AHBPRE</displayName>
					<description>AHB clock pre-divider register</description>
					<addressOffset>0x018</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>AHB pre-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>AHB ratio</description>
							<bitOffset>1</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1PRE</name>
					<displayName>APB1PRE</displayName>
					<description>APB1 clock pre-divider control register</description>
					<addressOffset>0x01C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>APB1 pre-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>APB1 ratioo</description>
							<bitOffset>1</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SRCEN</name>
							<description>APB1 pre-divider input clock enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2PRE</name>
					<displayName>APB2PRE</displayName>
					<description>APB2 clock pre-divider control register</description>
					<addressOffset>0x020</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>APB2 pre-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>APB2 ratio</description>
							<bitOffset>1</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SRCEN</name>
							<description>APB2 pre-divider input clock enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MCLKPRE</name>
					<displayName>MCLKPRE</displayName>
					<description>I2S MCLK clock pre-divider control register</description>
					<addressOffset>0x024</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>I2S MCLK pre-divider enable (Divider enable)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>I2S clock ratio</description>
							<bitOffset>1</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SRCEN</name>
							<description>I2S MCLK pre-divider input clock enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SPRE</name>
					<displayName>I2SPRE</displayName>
					<description>I2S SCLK clock pre-divider control register</description>
					<addressOffset>0x028</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>I2S SCLK pre-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RATIO</name>
							<description>I2S sclk ratio</description>
							<bitOffset>1</bitOffset>
							<bitWidth>9</bitWidth>
						</field>
						<field>
							<name>SRCEN</name>
							<description>I2S SCLK pre-divider input clock enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MCLKSRC</name>
					<displayName>MCLKSRC</displayName>
					<description>I2S MCLK clock source selection register</description>
					<addressOffset>0x02C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>I2S MCLK clock source selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USBFIFOCLKSRC</name>
					<displayName>USBFIFOCLKSRC</displayName>
					<description>USB FIFO clock source selection register</description>
					<addressOffset>0x034</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SRC</name>
							<description>USB FIFO clock source selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MCOSEL</name>
					<displayName>MCOSEL</displayName>
					<description>Clock output selection register</description>
					<addressOffset>0x038</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>AHBCLK</name>
							<description>AHB clock output to MCO pin</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HSE</name>
							<description>HSE clock output to MCO pin</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MHSI</name>
							<description>MHSI(8MHz) output to MCO pin</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PLLDIV2</name>
							<description>PLL clock divided by 2 output to MCO pin</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MCLK</name>
							<description>I2S MCLK output to MCO pin</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR0</name>
					<displayName>AHBENR0</displayName>
					<description>AHB peripherals clock enable register0</description>
					<addressOffset>0x03C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000007B</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>IWDGEN</name>
							<description>IWDG clock enable control</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR1</name>
					<displayName>AHBENR1</displayName>
					<description>AHB peripherals clock enable register1</description>
					<addressOffset>0x040</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000003D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>USBEN</name>
							<description>USB control clock enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISOEN</name>
							<description>ISO7816 control clock enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLASHEN</name>
							<description>FLASH control clock enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CACHEEN</name>
							<description>CACHE control clock enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSEN</name>
							<description>SYS control clock enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAC1BREN</name>
							<description>DMAC1-APB1 bridge clock enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMAC2BREN</name>
							<description>DMAC2-APB2 bridge clock enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCSFMEN</name>
							<description>CRC and SFM clock enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBENR2</name>
					<displayName>AHBENR2</displayName>
					<description>AHB peripherals clock enable register2</description>
					<addressOffset>0X044</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000003</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BDIEN</name>
							<description>Battery domain interface clock enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1ENR</name>
					<displayName>APB1ENR</displayName>
					<description>APB1 peripherals clock enable register</description>
					<addressOffset>0x048</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC1EN</name>
							<description>DMAC1 control clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM1EN</name>
							<description>TIMER1 control clock enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2EN</name>
							<description>TIMER2 control clock enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM3EN</name>
							<description>TIMER3 control clock enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM4EN</name>
							<description>TIMER4 control clock enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIOAEN</name>
							<description>GPIOA control clock enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIOBEN</name>
							<description>GPIOB control clock enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIOCEN</name>
							<description>GPIOC control clock enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIODEN</name>
							<description>GPIOD control clock enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EXTIEN</name>
							<description>EXTI control clock enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AFIOEN</name>
							<description>AFIO control clock enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADCEN</name>
							<description>ADC control clock enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>QSPIEN</name>
							<description>QSPI control clock enable</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPIS1EN</name>
							<description>SPIS1 control clock enable</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART1EN</name>
							<description>UART1 control clock enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BMX1EN</name>
							<description>APB1 bus matrix clock enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2ENR</name>
					<displayName>APB2ENR</displayName>
					<description>APB2 peripherals clock enable register</description>
					<addressOffset>0x04C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC2EN</name>
							<description>DMAC2 control clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WWDGEN</name>
							<description>WWDG clock enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART2EN</name>
							<description>UART2 control clock enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART3EN</name>
							<description>UART3 control clock enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPIM2EN</name>
							<description>SPIM2 control clock enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPIS2EN</name>
							<description>SPIS2 control clock enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SEN</name>
							<description>I2S control clock enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C1EN</name>
							<description>I2C1 control clock enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C2EN</name>
							<description>I2C2 control clock enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RNGEN</name>
							<description>RNG control clock enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LEDEN</name>
							<description>LED control clock enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BMX2EN</name>
							<description>APB2 bus matrix clock enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RNGCLKENR</name>
					<displayName>RNGCLKENR</displayName>
					<description>RNG clock enable register</description>
					<addressOffset>0x05C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>RNG clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IWDGCLKENR</name>
					<displayName>IWDGCLKENR</displayName>
					<description>IWDG clock enable register</description>
					<addressOffset>0x064</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DCSSCLKEN</name>
							<description>DCSS clock enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USBCLKENR</name>
					<displayName>USBCLKENR</displayName>
					<description>USB48MHz clock enable register</description>
					<addressOffset>0x06C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>USB 48MHz clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SCLKENR</name>
					<displayName>I2SCLKENR</displayName>
					<description>I2S SCLK clock enable register</description>
					<addressOffset>0x070</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>I2S SCLK clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIS1CLKENR</name>
					<displayName>SPIS1CLKENR</displayName>
					<description>SPIS1 clock enable register</description>
					<addressOffset>0x074</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>SPIS1 clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIS2CLKENR</name>
					<displayName>SPIS2CLKENR</displayName>
					<description>SPIS2 clock enable register</description>
					<addressOffset>0x078</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>SPIS2 clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>USBFIFOCLKENR</name>
					<displayName>USBFIFOCLKENR</displayName>
					<description>USB FIFO clock enable register</description>
					<addressOffset>0x07C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>USB FIFO clock enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>AHBRSTR1</name>
					<displayName>AHBRSTR1</displayName>
					<description>AHB peripheral reset register1</description>
					<addressOffset>0x088</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>USBRST</name>
							<description>USB reset control</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISORST</name>
							<description>ISO7816 reset control</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FLASHRST</name>
							<description>FLASH reset control</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CACHERST</name>
							<description>CACHE reset control</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSRST</name>
							<description>SYS reset control</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CRCSFMRST</name>
							<description>CRC and SFM reset control</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB1RSTR</name>
					<displayName>APB1RSTR</displayName>
					<description>APB1 peripheral reset register</description>
					<addressOffset>0x090</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC1RST</name>
							<description>DMAC1 reset control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM1RST</name>
							<description>TIMER1 reset control</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM2RST</name>
							<description>TIMER2 reset control</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM3RST</name>
							<description>TIMER3 reset control</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TIM4RST</name>
							<description>TIMER4 reset control</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIOARST</name>
							<description>GPIOA reset control</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIOBRST</name>
							<description>GPIOB reset control</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIOCRST</name>
							<description>GPIOC reset control</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPIODRST</name>
							<description>GPIOD reset control</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>EXTIRST</name>
							<description>EXTI reset control</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AFIORST</name>
							<description>AFIO reset control</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADCRST</name>
							<description>ADC reset control</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>QSPIRST</name>
							<description>QSPI reset control</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPIS1RST</name>
							<description>SPIS1 reset control</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART1RST</name>
							<description>UART1 reset control</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BMX1RST</name>
							<description>APB1 bus matrix reset control</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>APB2RSTR</name>
					<displayName>APB2RSTR</displayName>
					<description>APB2 peripheral reset register</description>
					<addressOffset>0x094</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000000D</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DMAC2RST</name>
							<description>DMAC2 reset control</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WWDGRST</name>
							<description>WWDG reset control</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART2RST</name>
							<description>UART2 reset control</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART3RST</name>
							<description>UART3 reset control</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPIM2RST</name>
							<description>SPIM2 reset control</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPIS2RST</name>
							<description>SPIS2 reset control</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2SRST</name>
							<description>I2S reset control</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C1RST</name>
							<description>I2C1 reset control</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C2RST</name>
							<description>I2C2 reset control</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RNGRST</name>
							<description>RNG reset control</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LEDRST</name>
							<description>LED reset control</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BMX2RST</name>
							<description>APB2 bus matrix reset</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2SCLKRSTR</name>
					<displayName>I2SCLKRSTR</displayName>
					<description>I2S SCLK reset register</description>
					<addressOffset>0x0B8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SCLKRST</name>
							<description>I2S SCLK clock domain reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLRRSTSTAT</name>
					<displayName>CLRRSTSTAT</displayName>
					<description>Reset flag clear register</description>
					<addressOffset>0x0C8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLR</name>
							<description>clear RCC_RSTSTAT register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BDRSTR</name>
					<displayName>BDRSTR</displayName>
					<description>Battery domain reset register</description>
					<addressOffset>0x0D4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>BDRST</name>
							<description>battery domain reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>LSI2RTCENR</name>
					<displayName>LSI2RTCENR</displayName>
					<description>LSI battery domain clock enable register</description>
					<addressOffset>0x0D8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CLKEN</name>
							<description>LSI enable for battery domain</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HSE2RTCENR</name>
					<displayName>HSE2RTCENR</displayName>
					<description>HSE clock 128-divider enable register</description>
					<addressOffset>0x0DC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>DIVEN</name>
							<description>128-divider enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RSTSTAT</name>
					<displayName>RSTSTAT</displayName>
					<description>Reset flag register</description>
					<addressOffset>0x100</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LPWRRSTF</name>
							<description>Set by hardware when low-power reset occurs</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WWDGRSTF</name>
							<description>Set by hardware when WWDG reset occurs</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IWDGRSTF</name>
							<description>set by hardware when IWDG reset occurs in VDD domain</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SFTRSTF</name>
							<description>Set by hardware when software reset occurs</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PORRSTF</name>
							<description>set by hardware when POR/PDR reset occurs</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PINRSTF</name>
							<description>set by hardware when NRST pin reset occurs</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>EXTI</name>
			<description>Interrupt/event controller</description>
			<groupName>EXTI</groupName>
			<baseAddress>0x40001800</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>INTEN</name>
					<displayName>INTEN</displayName>
					<description>Interrupt enable register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MRx</name>
							<description>Interrupt enable Bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EMR</name>
					<displayName>EMR</displayName>
					<description>Event enable register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MRx</name>
							<description>Event enable Bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RTSR</name>
					<displayName>RTSR</displayName>
					<description>Rising edge trigger enable register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRx</name>
							<description>Rising edge trigger enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FTSR</name>
					<displayName>FTSR</displayName>
					<description>Falling edge trigger enable register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TRx</name>
							<description>Falling edge trigger enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SWIER</name>
					<displayName>SWIER</displayName>
					<description>Software interrupt event register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SWIERx</name>
							<description>Interrupt/Event software trigger</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PR</name>
					<displayName>PR</displayName>
					<description>Pending register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0x00000000</resetMask>
					<fields>
						<field>
							<name>PRx</name>
							<description>Interrupt pending status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>19</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ANCTL</name>
			<description>Analog control</description>
			<groupName>ANCTL</groupName>
			<baseAddress>0x40010400</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>BGCR2</name>
					<displayName>BGCR2</displayName>
					<description>BG control SFR2</description>
					<addressOffset>0x01C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>TEMPOUTEN</name>
							<description>Bandgap temperature sensor output enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MHSIENR</name>
					<displayName>MHSIENR</displayName>
					<description>MHSI enable SFR</description>
					<addressOffset>0x02C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSION</name>
							<description>Internal MHSI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>MHSISR</name>
					<displayName>MHSISR</displayName>
					<description>MHSI enable SFR</description>
					<addressOffset>0x030</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIRDY</name>
							<description>Internal MHSI output status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FHSIENR</name>
					<displayName>FHSIENR</displayName>
					<description>FHSI enable SFR</description>
					<addressOffset>0x038</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FHSION</name>
							<description>Internal FHSI enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>FHSISR</name>
					<displayName>FHSISR</displayName>
					<description>FHSI Status SFR</description>
					<addressOffset>0x03C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000001</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FHSIRDY</name>
							<description>Internal FHSI clock output status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSIENR</name>
					<displayName>LSIENR</displayName>
					<description>LSI enable SFR</description>
					<addressOffset>0x044</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSION</name>
							<description>Internal LSI enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LSISR</name>
					<displayName>LSISR</displayName>
					<description>LSI Status SFR</description>
					<addressOffset>0x048</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>LSIRDY</name>
							<description>Internal LSI clock output Status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSECR0</name>
					<displayName>HSECR0</displayName>
					<description>HSE control SFR 0</description>
					<addressOffset>0x04C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HSEON</name>
							<description>HSE enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>BYPASS</name>
							<description>External clock input mode enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSECR1</name>
					<displayName>HSECR1</displayName>
					<description>HSE control SFR 1</description>
					<addressOffset>0x050</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PADOEN</name>
							<description>HSE clock loop back from PAD</description>
							<bitRange>[1:1]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>HSESR</name>
					<displayName>HSESR</displayName>
					<description>HSE Status SFR</description>
					<addressOffset>0x058</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>HSERDY</name>
							<description>HSE clock output Status</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLCR</name>
					<displayName>PLLCR</displayName>
					<description>PLL control SFR</description>
					<addressOffset>0x074</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLLMUL</name>
							<description>PLL multiplier factor</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLENR</name>
					<displayName>PLLENR</displayName>
					<description>PLL enable control</description>
					<addressOffset>0x078</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLLON</name>
							<description>PLL enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PLLSR</name>
					<displayName>PLLSR</displayName>
					<description>PLL Status SFR</description>
					<addressOffset>0x07C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLLRDY</name>
							<description>PLL clock output Status</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PVDCR</name>
					<displayName>PVDCR</displayName>
					<description>PVD control SFR</description>
					<addressOffset>0x080</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000004</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PLS</name>
							<description>PVD threshold voltage selection</description>
							<bitRange>[2:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PVDENR</name>
					<displayName>PVDENR</displayName>
					<description>PVD enable SFR</description>
					<addressOffset>0x084</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PVDE</name>
							<description>PVD enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>SARENR</name>
					<displayName>SARENR</displayName>
					<description>SARADC enable SFR</description>
					<addressOffset>0x08C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000001E</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>SAREN</name>
							<description>SARADC enable control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PORCR</name>
					<displayName>PORCR</displayName>
					<description>POR control SFR</description>
					<addressOffset>0x094</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000841</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>POREN</name>
							<description>POR enable control</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPACR</name>
					<displayName>CMPACR</displayName>
					<description>CMPA control SFR</description>
					<addressOffset>0x098</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSEL</name>
							<description>CMPA positive input channel selection</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>NSEL</name>
							<description>CMPA negative input channel selection</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CMPAEN</name>
							<description>CMPA enable control</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPBCR</name>
					<displayName>CMPBCR</displayName>
					<description>CMPB control SFR</description>
					<addressOffset>0x09C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>PSEL</name>
							<description>CMPB positive input channel selection</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>NSEL</name>
							<description>CMPB negative input channel selection</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>CMPBEN</name>
							<description>CMPB enable control</description>
							<bitRange>[8:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<displayName>ISR</displayName>
					<description>INT Status SFR</description>
					<addressOffset>0x0A0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000003</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIIS</name>
							<description>MHSI clock output stable flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FHSIIS</name>
							<description>FHSI clock output stable flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSIIS</name>
							<description>LSI clock output stable flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HSEIS</name>
							<description>HSE clock output stable flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSEIS</name>
							<description>LSE clock output stable flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PLLIS</name>
							<description>PLL clock output stable flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CSSIS</name>
							<description>HSE clock failure detection interrupt flag</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>IER</name>
					<displayName>IER</displayName>
					<description>INT enable SFR</description>
					<addressOffset>0x0A4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIIE</name>
							<description>MHSI clock stable interrupt enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FHSIIE</name>
							<description>FHSI clock stable interrupt enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSIIE</name>
							<description>LSI clock stable interrupt enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HSEIE</name>
							<description>HSE clock stable interrupt enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSEIE</name>
							<description>LSE clock stable interrupt enable</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PLLIE</name>
							<description>PLL clock stable interrupt enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>ICR</name>
					<displayName>ICR</displayName>
					<description>INT clear SFR</description>
					<addressOffset>0x0A8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>MHSIIC</name>
							<description>clear MHSI clock output stable interrupt flag</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>FHSIIC</name>
							<description>clear FHSI clock output stable interrupt flag</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>LSIIC</name>
							<description>clear LSI clock output stable interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>HSEIC</name>
							<description>clear HSE clock output stable interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>LSEIC</name>
							<description>clear LSE clock output stable interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>PLLIC</name>
							<description>clear PLL clock output stable interrupt flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>CSSIC</name>
							<description>clear HSE clock failure detection interrupt flag</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPASR</name>
					<displayName>CMPASR</displayName>
					<description>CMPA Status SFR</description>
					<addressOffset>0x0AC</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CMPAOUT</name>
							<description>CMPA comparison result</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CMPBSR</name>
					<displayName>CMPBSR</displayName>
					<description>CMPB Status SFR</description>
					<addressOffset>0x0B0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CMPBOUT</name>
							<description>CMPB comparison result</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CSSENR</name>
					<displayName>CSSENR</displayName>
					<description>CSS enable SFR</description>
					<addressOffset>0x0B4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>CSSON</name>
							<description>HSE clock failure detection control</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>CSSCR</name>
					<displayName>CSSCR</displayName>
					<description>CSS configuration SFR</description>
					<addressOffset>0x0B8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<resetMask>0xFFFFFFFF</resetMask>
					<fields>
						<field>
							<name>FREQCNT</name>
							<description>Configure CSS count value, must be configured to 0x03</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>
