# do UART_2.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module all_uart
# 
# Top level modules:
# 	all_uart
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module all_uart_vlg_sample_tst
# -- Compiling module all_uart_vlg_check_tst
# -- Compiling module all_uart_vlg_vec_tst
# 
# Top level modules:
# 	all_uart_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.all_uart_vlg_vec_tst 
# Loading work.all_uart_vlg_vec_tst
# Loading work.all_uart
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading work.all_uart_vlg_sample_tst
# Loading work.all_uart_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from UART_2_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from UART_2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /all_uart_vlg_vec_tst File: UART_2.vt
#  Note : Cycloneive PLL was reset
# Time: 2035.000 ps  Instance: all_uart_vlg_vec_tst.i1.\inst|altpll_component|auto_generated|pll1 
# ERROR! Vector Mismatch for output port CLC_10 :: @time = 650000.000 ps
#      Expected value = 0
#      Real value = x
# ERROR! Vector Mismatch for output port CLK_50 :: @time = 650000.000 ps
#      Expected value = 0
#      Real value = x
#  Note : Cycloneive PLL locked to incoming clock
# Time: 1212951.000 ps  Instance: all_uart_vlg_vec_tst.i1.\inst|altpll_component|auto_generated|pll1 
#           2 mismatched vectors : Simulation failed !
# ** Note: $finish    : UART_2.vt(191)
#    Time: 100 us  Iteration: 0  Instance: /all_uart_vlg_vec_tst/tb_out
