
module PC_Reg(PC_Next,
              Clk,
              Rst,
              PC);
              
  input[9:0] PC_Next;
  input Clk,Rst;
  output PC;           

    always@(posedge Clk) begin
      if(Rst)
        PC <= 0;
        
      else
        PC <= PC_Next;
        
    end
    
  endmodule
        