# Plain Verilog HDL template

## Overview

*Template content*

This is template repository for plain Verilog HDL development. It contains:

- Simple and minimal build system
    - Based on Make
    - Compile using [Icarus Verilog](https://github.com/steveicarus/iverilog)
    - Simulation result `sim/<file>.out` will be generated by `tests/<file>.test.v`
- Sample module
    - 4bit counter with `CLR` pin

## License

This repository is published under [MIT License](LICENSE).
