

================================================================
== Synthesis Summary Report of 'SSMU'
================================================================
+ General Information: 
    * Date:           Wed Nov  5 08:28:46 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        ssmu
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LVI-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+---------+------------+--------------+---------------+-----+
    |                              Modules                             |  Issue  |       |       Latency       | Iteration|         | Trip |          |         |            |              |               |     |
    |                              & Loops                             |   Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |     DSP    |      FF      |      LUT      | URAM|
    +------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+---------+------------+--------------+---------------+-----+
    |+ SSMU*                                                           |   Timing|  -0.42|     2330|  6.990e+03|         -|     1338|     -|  dataflow|  15 (5%)|  1003 (80%)|  232607 (99%)|  150940 (128%)|    -|
    | + Loop_write_A_proc                                              |        -|   0.07|      645|  1.935e+03|         -|      640|     -|    rewind|        -|           -|     622 (~0%)|      226 (~0%)|    -|
    |  o write_A_VITIS_LOOP_417_1                                      |        -|   2.19|      643|  1.929e+03|         5|        1|   640|       yes|        -|           -|             -|              -|    -|
    | + Loop_load_kernel_proc                                          |        -|   0.42|        6|     18.000|         -|        4|     -|    rewind|        -|           -|       6 (~0%)|       69 (~0%)|    -|
    |  o load_kernel                                                   |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|           -|             -|              -|    -|
    | + Loop_write_X_proc                                              |        -|   0.53|        8|     24.000|         -|        5|     -|    rewind|        -|           -|     521 (~0%)|       75 (~0%)|    -|
    |  o write_X                                                       |        -|   2.19|        6|     18.000|         3|        1|     5|       yes|        -|           -|             -|              -|    -|
    | + Loop_write_H0_proc                                             |        -|   0.07|      645|  1.935e+03|         -|      640|     -|    rewind|        -|           -|     622 (~0%)|      226 (~0%)|    -|
    |  o write_H0_VITIS_LOOP_433_2                                     |        -|   2.19|      643|  1.929e+03|         5|        1|   640|       yes|        -|           -|             -|              -|    -|
    | + SSMU_stream_complete*                                          |   Timing|  -0.42|     2329|  6.987e+03|         -|     1338|     -|  dataflow|  15 (5%)|  1003 (80%)|  229160 (97%)|  149594 (127%)|    -|
    |  + conv1d_silu_stream                                            |   Timing|  -0.05|      239|    717.000|         -|      239|     -|        no|        -|   512 (41%)|   76128 (32%)|    55326 (47%)|    -|
    |   + conv1d_silu_stream_Pipeline_read_kernel                      |        -|   0.66|        6|     18.000|         -|        5|     -|    rewind|        -|           -|     136 (~0%)|       71 (~0%)|    -|
    |    o read_kernel                                                 |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|           -|             -|              -|    -|
    |   + conv1d_silu_stream_Pipeline_read_X                           |   Timing|  -0.05|       86|    258.000|         -|        6|     -|    rewind|        -|           -|     6889 (2%)|      654 (~0%)|    -|
    |    o read_X                                                      |        -|   2.19|       84|    252.000|        81|        1|     5|       yes|        -|           -|             -|              -|    -|
    |   + conv1d_silu_stream_Pipeline_process_vectors                  |   Timing|  -0.05|      142|    426.000|         -|        6|     -|    rewind|        -|   320 (25%)|   48692 (20%)|    27008 (23%)|    -|
    |    o process_vectors                                             |        -|   2.19|      140|    420.000|       137|        1|     5|       yes|        -|           -|             -|              -|    -|
    |  + SSMU_stream_complete_Loop_duplicate_X_ssm_proc                |        -|   0.00|        6|     18.000|         -|        5|     -|    rewind|        -|           -|       5 (~0%)|       69 (~0%)|    -|
    |   o duplicate_X_ssm                                              |        -|   2.19|        4|     12.000|         1|        1|     5|       yes|        -|           -|             -|              -|    -|
    |  + SSMU_stream_complete_Block_newFuncRoot_X_ssm_delta_i_rd_proc  |   Timing|  -0.25|     2188|  6.564e+03|         -|     2188|     -|        no|        -|   432 (34%)|  130634 (55%)|    79918 (68%)|    -|
    |   + projection_streams                                           |        -|   0.00|      816|  2.448e+03|         -|      816|     -|        no|        -|   192 (15%)|   72494 (30%)|    42469 (36%)|    -|
    |    + projection_streams_Pipeline_read_X_ssm                      |        -|   0.66|        7|     21.000|         -|        6|     -|    rewind|        -|           -|     2569 (1%)|       69 (~0%)|    -|
    |     o read_X_ssm                                                 |        -|   2.19|        5|     15.000|         2|        1|     5|       yes|        -|           -|             -|              -|    -|
    |    + projection_streams_Pipeline_projection_B                    |        -|   0.09|      327|    981.000|         -|      258|     -|    rewind|        -|           -|    11862 (5%)|      7831 (6%)|    -|
    |     o projection_B                                               |        -|   2.19|      325|    975.000|        72|        2|   128|       yes|        -|           -|             -|              -|    -|
    |    + projection_streams_Pipeline_projection_C                    |        -|   0.09|      327|    981.000|         -|      258|     -|    rewind|        -|           -|    11862 (5%)|      7831 (6%)|    -|
    |     o projection_C                                               |        -|   2.19|      325|    975.000|        72|        2|   128|       yes|        -|           -|             -|              -|    -|
    |    + projection_streams_Pipeline_projection_delta_stream         |        -|   0.00|      148|    444.000|         -|       12|     -|    rewind|        -|    120 (9%)|    22341 (9%)|    14817 (12%)|    -|
    |     o projection_delta_stream                                    |        -|   2.19|      146|    438.000|       139|        2|     5|       yes|        -|           -|             -|              -|    -|
    |   + A_to_ddA_stream                                              |        -|   0.00|      689|  2.067e+03|         -|      689|     -|        no|        -|     56 (4%)|    12229 (5%)|     11113 (9%)|    -|
    |    + A_to_ddA_stream_Pipeline_cache_delta                        |        -|   0.66|        7|     21.000|         -|        6|     -|    rewind|        -|           -|     2569 (1%)|       69 (~0%)|    -|
    |     o cache_delta                                                |        -|   2.19|        5|     15.000|         2|        1|     5|       yes|        -|           -|             -|              -|    -|
    |    + A_to_ddA_stream_Pipeline_process_A_delta                    |        -|   0.00|      679|  2.037e+03|         -|      645|     -|    rewind|        -|     56 (4%)|     9654 (4%)|     10802 (9%)|    -|
    |     o process_A_delta                                            |       II|   2.19|      677|  2.031e+03|        43|        5|   128|       yes|        -|           -|             -|              -|    -|
    |   + B_to_dB_stream                                               |        -|   0.13|      661|  1.983e+03|         -|      661|     -|        no|        -|           -|     4132 (1%)|     1129 (~0%)|    -|
    |    + B_to_dB_stream_Pipeline_read_delta_dB                       |        -|   0.66|        7|     21.000|         -|        6|     -|    rewind|        -|           -|     2569 (1%)|       69 (~0%)|    -|
    |     o read_delta_dB                                              |        -|   2.19|        5|     15.000|         2|        1|     5|       yes|        -|           -|             -|              -|    -|
    |    + B_to_dB_stream_Pipeline_process_B_delta                     |        -|   0.13|      651|  1.953e+03|         -|      645|     -|    rewind|        -|           -|    1557 (~0%)|      890 (~0%)|    -|
    |     o process_B_delta                                            |       II|   2.19|      649|  1.947e+03|        15|        5|   128|       yes|        -|           -|             -|              -|    -|
    |   + update_H_stream                                              |   Timing|  -0.25|      673|  2.019e+03|         -|      673|     -|        no|        -|           -|    10241 (4%)|      3812 (3%)|    -|
    |    + update_H_stream_Pipeline_read_dX                            |        -|   0.66|        7|     21.000|         -|        6|     -|    rewind|        -|           -|     2569 (1%)|       69 (~0%)|    -|
    |     o read_dX                                                    |        -|   2.19|        5|     15.000|         2|        1|     5|       yes|        -|           -|             -|              -|    -|
    |    + update_H_stream_Pipeline_update_H_loop                      |   Timing|  -0.25|      663|  1.989e+03|         -|      645|     -|    rewind|        -|           -|     7666 (3%)|      3285 (2%)|    -|
    |     o update_H_loop                                              |       II|   2.19|      661|  1.983e+03|        27|        5|   128|       yes|        -|           -|             -|              -|    -|
    |   o duplicate_delta                                              |        -|   2.19|        4|     12.000|         1|        1|     5|       yes|        -|           -|             -|              -|    -|
    |  + SSMU_stream_complete_Loop_copy_H1_for_final_proc              |        -|   0.00|      641|  1.923e+03|         -|      640|     -|    rewind|        -|           -|      12 (~0%)|       90 (~0%)|    -|
    |   o copy_H1_for_final                                            |        -|   2.19|      639|  1.917e+03|         1|        1|   640|       yes|        -|           -|             -|              -|    -|
    |  + final_output_stream                                           |   Timing|  -0.42|     1337|  4.011e+03|         -|     1337|     -|        no|  15 (5%)|     59 (4%)|    21784 (9%)|    13744 (11%)|    -|
    |   + final_output_stream_Pipeline_read_X_gate                     |        -|   0.42|        7|     21.000|         -|        6|     -|    rewind|        -|           -|       9 (~0%)|       69 (~0%)|    -|
    |    o read_X_gate                                                 |        -|   2.19|        5|     15.000|         2|        1|     5|       yes|        -|           -|             -|              -|    -|
    |   + final_output_stream_Pipeline_read_C                          |        -|   0.57|      131|    393.000|         -|      129|     -|    rewind|        -|           -|     542 (~0%)|       80 (~0%)|    -|
    |    o read_C                                                      |        -|   2.19|      129|    387.000|         3|        1|   128|       yes|        -|           -|             -|              -|    -|
    |   + final_output_stream_Pipeline_accumulate_H1_C                 |   Timing|  -0.42|     1172|  3.516e+03|         -|     1161|     -|    rewind|        -|     27 (2%)|    12833 (5%)|      8485 (7%)|    -|
    |    o accumulate_H1_C                                             |       II|   2.19|     1170|  3.510e+03|        28|        9|   128|       yes|        -|           -|             -|              -|    -|
    |   + final_output_stream_Pipeline_final_output                    |        -|   0.09|       20|     60.000|         -|        6|     -|    rewind|        -|     32 (2%)|     7875 (3%)|      4373 (3%)|    -|
    |    o final_output                                                |        -|   2.19|       18|     54.000|        15|        1|     5|       yes|        -|           -|             -|              -|    -|
    | + Loop_read_H1_proc                                              |        -|   0.07|      643|  1.929e+03|         -|      640|     -|    rewind|        -|           -|     554 (~0%)|      196 (~0%)|    -|
    |  o read_H1_VITIS_LOOP_444_3                                      |        -|   2.19|      641|  1.923e+03|         3|        1|   640|       yes|        -|           -|             -|              -|    -|
    | + Loop_read_out_proc                                             |        -|   0.66|        7|     21.000|         -|        5|     -|    rewind|        -|           -|     523 (~0%)|       79 (~0%)|    -|
    |  o read_out                                                      |        -|   2.19|        5|     15.000|         2|        1|     5|       yes|        -|           -|             -|              -|    -|
    +------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+---------+------------+--------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| A_address0       | out       | 10       |
| A_address1       | out       | 10       |
| A_d0             | out       | 512      |
| A_d1             | out       | 512      |
| A_q0             | in        | 512      |
| A_q1             | in        | 512      |
| H0_address0      | out       | 10       |
| H0_address1      | out       | 10       |
| H0_d0            | out       | 512      |
| H0_d1            | out       | 512      |
| H0_q0            | in        | 512      |
| H0_q1            | in        | 512      |
| H1_address0      | out       | 10       |
| H1_address1      | out       | 10       |
| H1_d0            | out       | 512      |
| H1_d1            | out       | 512      |
| H1_q0            | in        | 512      |
| H1_q1            | in        | 512      |
| W_B_0_0_address0 | out       | 4        |
| W_B_0_0_address1 | out       | 4        |
| W_B_0_0_d0       | out       | 512      |
| W_B_0_0_d1       | out       | 512      |
| W_B_0_0_q0       | in        | 512      |
| W_B_0_0_q1       | in        | 512      |
| W_B_0_1_address0 | out       | 4        |
| W_B_0_1_address1 | out       | 4        |
| W_B_0_1_d0       | out       | 512      |
| W_B_0_1_d1       | out       | 512      |
| W_B_0_1_q0       | in        | 512      |
| W_B_0_1_q1       | in        | 512      |
| W_B_0_2_address0 | out       | 4        |
| W_B_0_2_address1 | out       | 4        |
| W_B_0_2_d0       | out       | 512      |
| W_B_0_2_d1       | out       | 512      |
| W_B_0_2_q0       | in        | 512      |
| W_B_0_2_q1       | in        | 512      |
| W_B_0_3_address0 | out       | 4        |
| W_B_0_3_address1 | out       | 4        |
| W_B_0_3_d0       | out       | 512      |
| W_B_0_3_d1       | out       | 512      |
| W_B_0_3_q0       | in        | 512      |
| W_B_0_3_q1       | in        | 512      |
| W_B_0_4_address0 | out       | 4        |
| W_B_0_4_address1 | out       | 4        |
| W_B_0_4_d0       | out       | 512      |
| W_B_0_4_d1       | out       | 512      |
| W_B_0_4_q0       | in        | 512      |
| W_B_0_4_q1       | in        | 512      |
| W_B_1_0_address0 | out       | 4        |
| W_B_1_0_address1 | out       | 4        |
| W_B_1_0_d0       | out       | 512      |
| W_B_1_0_d1       | out       | 512      |
| W_B_1_0_q0       | in        | 512      |
| W_B_1_0_q1       | in        | 512      |
| W_B_1_1_address0 | out       | 4        |
| W_B_1_1_address1 | out       | 4        |
| W_B_1_1_d0       | out       | 512      |
| W_B_1_1_d1       | out       | 512      |
| W_B_1_1_q0       | in        | 512      |
| W_B_1_1_q1       | in        | 512      |
| W_B_1_2_address0 | out       | 4        |
| W_B_1_2_address1 | out       | 4        |
| W_B_1_2_d0       | out       | 512      |
| W_B_1_2_d1       | out       | 512      |
| W_B_1_2_q0       | in        | 512      |
| W_B_1_2_q1       | in        | 512      |
| W_B_1_3_address0 | out       | 4        |
| W_B_1_3_address1 | out       | 4        |
| W_B_1_3_d0       | out       | 512      |
| W_B_1_3_d1       | out       | 512      |
| W_B_1_3_q0       | in        | 512      |
| W_B_1_3_q1       | in        | 512      |
| W_B_1_4_address0 | out       | 4        |
| W_B_1_4_address1 | out       | 4        |
| W_B_1_4_d0       | out       | 512      |
| W_B_1_4_d1       | out       | 512      |
| W_B_1_4_q0       | in        | 512      |
| W_B_1_4_q1       | in        | 512      |
| W_B_2_0_address0 | out       | 4        |
| W_B_2_0_address1 | out       | 4        |
| W_B_2_0_d0       | out       | 512      |
| W_B_2_0_d1       | out       | 512      |
| W_B_2_0_q0       | in        | 512      |
| W_B_2_0_q1       | in        | 512      |
| W_B_2_1_address0 | out       | 4        |
| W_B_2_1_address1 | out       | 4        |
| W_B_2_1_d0       | out       | 512      |
| W_B_2_1_d1       | out       | 512      |
| W_B_2_1_q0       | in        | 512      |
| W_B_2_1_q1       | in        | 512      |
| W_B_2_2_address0 | out       | 4        |
| W_B_2_2_address1 | out       | 4        |
| W_B_2_2_d0       | out       | 512      |
| W_B_2_2_d1       | out       | 512      |
| W_B_2_2_q0       | in        | 512      |
| W_B_2_2_q1       | in        | 512      |
| W_B_2_3_address0 | out       | 4        |
| W_B_2_3_address1 | out       | 4        |
| W_B_2_3_d0       | out       | 512      |
| W_B_2_3_d1       | out       | 512      |
| W_B_2_3_q0       | in        | 512      |
| W_B_2_3_q1       | in        | 512      |
| W_B_2_4_address0 | out       | 4        |
| W_B_2_4_address1 | out       | 4        |
| W_B_2_4_d0       | out       | 512      |
| W_B_2_4_d1       | out       | 512      |
| W_B_2_4_q0       | in        | 512      |
| W_B_2_4_q1       | in        | 512      |
| W_B_3_0_address0 | out       | 4        |
| W_B_3_0_address1 | out       | 4        |
| W_B_3_0_d0       | out       | 512      |
| W_B_3_0_d1       | out       | 512      |
| W_B_3_0_q0       | in        | 512      |
| W_B_3_0_q1       | in        | 512      |
| W_B_3_1_address0 | out       | 4        |
| W_B_3_1_address1 | out       | 4        |
| W_B_3_1_d0       | out       | 512      |
| W_B_3_1_d1       | out       | 512      |
| W_B_3_1_q0       | in        | 512      |
| W_B_3_1_q1       | in        | 512      |
| W_B_3_2_address0 | out       | 4        |
| W_B_3_2_address1 | out       | 4        |
| W_B_3_2_d0       | out       | 512      |
| W_B_3_2_d1       | out       | 512      |
| W_B_3_2_q0       | in        | 512      |
| W_B_3_2_q1       | in        | 512      |
| W_B_3_3_address0 | out       | 4        |
| W_B_3_3_address1 | out       | 4        |
| W_B_3_3_d0       | out       | 512      |
| W_B_3_3_d1       | out       | 512      |
| W_B_3_3_q0       | in        | 512      |
| W_B_3_3_q1       | in        | 512      |
| W_B_3_4_address0 | out       | 4        |
| W_B_3_4_address1 | out       | 4        |
| W_B_3_4_d0       | out       | 512      |
| W_B_3_4_d1       | out       | 512      |
| W_B_3_4_q0       | in        | 512      |
| W_B_3_4_q1       | in        | 512      |
| W_B_4_0_address0 | out       | 4        |
| W_B_4_0_address1 | out       | 4        |
| W_B_4_0_d0       | out       | 512      |
| W_B_4_0_d1       | out       | 512      |
| W_B_4_0_q0       | in        | 512      |
| W_B_4_0_q1       | in        | 512      |
| W_B_4_1_address0 | out       | 4        |
| W_B_4_1_address1 | out       | 4        |
| W_B_4_1_d0       | out       | 512      |
| W_B_4_1_d1       | out       | 512      |
| W_B_4_1_q0       | in        | 512      |
| W_B_4_1_q1       | in        | 512      |
| W_B_4_2_address0 | out       | 4        |
| W_B_4_2_address1 | out       | 4        |
| W_B_4_2_d0       | out       | 512      |
| W_B_4_2_d1       | out       | 512      |
| W_B_4_2_q0       | in        | 512      |
| W_B_4_2_q1       | in        | 512      |
| W_B_4_3_address0 | out       | 4        |
| W_B_4_3_address1 | out       | 4        |
| W_B_4_3_d0       | out       | 512      |
| W_B_4_3_d1       | out       | 512      |
| W_B_4_3_q0       | in        | 512      |
| W_B_4_3_q1       | in        | 512      |
| W_B_4_4_address0 | out       | 4        |
| W_B_4_4_address1 | out       | 4        |
| W_B_4_4_d0       | out       | 512      |
| W_B_4_4_d1       | out       | 512      |
| W_B_4_4_q0       | in        | 512      |
| W_B_4_4_q1       | in        | 512      |
| W_B_5_0_address0 | out       | 4        |
| W_B_5_0_address1 | out       | 4        |
| W_B_5_0_d0       | out       | 512      |
| W_B_5_0_d1       | out       | 512      |
| W_B_5_0_q0       | in        | 512      |
| W_B_5_0_q1       | in        | 512      |
| W_B_5_1_address0 | out       | 4        |
| W_B_5_1_address1 | out       | 4        |
| W_B_5_1_d0       | out       | 512      |
| W_B_5_1_d1       | out       | 512      |
| W_B_5_1_q0       | in        | 512      |
| W_B_5_1_q1       | in        | 512      |
| W_B_5_2_address0 | out       | 4        |
| W_B_5_2_address1 | out       | 4        |
| W_B_5_2_d0       | out       | 512      |
| W_B_5_2_d1       | out       | 512      |
| W_B_5_2_q0       | in        | 512      |
| W_B_5_2_q1       | in        | 512      |
| W_B_5_3_address0 | out       | 4        |
| W_B_5_3_address1 | out       | 4        |
| W_B_5_3_d0       | out       | 512      |
| W_B_5_3_d1       | out       | 512      |
| W_B_5_3_q0       | in        | 512      |
| W_B_5_3_q1       | in        | 512      |
| W_B_5_4_address0 | out       | 4        |
| W_B_5_4_address1 | out       | 4        |
| W_B_5_4_d0       | out       | 512      |
| W_B_5_4_d1       | out       | 512      |
| W_B_5_4_q0       | in        | 512      |
| W_B_5_4_q1       | in        | 512      |
| W_B_6_0_address0 | out       | 4        |
| W_B_6_0_address1 | out       | 4        |
| W_B_6_0_d0       | out       | 512      |
| W_B_6_0_d1       | out       | 512      |
| W_B_6_0_q0       | in        | 512      |
| W_B_6_0_q1       | in        | 512      |
| W_B_6_1_address0 | out       | 4        |
| W_B_6_1_address1 | out       | 4        |
| W_B_6_1_d0       | out       | 512      |
| W_B_6_1_d1       | out       | 512      |
| W_B_6_1_q0       | in        | 512      |
| W_B_6_1_q1       | in        | 512      |
| W_B_6_2_address0 | out       | 4        |
| W_B_6_2_address1 | out       | 4        |
| W_B_6_2_d0       | out       | 512      |
| W_B_6_2_d1       | out       | 512      |
| W_B_6_2_q0       | in        | 512      |
| W_B_6_2_q1       | in        | 512      |
| W_B_6_3_address0 | out       | 4        |
| W_B_6_3_address1 | out       | 4        |
| W_B_6_3_d0       | out       | 512      |
| W_B_6_3_d1       | out       | 512      |
| W_B_6_3_q0       | in        | 512      |
| W_B_6_3_q1       | in        | 512      |
| W_B_6_4_address0 | out       | 4        |
| W_B_6_4_address1 | out       | 4        |
| W_B_6_4_d0       | out       | 512      |
| W_B_6_4_d1       | out       | 512      |
| W_B_6_4_q0       | in        | 512      |
| W_B_6_4_q1       | in        | 512      |
| W_B_7_0_address0 | out       | 4        |
| W_B_7_0_address1 | out       | 4        |
| W_B_7_0_d0       | out       | 512      |
| W_B_7_0_d1       | out       | 512      |
| W_B_7_0_q0       | in        | 512      |
| W_B_7_0_q1       | in        | 512      |
| W_B_7_1_address0 | out       | 4        |
| W_B_7_1_address1 | out       | 4        |
| W_B_7_1_d0       | out       | 512      |
| W_B_7_1_d1       | out       | 512      |
| W_B_7_1_q0       | in        | 512      |
| W_B_7_1_q1       | in        | 512      |
| W_B_7_2_address0 | out       | 4        |
| W_B_7_2_address1 | out       | 4        |
| W_B_7_2_d0       | out       | 512      |
| W_B_7_2_d1       | out       | 512      |
| W_B_7_2_q0       | in        | 512      |
| W_B_7_2_q1       | in        | 512      |
| W_B_7_3_address0 | out       | 4        |
| W_B_7_3_address1 | out       | 4        |
| W_B_7_3_d0       | out       | 512      |
| W_B_7_3_d1       | out       | 512      |
| W_B_7_3_q0       | in        | 512      |
| W_B_7_3_q1       | in        | 512      |
| W_B_7_4_address0 | out       | 4        |
| W_B_7_4_address1 | out       | 4        |
| W_B_7_4_d0       | out       | 512      |
| W_B_7_4_d1       | out       | 512      |
| W_B_7_4_q0       | in        | 512      |
| W_B_7_4_q1       | in        | 512      |
| W_C_0_0_address0 | out       | 4        |
| W_C_0_0_address1 | out       | 4        |
| W_C_0_0_d0       | out       | 512      |
| W_C_0_0_d1       | out       | 512      |
| W_C_0_0_q0       | in        | 512      |
| W_C_0_0_q1       | in        | 512      |
| W_C_0_1_address0 | out       | 4        |
| W_C_0_1_address1 | out       | 4        |
| W_C_0_1_d0       | out       | 512      |
| W_C_0_1_d1       | out       | 512      |
| W_C_0_1_q0       | in        | 512      |
| W_C_0_1_q1       | in        | 512      |
| W_C_0_2_address0 | out       | 4        |
| W_C_0_2_address1 | out       | 4        |
| W_C_0_2_d0       | out       | 512      |
| W_C_0_2_d1       | out       | 512      |
| W_C_0_2_q0       | in        | 512      |
| W_C_0_2_q1       | in        | 512      |
| W_C_0_3_address0 | out       | 4        |
| W_C_0_3_address1 | out       | 4        |
| W_C_0_3_d0       | out       | 512      |
| W_C_0_3_d1       | out       | 512      |
| W_C_0_3_q0       | in        | 512      |
| W_C_0_3_q1       | in        | 512      |
| W_C_0_4_address0 | out       | 4        |
| W_C_0_4_address1 | out       | 4        |
| W_C_0_4_d0       | out       | 512      |
| W_C_0_4_d1       | out       | 512      |
| W_C_0_4_q0       | in        | 512      |
| W_C_0_4_q1       | in        | 512      |
| W_C_1_0_address0 | out       | 4        |
| W_C_1_0_address1 | out       | 4        |
| W_C_1_0_d0       | out       | 512      |
| W_C_1_0_d1       | out       | 512      |
| W_C_1_0_q0       | in        | 512      |
| W_C_1_0_q1       | in        | 512      |
| W_C_1_1_address0 | out       | 4        |
| W_C_1_1_address1 | out       | 4        |
| W_C_1_1_d0       | out       | 512      |
| W_C_1_1_d1       | out       | 512      |
| W_C_1_1_q0       | in        | 512      |
| W_C_1_1_q1       | in        | 512      |
| W_C_1_2_address0 | out       | 4        |
| W_C_1_2_address1 | out       | 4        |
| W_C_1_2_d0       | out       | 512      |
| W_C_1_2_d1       | out       | 512      |
| W_C_1_2_q0       | in        | 512      |
| W_C_1_2_q1       | in        | 512      |
| W_C_1_3_address0 | out       | 4        |
| W_C_1_3_address1 | out       | 4        |
| W_C_1_3_d0       | out       | 512      |
| W_C_1_3_d1       | out       | 512      |
| W_C_1_3_q0       | in        | 512      |
| W_C_1_3_q1       | in        | 512      |
| W_C_1_4_address0 | out       | 4        |
| W_C_1_4_address1 | out       | 4        |
| W_C_1_4_d0       | out       | 512      |
| W_C_1_4_d1       | out       | 512      |
| W_C_1_4_q0       | in        | 512      |
| W_C_1_4_q1       | in        | 512      |
| W_C_2_0_address0 | out       | 4        |
| W_C_2_0_address1 | out       | 4        |
| W_C_2_0_d0       | out       | 512      |
| W_C_2_0_d1       | out       | 512      |
| W_C_2_0_q0       | in        | 512      |
| W_C_2_0_q1       | in        | 512      |
| W_C_2_1_address0 | out       | 4        |
| W_C_2_1_address1 | out       | 4        |
| W_C_2_1_d0       | out       | 512      |
| W_C_2_1_d1       | out       | 512      |
| W_C_2_1_q0       | in        | 512      |
| W_C_2_1_q1       | in        | 512      |
| W_C_2_2_address0 | out       | 4        |
| W_C_2_2_address1 | out       | 4        |
| W_C_2_2_d0       | out       | 512      |
| W_C_2_2_d1       | out       | 512      |
| W_C_2_2_q0       | in        | 512      |
| W_C_2_2_q1       | in        | 512      |
| W_C_2_3_address0 | out       | 4        |
| W_C_2_3_address1 | out       | 4        |
| W_C_2_3_d0       | out       | 512      |
| W_C_2_3_d1       | out       | 512      |
| W_C_2_3_q0       | in        | 512      |
| W_C_2_3_q1       | in        | 512      |
| W_C_2_4_address0 | out       | 4        |
| W_C_2_4_address1 | out       | 4        |
| W_C_2_4_d0       | out       | 512      |
| W_C_2_4_d1       | out       | 512      |
| W_C_2_4_q0       | in        | 512      |
| W_C_2_4_q1       | in        | 512      |
| W_C_3_0_address0 | out       | 4        |
| W_C_3_0_address1 | out       | 4        |
| W_C_3_0_d0       | out       | 512      |
| W_C_3_0_d1       | out       | 512      |
| W_C_3_0_q0       | in        | 512      |
| W_C_3_0_q1       | in        | 512      |
| W_C_3_1_address0 | out       | 4        |
| W_C_3_1_address1 | out       | 4        |
| W_C_3_1_d0       | out       | 512      |
| W_C_3_1_d1       | out       | 512      |
| W_C_3_1_q0       | in        | 512      |
| W_C_3_1_q1       | in        | 512      |
| W_C_3_2_address0 | out       | 4        |
| W_C_3_2_address1 | out       | 4        |
| W_C_3_2_d0       | out       | 512      |
| W_C_3_2_d1       | out       | 512      |
| W_C_3_2_q0       | in        | 512      |
| W_C_3_2_q1       | in        | 512      |
| W_C_3_3_address0 | out       | 4        |
| W_C_3_3_address1 | out       | 4        |
| W_C_3_3_d0       | out       | 512      |
| W_C_3_3_d1       | out       | 512      |
| W_C_3_3_q0       | in        | 512      |
| W_C_3_3_q1       | in        | 512      |
| W_C_3_4_address0 | out       | 4        |
| W_C_3_4_address1 | out       | 4        |
| W_C_3_4_d0       | out       | 512      |
| W_C_3_4_d1       | out       | 512      |
| W_C_3_4_q0       | in        | 512      |
| W_C_3_4_q1       | in        | 512      |
| W_C_4_0_address0 | out       | 4        |
| W_C_4_0_address1 | out       | 4        |
| W_C_4_0_d0       | out       | 512      |
| W_C_4_0_d1       | out       | 512      |
| W_C_4_0_q0       | in        | 512      |
| W_C_4_0_q1       | in        | 512      |
| W_C_4_1_address0 | out       | 4        |
| W_C_4_1_address1 | out       | 4        |
| W_C_4_1_d0       | out       | 512      |
| W_C_4_1_d1       | out       | 512      |
| W_C_4_1_q0       | in        | 512      |
| W_C_4_1_q1       | in        | 512      |
| W_C_4_2_address0 | out       | 4        |
| W_C_4_2_address1 | out       | 4        |
| W_C_4_2_d0       | out       | 512      |
| W_C_4_2_d1       | out       | 512      |
| W_C_4_2_q0       | in        | 512      |
| W_C_4_2_q1       | in        | 512      |
| W_C_4_3_address0 | out       | 4        |
| W_C_4_3_address1 | out       | 4        |
| W_C_4_3_d0       | out       | 512      |
| W_C_4_3_d1       | out       | 512      |
| W_C_4_3_q0       | in        | 512      |
| W_C_4_3_q1       | in        | 512      |
| W_C_4_4_address0 | out       | 4        |
| W_C_4_4_address1 | out       | 4        |
| W_C_4_4_d0       | out       | 512      |
| W_C_4_4_d1       | out       | 512      |
| W_C_4_4_q0       | in        | 512      |
| W_C_4_4_q1       | in        | 512      |
| W_C_5_0_address0 | out       | 4        |
| W_C_5_0_address1 | out       | 4        |
| W_C_5_0_d0       | out       | 512      |
| W_C_5_0_d1       | out       | 512      |
| W_C_5_0_q0       | in        | 512      |
| W_C_5_0_q1       | in        | 512      |
| W_C_5_1_address0 | out       | 4        |
| W_C_5_1_address1 | out       | 4        |
| W_C_5_1_d0       | out       | 512      |
| W_C_5_1_d1       | out       | 512      |
| W_C_5_1_q0       | in        | 512      |
| W_C_5_1_q1       | in        | 512      |
| W_C_5_2_address0 | out       | 4        |
| W_C_5_2_address1 | out       | 4        |
| W_C_5_2_d0       | out       | 512      |
| W_C_5_2_d1       | out       | 512      |
| W_C_5_2_q0       | in        | 512      |
| W_C_5_2_q1       | in        | 512      |
| W_C_5_3_address0 | out       | 4        |
| W_C_5_3_address1 | out       | 4        |
| W_C_5_3_d0       | out       | 512      |
| W_C_5_3_d1       | out       | 512      |
| W_C_5_3_q0       | in        | 512      |
| W_C_5_3_q1       | in        | 512      |
| W_C_5_4_address0 | out       | 4        |
| W_C_5_4_address1 | out       | 4        |
| W_C_5_4_d0       | out       | 512      |
| W_C_5_4_d1       | out       | 512      |
| W_C_5_4_q0       | in        | 512      |
| W_C_5_4_q1       | in        | 512      |
| W_C_6_0_address0 | out       | 4        |
| W_C_6_0_address1 | out       | 4        |
| W_C_6_0_d0       | out       | 512      |
| W_C_6_0_d1       | out       | 512      |
| W_C_6_0_q0       | in        | 512      |
| W_C_6_0_q1       | in        | 512      |
| W_C_6_1_address0 | out       | 4        |
| W_C_6_1_address1 | out       | 4        |
| W_C_6_1_d0       | out       | 512      |
| W_C_6_1_d1       | out       | 512      |
| W_C_6_1_q0       | in        | 512      |
| W_C_6_1_q1       | in        | 512      |
| W_C_6_2_address0 | out       | 4        |
| W_C_6_2_address1 | out       | 4        |
| W_C_6_2_d0       | out       | 512      |
| W_C_6_2_d1       | out       | 512      |
| W_C_6_2_q0       | in        | 512      |
| W_C_6_2_q1       | in        | 512      |
| W_C_6_3_address0 | out       | 4        |
| W_C_6_3_address1 | out       | 4        |
| W_C_6_3_d0       | out       | 512      |
| W_C_6_3_d1       | out       | 512      |
| W_C_6_3_q0       | in        | 512      |
| W_C_6_3_q1       | in        | 512      |
| W_C_6_4_address0 | out       | 4        |
| W_C_6_4_address1 | out       | 4        |
| W_C_6_4_d0       | out       | 512      |
| W_C_6_4_d1       | out       | 512      |
| W_C_6_4_q0       | in        | 512      |
| W_C_6_4_q1       | in        | 512      |
| W_C_7_0_address0 | out       | 4        |
| W_C_7_0_address1 | out       | 4        |
| W_C_7_0_d0       | out       | 512      |
| W_C_7_0_d1       | out       | 512      |
| W_C_7_0_q0       | in        | 512      |
| W_C_7_0_q1       | in        | 512      |
| W_C_7_1_address0 | out       | 4        |
| W_C_7_1_address1 | out       | 4        |
| W_C_7_1_d0       | out       | 512      |
| W_C_7_1_d1       | out       | 512      |
| W_C_7_1_q0       | in        | 512      |
| W_C_7_1_q1       | in        | 512      |
| W_C_7_2_address0 | out       | 4        |
| W_C_7_2_address1 | out       | 4        |
| W_C_7_2_d0       | out       | 512      |
| W_C_7_2_d1       | out       | 512      |
| W_C_7_2_q0       | in        | 512      |
| W_C_7_2_q1       | in        | 512      |
| W_C_7_3_address0 | out       | 4        |
| W_C_7_3_address1 | out       | 4        |
| W_C_7_3_d0       | out       | 512      |
| W_C_7_3_d1       | out       | 512      |
| W_C_7_3_q0       | in        | 512      |
| W_C_7_3_q1       | in        | 512      |
| W_C_7_4_address0 | out       | 4        |
| W_C_7_4_address1 | out       | 4        |
| W_C_7_4_d0       | out       | 512      |
| W_C_7_4_d1       | out       | 512      |
| W_C_7_4_q0       | in        | 512      |
| W_C_7_4_q1       | in        | 512      |
| X_address0       | out       | 3        |
| X_address1       | out       | 3        |
| X_d0             | out       | 512      |
| X_d1             | out       | 512      |
| X_q0             | in        | 512      |
| X_q1             | in        | 512      |
| kernel_address0  | out       | 2        |
| kernel_address1  | out       | 2        |
| kernel_d0        | out       | 32       |
| kernel_d1        | out       | 32       |
| kernel_q0        | in        | 32       |
| kernel_q1        | in        | 32       |
| out_r_address0   | out       | 3        |
| out_r_address1   | out       | 3        |
| out_r_d0         | out       | 512      |
| out_r_d1         | out       | 512      |
| out_r_q0         | in        | 512      |
| out_r_q1         | in        | 512      |
+------------------+-----------+----------+

* Other Ports
+-------------+---------+-----------+----------+
| Port        | Mode    | Direction | Bitwidth |
+-------------+---------+-----------+----------+
| W_delta_0_0 | ap_none | in        | 512      |
| W_delta_0_1 | ap_none | in        | 512      |
| W_delta_0_2 | ap_none | in        | 512      |
| W_delta_0_3 | ap_none | in        | 512      |
| W_delta_0_4 | ap_none | in        | 512      |
| W_delta_1_0 | ap_none | in        | 512      |
| W_delta_1_1 | ap_none | in        | 512      |
| W_delta_1_2 | ap_none | in        | 512      |
| W_delta_1_3 | ap_none | in        | 512      |
| W_delta_1_4 | ap_none | in        | 512      |
| W_delta_2_0 | ap_none | in        | 512      |
| W_delta_2_1 | ap_none | in        | 512      |
| W_delta_2_2 | ap_none | in        | 512      |
| W_delta_2_3 | ap_none | in        | 512      |
| W_delta_2_4 | ap_none | in        | 512      |
| W_delta_3_0 | ap_none | in        | 512      |
| W_delta_3_1 | ap_none | in        | 512      |
| W_delta_3_2 | ap_none | in        | 512      |
| W_delta_3_3 | ap_none | in        | 512      |
| W_delta_3_4 | ap_none | in        | 512      |
| W_delta_4_0 | ap_none | in        | 512      |
| W_delta_4_1 | ap_none | in        | 512      |
| W_delta_4_2 | ap_none | in        | 512      |
| W_delta_4_3 | ap_none | in        | 512      |
| W_delta_4_4 | ap_none | in        | 512      |
+-------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| kernel   | in        | float*             |
| A        | in        | vector<float, 16>* |
| W_B      | in        | vector<float, 16>* |
| W_C      | in        | vector<float, 16>* |
| X        | in        | vector<float, 16>* |
| H0       | in        | vector<float, 16>* |
| H1       | out       | vector<float, 16>* |
| W_delta  | in        | vector<float, 16>* |
| out      | out       | vector<float, 16>* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| kernel   | kernel_address0  | port    | offset   |
| kernel   | kernel_ce0       | port    |          |
| kernel   | kernel_d0        | port    |          |
| kernel   | kernel_q0        | port    |          |
| kernel   | kernel_we0       | port    |          |
| kernel   | kernel_address1  | port    | offset   |
| kernel   | kernel_ce1       | port    |          |
| kernel   | kernel_d1        | port    |          |
| kernel   | kernel_q1        | port    |          |
| kernel   | kernel_we1       | port    |          |
| A        | A_address0       | port    | offset   |
| A        | A_ce0            | port    |          |
| A        | A_d0             | port    |          |
| A        | A_q0             | port    |          |
| A        | A_we0            | port    |          |
| A        | A_address1       | port    | offset   |
| A        | A_ce1            | port    |          |
| A        | A_d1             | port    |          |
| A        | A_q1             | port    |          |
| A        | A_we1            | port    |          |
| W_B      | W_B_0_0_address0 | port    | offset   |
| W_B      | W_B_0_0_ce0      | port    |          |
| W_B      | W_B_0_0_d0       | port    |          |
| W_B      | W_B_0_0_q0       | port    |          |
| W_B      | W_B_0_0_we0      | port    |          |
| W_B      | W_B_0_0_address1 | port    | offset   |
| W_B      | W_B_0_0_ce1      | port    |          |
| W_B      | W_B_0_0_d1       | port    |          |
| W_B      | W_B_0_0_q1       | port    |          |
| W_B      | W_B_0_0_we1      | port    |          |
| W_B      | W_B_0_1_address0 | port    | offset   |
| W_B      | W_B_0_1_ce0      | port    |          |
| W_B      | W_B_0_1_d0       | port    |          |
| W_B      | W_B_0_1_q0       | port    |          |
| W_B      | W_B_0_1_we0      | port    |          |
| W_B      | W_B_0_1_address1 | port    | offset   |
| W_B      | W_B_0_1_ce1      | port    |          |
| W_B      | W_B_0_1_d1       | port    |          |
| W_B      | W_B_0_1_q1       | port    |          |
| W_B      | W_B_0_1_we1      | port    |          |
| W_B      | W_B_0_2_address0 | port    | offset   |
| W_B      | W_B_0_2_ce0      | port    |          |
| W_B      | W_B_0_2_d0       | port    |          |
| W_B      | W_B_0_2_q0       | port    |          |
| W_B      | W_B_0_2_we0      | port    |          |
| W_B      | W_B_0_2_address1 | port    | offset   |
| W_B      | W_B_0_2_ce1      | port    |          |
| W_B      | W_B_0_2_d1       | port    |          |
| W_B      | W_B_0_2_q1       | port    |          |
| W_B      | W_B_0_2_we1      | port    |          |
| W_B      | W_B_0_3_address0 | port    | offset   |
| W_B      | W_B_0_3_ce0      | port    |          |
| W_B      | W_B_0_3_d0       | port    |          |
| W_B      | W_B_0_3_q0       | port    |          |
| W_B      | W_B_0_3_we0      | port    |          |
| W_B      | W_B_0_3_address1 | port    | offset   |
| W_B      | W_B_0_3_ce1      | port    |          |
| W_B      | W_B_0_3_d1       | port    |          |
| W_B      | W_B_0_3_q1       | port    |          |
| W_B      | W_B_0_3_we1      | port    |          |
| W_B      | W_B_0_4_address0 | port    | offset   |
| W_B      | W_B_0_4_ce0      | port    |          |
| W_B      | W_B_0_4_d0       | port    |          |
| W_B      | W_B_0_4_q0       | port    |          |
| W_B      | W_B_0_4_we0      | port    |          |
| W_B      | W_B_0_4_address1 | port    | offset   |
| W_B      | W_B_0_4_ce1      | port    |          |
| W_B      | W_B_0_4_d1       | port    |          |
| W_B      | W_B_0_4_q1       | port    |          |
| W_B      | W_B_0_4_we1      | port    |          |
| W_B      | W_B_1_0_address0 | port    | offset   |
| W_B      | W_B_1_0_ce0      | port    |          |
| W_B      | W_B_1_0_d0       | port    |          |
| W_B      | W_B_1_0_q0       | port    |          |
| W_B      | W_B_1_0_we0      | port    |          |
| W_B      | W_B_1_0_address1 | port    | offset   |
| W_B      | W_B_1_0_ce1      | port    |          |
| W_B      | W_B_1_0_d1       | port    |          |
| W_B      | W_B_1_0_q1       | port    |          |
| W_B      | W_B_1_0_we1      | port    |          |
| W_B      | W_B_1_1_address0 | port    | offset   |
| W_B      | W_B_1_1_ce0      | port    |          |
| W_B      | W_B_1_1_d0       | port    |          |
| W_B      | W_B_1_1_q0       | port    |          |
| W_B      | W_B_1_1_we0      | port    |          |
| W_B      | W_B_1_1_address1 | port    | offset   |
| W_B      | W_B_1_1_ce1      | port    |          |
| W_B      | W_B_1_1_d1       | port    |          |
| W_B      | W_B_1_1_q1       | port    |          |
| W_B      | W_B_1_1_we1      | port    |          |
| W_B      | W_B_1_2_address0 | port    | offset   |
| W_B      | W_B_1_2_ce0      | port    |          |
| W_B      | W_B_1_2_d0       | port    |          |
| W_B      | W_B_1_2_q0       | port    |          |
| W_B      | W_B_1_2_we0      | port    |          |
| W_B      | W_B_1_2_address1 | port    | offset   |
| W_B      | W_B_1_2_ce1      | port    |          |
| W_B      | W_B_1_2_d1       | port    |          |
| W_B      | W_B_1_2_q1       | port    |          |
| W_B      | W_B_1_2_we1      | port    |          |
| W_B      | W_B_1_3_address0 | port    | offset   |
| W_B      | W_B_1_3_ce0      | port    |          |
| W_B      | W_B_1_3_d0       | port    |          |
| W_B      | W_B_1_3_q0       | port    |          |
| W_B      | W_B_1_3_we0      | port    |          |
| W_B      | W_B_1_3_address1 | port    | offset   |
| W_B      | W_B_1_3_ce1      | port    |          |
| W_B      | W_B_1_3_d1       | port    |          |
| W_B      | W_B_1_3_q1       | port    |          |
| W_B      | W_B_1_3_we1      | port    |          |
| W_B      | W_B_1_4_address0 | port    | offset   |
| W_B      | W_B_1_4_ce0      | port    |          |
| W_B      | W_B_1_4_d0       | port    |          |
| W_B      | W_B_1_4_q0       | port    |          |
| W_B      | W_B_1_4_we0      | port    |          |
| W_B      | W_B_1_4_address1 | port    | offset   |
| W_B      | W_B_1_4_ce1      | port    |          |
| W_B      | W_B_1_4_d1       | port    |          |
| W_B      | W_B_1_4_q1       | port    |          |
| W_B      | W_B_1_4_we1      | port    |          |
| W_B      | W_B_2_0_address0 | port    | offset   |
| W_B      | W_B_2_0_ce0      | port    |          |
| W_B      | W_B_2_0_d0       | port    |          |
| W_B      | W_B_2_0_q0       | port    |          |
| W_B      | W_B_2_0_we0      | port    |          |
| W_B      | W_B_2_0_address1 | port    | offset   |
| W_B      | W_B_2_0_ce1      | port    |          |
| W_B      | W_B_2_0_d1       | port    |          |
| W_B      | W_B_2_0_q1       | port    |          |
| W_B      | W_B_2_0_we1      | port    |          |
| W_B      | W_B_2_1_address0 | port    | offset   |
| W_B      | W_B_2_1_ce0      | port    |          |
| W_B      | W_B_2_1_d0       | port    |          |
| W_B      | W_B_2_1_q0       | port    |          |
| W_B      | W_B_2_1_we0      | port    |          |
| W_B      | W_B_2_1_address1 | port    | offset   |
| W_B      | W_B_2_1_ce1      | port    |          |
| W_B      | W_B_2_1_d1       | port    |          |
| W_B      | W_B_2_1_q1       | port    |          |
| W_B      | W_B_2_1_we1      | port    |          |
| W_B      | W_B_2_2_address0 | port    | offset   |
| W_B      | W_B_2_2_ce0      | port    |          |
| W_B      | W_B_2_2_d0       | port    |          |
| W_B      | W_B_2_2_q0       | port    |          |
| W_B      | W_B_2_2_we0      | port    |          |
| W_B      | W_B_2_2_address1 | port    | offset   |
| W_B      | W_B_2_2_ce1      | port    |          |
| W_B      | W_B_2_2_d1       | port    |          |
| W_B      | W_B_2_2_q1       | port    |          |
| W_B      | W_B_2_2_we1      | port    |          |
| W_B      | W_B_2_3_address0 | port    | offset   |
| W_B      | W_B_2_3_ce0      | port    |          |
| W_B      | W_B_2_3_d0       | port    |          |
| W_B      | W_B_2_3_q0       | port    |          |
| W_B      | W_B_2_3_we0      | port    |          |
| W_B      | W_B_2_3_address1 | port    | offset   |
| W_B      | W_B_2_3_ce1      | port    |          |
| W_B      | W_B_2_3_d1       | port    |          |
| W_B      | W_B_2_3_q1       | port    |          |
| W_B      | W_B_2_3_we1      | port    |          |
| W_B      | W_B_2_4_address0 | port    | offset   |
| W_B      | W_B_2_4_ce0      | port    |          |
| W_B      | W_B_2_4_d0       | port    |          |
| W_B      | W_B_2_4_q0       | port    |          |
| W_B      | W_B_2_4_we0      | port    |          |
| W_B      | W_B_2_4_address1 | port    | offset   |
| W_B      | W_B_2_4_ce1      | port    |          |
| W_B      | W_B_2_4_d1       | port    |          |
| W_B      | W_B_2_4_q1       | port    |          |
| W_B      | W_B_2_4_we1      | port    |          |
| W_B      | W_B_3_0_address0 | port    | offset   |
| W_B      | W_B_3_0_ce0      | port    |          |
| W_B      | W_B_3_0_d0       | port    |          |
| W_B      | W_B_3_0_q0       | port    |          |
| W_B      | W_B_3_0_we0      | port    |          |
| W_B      | W_B_3_0_address1 | port    | offset   |
| W_B      | W_B_3_0_ce1      | port    |          |
| W_B      | W_B_3_0_d1       | port    |          |
| W_B      | W_B_3_0_q1       | port    |          |
| W_B      | W_B_3_0_we1      | port    |          |
| W_B      | W_B_3_1_address0 | port    | offset   |
| W_B      | W_B_3_1_ce0      | port    |          |
| W_B      | W_B_3_1_d0       | port    |          |
| W_B      | W_B_3_1_q0       | port    |          |
| W_B      | W_B_3_1_we0      | port    |          |
| W_B      | W_B_3_1_address1 | port    | offset   |
| W_B      | W_B_3_1_ce1      | port    |          |
| W_B      | W_B_3_1_d1       | port    |          |
| W_B      | W_B_3_1_q1       | port    |          |
| W_B      | W_B_3_1_we1      | port    |          |
| W_B      | W_B_3_2_address0 | port    | offset   |
| W_B      | W_B_3_2_ce0      | port    |          |
| W_B      | W_B_3_2_d0       | port    |          |
| W_B      | W_B_3_2_q0       | port    |          |
| W_B      | W_B_3_2_we0      | port    |          |
| W_B      | W_B_3_2_address1 | port    | offset   |
| W_B      | W_B_3_2_ce1      | port    |          |
| W_B      | W_B_3_2_d1       | port    |          |
| W_B      | W_B_3_2_q1       | port    |          |
| W_B      | W_B_3_2_we1      | port    |          |
| W_B      | W_B_3_3_address0 | port    | offset   |
| W_B      | W_B_3_3_ce0      | port    |          |
| W_B      | W_B_3_3_d0       | port    |          |
| W_B      | W_B_3_3_q0       | port    |          |
| W_B      | W_B_3_3_we0      | port    |          |
| W_B      | W_B_3_3_address1 | port    | offset   |
| W_B      | W_B_3_3_ce1      | port    |          |
| W_B      | W_B_3_3_d1       | port    |          |
| W_B      | W_B_3_3_q1       | port    |          |
| W_B      | W_B_3_3_we1      | port    |          |
| W_B      | W_B_3_4_address0 | port    | offset   |
| W_B      | W_B_3_4_ce0      | port    |          |
| W_B      | W_B_3_4_d0       | port    |          |
| W_B      | W_B_3_4_q0       | port    |          |
| W_B      | W_B_3_4_we0      | port    |          |
| W_B      | W_B_3_4_address1 | port    | offset   |
| W_B      | W_B_3_4_ce1      | port    |          |
| W_B      | W_B_3_4_d1       | port    |          |
| W_B      | W_B_3_4_q1       | port    |          |
| W_B      | W_B_3_4_we1      | port    |          |
| W_B      | W_B_4_0_address0 | port    | offset   |
| W_B      | W_B_4_0_ce0      | port    |          |
| W_B      | W_B_4_0_d0       | port    |          |
| W_B      | W_B_4_0_q0       | port    |          |
| W_B      | W_B_4_0_we0      | port    |          |
| W_B      | W_B_4_0_address1 | port    | offset   |
| W_B      | W_B_4_0_ce1      | port    |          |
| W_B      | W_B_4_0_d1       | port    |          |
| W_B      | W_B_4_0_q1       | port    |          |
| W_B      | W_B_4_0_we1      | port    |          |
| W_B      | W_B_4_1_address0 | port    | offset   |
| W_B      | W_B_4_1_ce0      | port    |          |
| W_B      | W_B_4_1_d0       | port    |          |
| W_B      | W_B_4_1_q0       | port    |          |
| W_B      | W_B_4_1_we0      | port    |          |
| W_B      | W_B_4_1_address1 | port    | offset   |
| W_B      | W_B_4_1_ce1      | port    |          |
| W_B      | W_B_4_1_d1       | port    |          |
| W_B      | W_B_4_1_q1       | port    |          |
| W_B      | W_B_4_1_we1      | port    |          |
| W_B      | W_B_4_2_address0 | port    | offset   |
| W_B      | W_B_4_2_ce0      | port    |          |
| W_B      | W_B_4_2_d0       | port    |          |
| W_B      | W_B_4_2_q0       | port    |          |
| W_B      | W_B_4_2_we0      | port    |          |
| W_B      | W_B_4_2_address1 | port    | offset   |
| W_B      | W_B_4_2_ce1      | port    |          |
| W_B      | W_B_4_2_d1       | port    |          |
| W_B      | W_B_4_2_q1       | port    |          |
| W_B      | W_B_4_2_we1      | port    |          |
| W_B      | W_B_4_3_address0 | port    | offset   |
| W_B      | W_B_4_3_ce0      | port    |          |
| W_B      | W_B_4_3_d0       | port    |          |
| W_B      | W_B_4_3_q0       | port    |          |
| W_B      | W_B_4_3_we0      | port    |          |
| W_B      | W_B_4_3_address1 | port    | offset   |
| W_B      | W_B_4_3_ce1      | port    |          |
| W_B      | W_B_4_3_d1       | port    |          |
| W_B      | W_B_4_3_q1       | port    |          |
| W_B      | W_B_4_3_we1      | port    |          |
| W_B      | W_B_4_4_address0 | port    | offset   |
| W_B      | W_B_4_4_ce0      | port    |          |
| W_B      | W_B_4_4_d0       | port    |          |
| W_B      | W_B_4_4_q0       | port    |          |
| W_B      | W_B_4_4_we0      | port    |          |
| W_B      | W_B_4_4_address1 | port    | offset   |
| W_B      | W_B_4_4_ce1      | port    |          |
| W_B      | W_B_4_4_d1       | port    |          |
| W_B      | W_B_4_4_q1       | port    |          |
| W_B      | W_B_4_4_we1      | port    |          |
| W_B      | W_B_5_0_address0 | port    | offset   |
| W_B      | W_B_5_0_ce0      | port    |          |
| W_B      | W_B_5_0_d0       | port    |          |
| W_B      | W_B_5_0_q0       | port    |          |
| W_B      | W_B_5_0_we0      | port    |          |
| W_B      | W_B_5_0_address1 | port    | offset   |
| W_B      | W_B_5_0_ce1      | port    |          |
| W_B      | W_B_5_0_d1       | port    |          |
| W_B      | W_B_5_0_q1       | port    |          |
| W_B      | W_B_5_0_we1      | port    |          |
| W_B      | W_B_5_1_address0 | port    | offset   |
| W_B      | W_B_5_1_ce0      | port    |          |
| W_B      | W_B_5_1_d0       | port    |          |
| W_B      | W_B_5_1_q0       | port    |          |
| W_B      | W_B_5_1_we0      | port    |          |
| W_B      | W_B_5_1_address1 | port    | offset   |
| W_B      | W_B_5_1_ce1      | port    |          |
| W_B      | W_B_5_1_d1       | port    |          |
| W_B      | W_B_5_1_q1       | port    |          |
| W_B      | W_B_5_1_we1      | port    |          |
| W_B      | W_B_5_2_address0 | port    | offset   |
| W_B      | W_B_5_2_ce0      | port    |          |
| W_B      | W_B_5_2_d0       | port    |          |
| W_B      | W_B_5_2_q0       | port    |          |
| W_B      | W_B_5_2_we0      | port    |          |
| W_B      | W_B_5_2_address1 | port    | offset   |
| W_B      | W_B_5_2_ce1      | port    |          |
| W_B      | W_B_5_2_d1       | port    |          |
| W_B      | W_B_5_2_q1       | port    |          |
| W_B      | W_B_5_2_we1      | port    |          |
| W_B      | W_B_5_3_address0 | port    | offset   |
| W_B      | W_B_5_3_ce0      | port    |          |
| W_B      | W_B_5_3_d0       | port    |          |
| W_B      | W_B_5_3_q0       | port    |          |
| W_B      | W_B_5_3_we0      | port    |          |
| W_B      | W_B_5_3_address1 | port    | offset   |
| W_B      | W_B_5_3_ce1      | port    |          |
| W_B      | W_B_5_3_d1       | port    |          |
| W_B      | W_B_5_3_q1       | port    |          |
| W_B      | W_B_5_3_we1      | port    |          |
| W_B      | W_B_5_4_address0 | port    | offset   |
| W_B      | W_B_5_4_ce0      | port    |          |
| W_B      | W_B_5_4_d0       | port    |          |
| W_B      | W_B_5_4_q0       | port    |          |
| W_B      | W_B_5_4_we0      | port    |          |
| W_B      | W_B_5_4_address1 | port    | offset   |
| W_B      | W_B_5_4_ce1      | port    |          |
| W_B      | W_B_5_4_d1       | port    |          |
| W_B      | W_B_5_4_q1       | port    |          |
| W_B      | W_B_5_4_we1      | port    |          |
| W_B      | W_B_6_0_address0 | port    | offset   |
| W_B      | W_B_6_0_ce0      | port    |          |
| W_B      | W_B_6_0_d0       | port    |          |
| W_B      | W_B_6_0_q0       | port    |          |
| W_B      | W_B_6_0_we0      | port    |          |
| W_B      | W_B_6_0_address1 | port    | offset   |
| W_B      | W_B_6_0_ce1      | port    |          |
| W_B      | W_B_6_0_d1       | port    |          |
| W_B      | W_B_6_0_q1       | port    |          |
| W_B      | W_B_6_0_we1      | port    |          |
| W_B      | W_B_6_1_address0 | port    | offset   |
| W_B      | W_B_6_1_ce0      | port    |          |
| W_B      | W_B_6_1_d0       | port    |          |
| W_B      | W_B_6_1_q0       | port    |          |
| W_B      | W_B_6_1_we0      | port    |          |
| W_B      | W_B_6_1_address1 | port    | offset   |
| W_B      | W_B_6_1_ce1      | port    |          |
| W_B      | W_B_6_1_d1       | port    |          |
| W_B      | W_B_6_1_q1       | port    |          |
| W_B      | W_B_6_1_we1      | port    |          |
| W_B      | W_B_6_2_address0 | port    | offset   |
| W_B      | W_B_6_2_ce0      | port    |          |
| W_B      | W_B_6_2_d0       | port    |          |
| W_B      | W_B_6_2_q0       | port    |          |
| W_B      | W_B_6_2_we0      | port    |          |
| W_B      | W_B_6_2_address1 | port    | offset   |
| W_B      | W_B_6_2_ce1      | port    |          |
| W_B      | W_B_6_2_d1       | port    |          |
| W_B      | W_B_6_2_q1       | port    |          |
| W_B      | W_B_6_2_we1      | port    |          |
| W_B      | W_B_6_3_address0 | port    | offset   |
| W_B      | W_B_6_3_ce0      | port    |          |
| W_B      | W_B_6_3_d0       | port    |          |
| W_B      | W_B_6_3_q0       | port    |          |
| W_B      | W_B_6_3_we0      | port    |          |
| W_B      | W_B_6_3_address1 | port    | offset   |
| W_B      | W_B_6_3_ce1      | port    |          |
| W_B      | W_B_6_3_d1       | port    |          |
| W_B      | W_B_6_3_q1       | port    |          |
| W_B      | W_B_6_3_we1      | port    |          |
| W_B      | W_B_6_4_address0 | port    | offset   |
| W_B      | W_B_6_4_ce0      | port    |          |
| W_B      | W_B_6_4_d0       | port    |          |
| W_B      | W_B_6_4_q0       | port    |          |
| W_B      | W_B_6_4_we0      | port    |          |
| W_B      | W_B_6_4_address1 | port    | offset   |
| W_B      | W_B_6_4_ce1      | port    |          |
| W_B      | W_B_6_4_d1       | port    |          |
| W_B      | W_B_6_4_q1       | port    |          |
| W_B      | W_B_6_4_we1      | port    |          |
| W_B      | W_B_7_0_address0 | port    | offset   |
| W_B      | W_B_7_0_ce0      | port    |          |
| W_B      | W_B_7_0_d0       | port    |          |
| W_B      | W_B_7_0_q0       | port    |          |
| W_B      | W_B_7_0_we0      | port    |          |
| W_B      | W_B_7_0_address1 | port    | offset   |
| W_B      | W_B_7_0_ce1      | port    |          |
| W_B      | W_B_7_0_d1       | port    |          |
| W_B      | W_B_7_0_q1       | port    |          |
| W_B      | W_B_7_0_we1      | port    |          |
| W_B      | W_B_7_1_address0 | port    | offset   |
| W_B      | W_B_7_1_ce0      | port    |          |
| W_B      | W_B_7_1_d0       | port    |          |
| W_B      | W_B_7_1_q0       | port    |          |
| W_B      | W_B_7_1_we0      | port    |          |
| W_B      | W_B_7_1_address1 | port    | offset   |
| W_B      | W_B_7_1_ce1      | port    |          |
| W_B      | W_B_7_1_d1       | port    |          |
| W_B      | W_B_7_1_q1       | port    |          |
| W_B      | W_B_7_1_we1      | port    |          |
| W_B      | W_B_7_2_address0 | port    | offset   |
| W_B      | W_B_7_2_ce0      | port    |          |
| W_B      | W_B_7_2_d0       | port    |          |
| W_B      | W_B_7_2_q0       | port    |          |
| W_B      | W_B_7_2_we0      | port    |          |
| W_B      | W_B_7_2_address1 | port    | offset   |
| W_B      | W_B_7_2_ce1      | port    |          |
| W_B      | W_B_7_2_d1       | port    |          |
| W_B      | W_B_7_2_q1       | port    |          |
| W_B      | W_B_7_2_we1      | port    |          |
| W_B      | W_B_7_3_address0 | port    | offset   |
| W_B      | W_B_7_3_ce0      | port    |          |
| W_B      | W_B_7_3_d0       | port    |          |
| W_B      | W_B_7_3_q0       | port    |          |
| W_B      | W_B_7_3_we0      | port    |          |
| W_B      | W_B_7_3_address1 | port    | offset   |
| W_B      | W_B_7_3_ce1      | port    |          |
| W_B      | W_B_7_3_d1       | port    |          |
| W_B      | W_B_7_3_q1       | port    |          |
| W_B      | W_B_7_3_we1      | port    |          |
| W_B      | W_B_7_4_address0 | port    | offset   |
| W_B      | W_B_7_4_ce0      | port    |          |
| W_B      | W_B_7_4_d0       | port    |          |
| W_B      | W_B_7_4_q0       | port    |          |
| W_B      | W_B_7_4_we0      | port    |          |
| W_B      | W_B_7_4_address1 | port    | offset   |
| W_B      | W_B_7_4_ce1      | port    |          |
| W_B      | W_B_7_4_d1       | port    |          |
| W_B      | W_B_7_4_q1       | port    |          |
| W_B      | W_B_7_4_we1      | port    |          |
| W_C      | W_C_0_0_address0 | port    | offset   |
| W_C      | W_C_0_0_ce0      | port    |          |
| W_C      | W_C_0_0_d0       | port    |          |
| W_C      | W_C_0_0_q0       | port    |          |
| W_C      | W_C_0_0_we0      | port    |          |
| W_C      | W_C_0_0_address1 | port    | offset   |
| W_C      | W_C_0_0_ce1      | port    |          |
| W_C      | W_C_0_0_d1       | port    |          |
| W_C      | W_C_0_0_q1       | port    |          |
| W_C      | W_C_0_0_we1      | port    |          |
| W_C      | W_C_0_1_address0 | port    | offset   |
| W_C      | W_C_0_1_ce0      | port    |          |
| W_C      | W_C_0_1_d0       | port    |          |
| W_C      | W_C_0_1_q0       | port    |          |
| W_C      | W_C_0_1_we0      | port    |          |
| W_C      | W_C_0_1_address1 | port    | offset   |
| W_C      | W_C_0_1_ce1      | port    |          |
| W_C      | W_C_0_1_d1       | port    |          |
| W_C      | W_C_0_1_q1       | port    |          |
| W_C      | W_C_0_1_we1      | port    |          |
| W_C      | W_C_0_2_address0 | port    | offset   |
| W_C      | W_C_0_2_ce0      | port    |          |
| W_C      | W_C_0_2_d0       | port    |          |
| W_C      | W_C_0_2_q0       | port    |          |
| W_C      | W_C_0_2_we0      | port    |          |
| W_C      | W_C_0_2_address1 | port    | offset   |
| W_C      | W_C_0_2_ce1      | port    |          |
| W_C      | W_C_0_2_d1       | port    |          |
| W_C      | W_C_0_2_q1       | port    |          |
| W_C      | W_C_0_2_we1      | port    |          |
| W_C      | W_C_0_3_address0 | port    | offset   |
| W_C      | W_C_0_3_ce0      | port    |          |
| W_C      | W_C_0_3_d0       | port    |          |
| W_C      | W_C_0_3_q0       | port    |          |
| W_C      | W_C_0_3_we0      | port    |          |
| W_C      | W_C_0_3_address1 | port    | offset   |
| W_C      | W_C_0_3_ce1      | port    |          |
| W_C      | W_C_0_3_d1       | port    |          |
| W_C      | W_C_0_3_q1       | port    |          |
| W_C      | W_C_0_3_we1      | port    |          |
| W_C      | W_C_0_4_address0 | port    | offset   |
| W_C      | W_C_0_4_ce0      | port    |          |
| W_C      | W_C_0_4_d0       | port    |          |
| W_C      | W_C_0_4_q0       | port    |          |
| W_C      | W_C_0_4_we0      | port    |          |
| W_C      | W_C_0_4_address1 | port    | offset   |
| W_C      | W_C_0_4_ce1      | port    |          |
| W_C      | W_C_0_4_d1       | port    |          |
| W_C      | W_C_0_4_q1       | port    |          |
| W_C      | W_C_0_4_we1      | port    |          |
| W_C      | W_C_1_0_address0 | port    | offset   |
| W_C      | W_C_1_0_ce0      | port    |          |
| W_C      | W_C_1_0_d0       | port    |          |
| W_C      | W_C_1_0_q0       | port    |          |
| W_C      | W_C_1_0_we0      | port    |          |
| W_C      | W_C_1_0_address1 | port    | offset   |
| W_C      | W_C_1_0_ce1      | port    |          |
| W_C      | W_C_1_0_d1       | port    |          |
| W_C      | W_C_1_0_q1       | port    |          |
| W_C      | W_C_1_0_we1      | port    |          |
| W_C      | W_C_1_1_address0 | port    | offset   |
| W_C      | W_C_1_1_ce0      | port    |          |
| W_C      | W_C_1_1_d0       | port    |          |
| W_C      | W_C_1_1_q0       | port    |          |
| W_C      | W_C_1_1_we0      | port    |          |
| W_C      | W_C_1_1_address1 | port    | offset   |
| W_C      | W_C_1_1_ce1      | port    |          |
| W_C      | W_C_1_1_d1       | port    |          |
| W_C      | W_C_1_1_q1       | port    |          |
| W_C      | W_C_1_1_we1      | port    |          |
| W_C      | W_C_1_2_address0 | port    | offset   |
| W_C      | W_C_1_2_ce0      | port    |          |
| W_C      | W_C_1_2_d0       | port    |          |
| W_C      | W_C_1_2_q0       | port    |          |
| W_C      | W_C_1_2_we0      | port    |          |
| W_C      | W_C_1_2_address1 | port    | offset   |
| W_C      | W_C_1_2_ce1      | port    |          |
| W_C      | W_C_1_2_d1       | port    |          |
| W_C      | W_C_1_2_q1       | port    |          |
| W_C      | W_C_1_2_we1      | port    |          |
| W_C      | W_C_1_3_address0 | port    | offset   |
| W_C      | W_C_1_3_ce0      | port    |          |
| W_C      | W_C_1_3_d0       | port    |          |
| W_C      | W_C_1_3_q0       | port    |          |
| W_C      | W_C_1_3_we0      | port    |          |
| W_C      | W_C_1_3_address1 | port    | offset   |
| W_C      | W_C_1_3_ce1      | port    |          |
| W_C      | W_C_1_3_d1       | port    |          |
| W_C      | W_C_1_3_q1       | port    |          |
| W_C      | W_C_1_3_we1      | port    |          |
| W_C      | W_C_1_4_address0 | port    | offset   |
| W_C      | W_C_1_4_ce0      | port    |          |
| W_C      | W_C_1_4_d0       | port    |          |
| W_C      | W_C_1_4_q0       | port    |          |
| W_C      | W_C_1_4_we0      | port    |          |
| W_C      | W_C_1_4_address1 | port    | offset   |
| W_C      | W_C_1_4_ce1      | port    |          |
| W_C      | W_C_1_4_d1       | port    |          |
| W_C      | W_C_1_4_q1       | port    |          |
| W_C      | W_C_1_4_we1      | port    |          |
| W_C      | W_C_2_0_address0 | port    | offset   |
| W_C      | W_C_2_0_ce0      | port    |          |
| W_C      | W_C_2_0_d0       | port    |          |
| W_C      | W_C_2_0_q0       | port    |          |
| W_C      | W_C_2_0_we0      | port    |          |
| W_C      | W_C_2_0_address1 | port    | offset   |
| W_C      | W_C_2_0_ce1      | port    |          |
| W_C      | W_C_2_0_d1       | port    |          |
| W_C      | W_C_2_0_q1       | port    |          |
| W_C      | W_C_2_0_we1      | port    |          |
| W_C      | W_C_2_1_address0 | port    | offset   |
| W_C      | W_C_2_1_ce0      | port    |          |
| W_C      | W_C_2_1_d0       | port    |          |
| W_C      | W_C_2_1_q0       | port    |          |
| W_C      | W_C_2_1_we0      | port    |          |
| W_C      | W_C_2_1_address1 | port    | offset   |
| W_C      | W_C_2_1_ce1      | port    |          |
| W_C      | W_C_2_1_d1       | port    |          |
| W_C      | W_C_2_1_q1       | port    |          |
| W_C      | W_C_2_1_we1      | port    |          |
| W_C      | W_C_2_2_address0 | port    | offset   |
| W_C      | W_C_2_2_ce0      | port    |          |
| W_C      | W_C_2_2_d0       | port    |          |
| W_C      | W_C_2_2_q0       | port    |          |
| W_C      | W_C_2_2_we0      | port    |          |
| W_C      | W_C_2_2_address1 | port    | offset   |
| W_C      | W_C_2_2_ce1      | port    |          |
| W_C      | W_C_2_2_d1       | port    |          |
| W_C      | W_C_2_2_q1       | port    |          |
| W_C      | W_C_2_2_we1      | port    |          |
| W_C      | W_C_2_3_address0 | port    | offset   |
| W_C      | W_C_2_3_ce0      | port    |          |
| W_C      | W_C_2_3_d0       | port    |          |
| W_C      | W_C_2_3_q0       | port    |          |
| W_C      | W_C_2_3_we0      | port    |          |
| W_C      | W_C_2_3_address1 | port    | offset   |
| W_C      | W_C_2_3_ce1      | port    |          |
| W_C      | W_C_2_3_d1       | port    |          |
| W_C      | W_C_2_3_q1       | port    |          |
| W_C      | W_C_2_3_we1      | port    |          |
| W_C      | W_C_2_4_address0 | port    | offset   |
| W_C      | W_C_2_4_ce0      | port    |          |
| W_C      | W_C_2_4_d0       | port    |          |
| W_C      | W_C_2_4_q0       | port    |          |
| W_C      | W_C_2_4_we0      | port    |          |
| W_C      | W_C_2_4_address1 | port    | offset   |
| W_C      | W_C_2_4_ce1      | port    |          |
| W_C      | W_C_2_4_d1       | port    |          |
| W_C      | W_C_2_4_q1       | port    |          |
| W_C      | W_C_2_4_we1      | port    |          |
| W_C      | W_C_3_0_address0 | port    | offset   |
| W_C      | W_C_3_0_ce0      | port    |          |
| W_C      | W_C_3_0_d0       | port    |          |
| W_C      | W_C_3_0_q0       | port    |          |
| W_C      | W_C_3_0_we0      | port    |          |
| W_C      | W_C_3_0_address1 | port    | offset   |
| W_C      | W_C_3_0_ce1      | port    |          |
| W_C      | W_C_3_0_d1       | port    |          |
| W_C      | W_C_3_0_q1       | port    |          |
| W_C      | W_C_3_0_we1      | port    |          |
| W_C      | W_C_3_1_address0 | port    | offset   |
| W_C      | W_C_3_1_ce0      | port    |          |
| W_C      | W_C_3_1_d0       | port    |          |
| W_C      | W_C_3_1_q0       | port    |          |
| W_C      | W_C_3_1_we0      | port    |          |
| W_C      | W_C_3_1_address1 | port    | offset   |
| W_C      | W_C_3_1_ce1      | port    |          |
| W_C      | W_C_3_1_d1       | port    |          |
| W_C      | W_C_3_1_q1       | port    |          |
| W_C      | W_C_3_1_we1      | port    |          |
| W_C      | W_C_3_2_address0 | port    | offset   |
| W_C      | W_C_3_2_ce0      | port    |          |
| W_C      | W_C_3_2_d0       | port    |          |
| W_C      | W_C_3_2_q0       | port    |          |
| W_C      | W_C_3_2_we0      | port    |          |
| W_C      | W_C_3_2_address1 | port    | offset   |
| W_C      | W_C_3_2_ce1      | port    |          |
| W_C      | W_C_3_2_d1       | port    |          |
| W_C      | W_C_3_2_q1       | port    |          |
| W_C      | W_C_3_2_we1      | port    |          |
| W_C      | W_C_3_3_address0 | port    | offset   |
| W_C      | W_C_3_3_ce0      | port    |          |
| W_C      | W_C_3_3_d0       | port    |          |
| W_C      | W_C_3_3_q0       | port    |          |
| W_C      | W_C_3_3_we0      | port    |          |
| W_C      | W_C_3_3_address1 | port    | offset   |
| W_C      | W_C_3_3_ce1      | port    |          |
| W_C      | W_C_3_3_d1       | port    |          |
| W_C      | W_C_3_3_q1       | port    |          |
| W_C      | W_C_3_3_we1      | port    |          |
| W_C      | W_C_3_4_address0 | port    | offset   |
| W_C      | W_C_3_4_ce0      | port    |          |
| W_C      | W_C_3_4_d0       | port    |          |
| W_C      | W_C_3_4_q0       | port    |          |
| W_C      | W_C_3_4_we0      | port    |          |
| W_C      | W_C_3_4_address1 | port    | offset   |
| W_C      | W_C_3_4_ce1      | port    |          |
| W_C      | W_C_3_4_d1       | port    |          |
| W_C      | W_C_3_4_q1       | port    |          |
| W_C      | W_C_3_4_we1      | port    |          |
| W_C      | W_C_4_0_address0 | port    | offset   |
| W_C      | W_C_4_0_ce0      | port    |          |
| W_C      | W_C_4_0_d0       | port    |          |
| W_C      | W_C_4_0_q0       | port    |          |
| W_C      | W_C_4_0_we0      | port    |          |
| W_C      | W_C_4_0_address1 | port    | offset   |
| W_C      | W_C_4_0_ce1      | port    |          |
| W_C      | W_C_4_0_d1       | port    |          |
| W_C      | W_C_4_0_q1       | port    |          |
| W_C      | W_C_4_0_we1      | port    |          |
| W_C      | W_C_4_1_address0 | port    | offset   |
| W_C      | W_C_4_1_ce0      | port    |          |
| W_C      | W_C_4_1_d0       | port    |          |
| W_C      | W_C_4_1_q0       | port    |          |
| W_C      | W_C_4_1_we0      | port    |          |
| W_C      | W_C_4_1_address1 | port    | offset   |
| W_C      | W_C_4_1_ce1      | port    |          |
| W_C      | W_C_4_1_d1       | port    |          |
| W_C      | W_C_4_1_q1       | port    |          |
| W_C      | W_C_4_1_we1      | port    |          |
| W_C      | W_C_4_2_address0 | port    | offset   |
| W_C      | W_C_4_2_ce0      | port    |          |
| W_C      | W_C_4_2_d0       | port    |          |
| W_C      | W_C_4_2_q0       | port    |          |
| W_C      | W_C_4_2_we0      | port    |          |
| W_C      | W_C_4_2_address1 | port    | offset   |
| W_C      | W_C_4_2_ce1      | port    |          |
| W_C      | W_C_4_2_d1       | port    |          |
| W_C      | W_C_4_2_q1       | port    |          |
| W_C      | W_C_4_2_we1      | port    |          |
| W_C      | W_C_4_3_address0 | port    | offset   |
| W_C      | W_C_4_3_ce0      | port    |          |
| W_C      | W_C_4_3_d0       | port    |          |
| W_C      | W_C_4_3_q0       | port    |          |
| W_C      | W_C_4_3_we0      | port    |          |
| W_C      | W_C_4_3_address1 | port    | offset   |
| W_C      | W_C_4_3_ce1      | port    |          |
| W_C      | W_C_4_3_d1       | port    |          |
| W_C      | W_C_4_3_q1       | port    |          |
| W_C      | W_C_4_3_we1      | port    |          |
| W_C      | W_C_4_4_address0 | port    | offset   |
| W_C      | W_C_4_4_ce0      | port    |          |
| W_C      | W_C_4_4_d0       | port    |          |
| W_C      | W_C_4_4_q0       | port    |          |
| W_C      | W_C_4_4_we0      | port    |          |
| W_C      | W_C_4_4_address1 | port    | offset   |
| W_C      | W_C_4_4_ce1      | port    |          |
| W_C      | W_C_4_4_d1       | port    |          |
| W_C      | W_C_4_4_q1       | port    |          |
| W_C      | W_C_4_4_we1      | port    |          |
| W_C      | W_C_5_0_address0 | port    | offset   |
| W_C      | W_C_5_0_ce0      | port    |          |
| W_C      | W_C_5_0_d0       | port    |          |
| W_C      | W_C_5_0_q0       | port    |          |
| W_C      | W_C_5_0_we0      | port    |          |
| W_C      | W_C_5_0_address1 | port    | offset   |
| W_C      | W_C_5_0_ce1      | port    |          |
| W_C      | W_C_5_0_d1       | port    |          |
| W_C      | W_C_5_0_q1       | port    |          |
| W_C      | W_C_5_0_we1      | port    |          |
| W_C      | W_C_5_1_address0 | port    | offset   |
| W_C      | W_C_5_1_ce0      | port    |          |
| W_C      | W_C_5_1_d0       | port    |          |
| W_C      | W_C_5_1_q0       | port    |          |
| W_C      | W_C_5_1_we0      | port    |          |
| W_C      | W_C_5_1_address1 | port    | offset   |
| W_C      | W_C_5_1_ce1      | port    |          |
| W_C      | W_C_5_1_d1       | port    |          |
| W_C      | W_C_5_1_q1       | port    |          |
| W_C      | W_C_5_1_we1      | port    |          |
| W_C      | W_C_5_2_address0 | port    | offset   |
| W_C      | W_C_5_2_ce0      | port    |          |
| W_C      | W_C_5_2_d0       | port    |          |
| W_C      | W_C_5_2_q0       | port    |          |
| W_C      | W_C_5_2_we0      | port    |          |
| W_C      | W_C_5_2_address1 | port    | offset   |
| W_C      | W_C_5_2_ce1      | port    |          |
| W_C      | W_C_5_2_d1       | port    |          |
| W_C      | W_C_5_2_q1       | port    |          |
| W_C      | W_C_5_2_we1      | port    |          |
| W_C      | W_C_5_3_address0 | port    | offset   |
| W_C      | W_C_5_3_ce0      | port    |          |
| W_C      | W_C_5_3_d0       | port    |          |
| W_C      | W_C_5_3_q0       | port    |          |
| W_C      | W_C_5_3_we0      | port    |          |
| W_C      | W_C_5_3_address1 | port    | offset   |
| W_C      | W_C_5_3_ce1      | port    |          |
| W_C      | W_C_5_3_d1       | port    |          |
| W_C      | W_C_5_3_q1       | port    |          |
| W_C      | W_C_5_3_we1      | port    |          |
| W_C      | W_C_5_4_address0 | port    | offset   |
| W_C      | W_C_5_4_ce0      | port    |          |
| W_C      | W_C_5_4_d0       | port    |          |
| W_C      | W_C_5_4_q0       | port    |          |
| W_C      | W_C_5_4_we0      | port    |          |
| W_C      | W_C_5_4_address1 | port    | offset   |
| W_C      | W_C_5_4_ce1      | port    |          |
| W_C      | W_C_5_4_d1       | port    |          |
| W_C      | W_C_5_4_q1       | port    |          |
| W_C      | W_C_5_4_we1      | port    |          |
| W_C      | W_C_6_0_address0 | port    | offset   |
| W_C      | W_C_6_0_ce0      | port    |          |
| W_C      | W_C_6_0_d0       | port    |          |
| W_C      | W_C_6_0_q0       | port    |          |
| W_C      | W_C_6_0_we0      | port    |          |
| W_C      | W_C_6_0_address1 | port    | offset   |
| W_C      | W_C_6_0_ce1      | port    |          |
| W_C      | W_C_6_0_d1       | port    |          |
| W_C      | W_C_6_0_q1       | port    |          |
| W_C      | W_C_6_0_we1      | port    |          |
| W_C      | W_C_6_1_address0 | port    | offset   |
| W_C      | W_C_6_1_ce0      | port    |          |
| W_C      | W_C_6_1_d0       | port    |          |
| W_C      | W_C_6_1_q0       | port    |          |
| W_C      | W_C_6_1_we0      | port    |          |
| W_C      | W_C_6_1_address1 | port    | offset   |
| W_C      | W_C_6_1_ce1      | port    |          |
| W_C      | W_C_6_1_d1       | port    |          |
| W_C      | W_C_6_1_q1       | port    |          |
| W_C      | W_C_6_1_we1      | port    |          |
| W_C      | W_C_6_2_address0 | port    | offset   |
| W_C      | W_C_6_2_ce0      | port    |          |
| W_C      | W_C_6_2_d0       | port    |          |
| W_C      | W_C_6_2_q0       | port    |          |
| W_C      | W_C_6_2_we0      | port    |          |
| W_C      | W_C_6_2_address1 | port    | offset   |
| W_C      | W_C_6_2_ce1      | port    |          |
| W_C      | W_C_6_2_d1       | port    |          |
| W_C      | W_C_6_2_q1       | port    |          |
| W_C      | W_C_6_2_we1      | port    |          |
| W_C      | W_C_6_3_address0 | port    | offset   |
| W_C      | W_C_6_3_ce0      | port    |          |
| W_C      | W_C_6_3_d0       | port    |          |
| W_C      | W_C_6_3_q0       | port    |          |
| W_C      | W_C_6_3_we0      | port    |          |
| W_C      | W_C_6_3_address1 | port    | offset   |
| W_C      | W_C_6_3_ce1      | port    |          |
| W_C      | W_C_6_3_d1       | port    |          |
| W_C      | W_C_6_3_q1       | port    |          |
| W_C      | W_C_6_3_we1      | port    |          |
| W_C      | W_C_6_4_address0 | port    | offset   |
| W_C      | W_C_6_4_ce0      | port    |          |
| W_C      | W_C_6_4_d0       | port    |          |
| W_C      | W_C_6_4_q0       | port    |          |
| W_C      | W_C_6_4_we0      | port    |          |
| W_C      | W_C_6_4_address1 | port    | offset   |
| W_C      | W_C_6_4_ce1      | port    |          |
| W_C      | W_C_6_4_d1       | port    |          |
| W_C      | W_C_6_4_q1       | port    |          |
| W_C      | W_C_6_4_we1      | port    |          |
| W_C      | W_C_7_0_address0 | port    | offset   |
| W_C      | W_C_7_0_ce0      | port    |          |
| W_C      | W_C_7_0_d0       | port    |          |
| W_C      | W_C_7_0_q0       | port    |          |
| W_C      | W_C_7_0_we0      | port    |          |
| W_C      | W_C_7_0_address1 | port    | offset   |
| W_C      | W_C_7_0_ce1      | port    |          |
| W_C      | W_C_7_0_d1       | port    |          |
| W_C      | W_C_7_0_q1       | port    |          |
| W_C      | W_C_7_0_we1      | port    |          |
| W_C      | W_C_7_1_address0 | port    | offset   |
| W_C      | W_C_7_1_ce0      | port    |          |
| W_C      | W_C_7_1_d0       | port    |          |
| W_C      | W_C_7_1_q0       | port    |          |
| W_C      | W_C_7_1_we0      | port    |          |
| W_C      | W_C_7_1_address1 | port    | offset   |
| W_C      | W_C_7_1_ce1      | port    |          |
| W_C      | W_C_7_1_d1       | port    |          |
| W_C      | W_C_7_1_q1       | port    |          |
| W_C      | W_C_7_1_we1      | port    |          |
| W_C      | W_C_7_2_address0 | port    | offset   |
| W_C      | W_C_7_2_ce0      | port    |          |
| W_C      | W_C_7_2_d0       | port    |          |
| W_C      | W_C_7_2_q0       | port    |          |
| W_C      | W_C_7_2_we0      | port    |          |
| W_C      | W_C_7_2_address1 | port    | offset   |
| W_C      | W_C_7_2_ce1      | port    |          |
| W_C      | W_C_7_2_d1       | port    |          |
| W_C      | W_C_7_2_q1       | port    |          |
| W_C      | W_C_7_2_we1      | port    |          |
| W_C      | W_C_7_3_address0 | port    | offset   |
| W_C      | W_C_7_3_ce0      | port    |          |
| W_C      | W_C_7_3_d0       | port    |          |
| W_C      | W_C_7_3_q0       | port    |          |
| W_C      | W_C_7_3_we0      | port    |          |
| W_C      | W_C_7_3_address1 | port    | offset   |
| W_C      | W_C_7_3_ce1      | port    |          |
| W_C      | W_C_7_3_d1       | port    |          |
| W_C      | W_C_7_3_q1       | port    |          |
| W_C      | W_C_7_3_we1      | port    |          |
| W_C      | W_C_7_4_address0 | port    | offset   |
| W_C      | W_C_7_4_ce0      | port    |          |
| W_C      | W_C_7_4_d0       | port    |          |
| W_C      | W_C_7_4_q0       | port    |          |
| W_C      | W_C_7_4_we0      | port    |          |
| W_C      | W_C_7_4_address1 | port    | offset   |
| W_C      | W_C_7_4_ce1      | port    |          |
| W_C      | W_C_7_4_d1       | port    |          |
| W_C      | W_C_7_4_q1       | port    |          |
| W_C      | W_C_7_4_we1      | port    |          |
| X        | X_address0       | port    | offset   |
| X        | X_ce0            | port    |          |
| X        | X_d0             | port    |          |
| X        | X_q0             | port    |          |
| X        | X_we0            | port    |          |
| X        | X_address1       | port    | offset   |
| X        | X_ce1            | port    |          |
| X        | X_d1             | port    |          |
| X        | X_q1             | port    |          |
| X        | X_we1            | port    |          |
| H0       | H0_address0      | port    | offset   |
| H0       | H0_ce0           | port    |          |
| H0       | H0_d0            | port    |          |
| H0       | H0_q0            | port    |          |
| H0       | H0_we0           | port    |          |
| H0       | H0_address1      | port    | offset   |
| H0       | H0_ce1           | port    |          |
| H0       | H0_d1            | port    |          |
| H0       | H0_q1            | port    |          |
| H0       | H0_we1           | port    |          |
| H1       | H1_address0      | port    | offset   |
| H1       | H1_ce0           | port    |          |
| H1       | H1_d0            | port    |          |
| H1       | H1_q0            | port    |          |
| H1       | H1_we0           | port    |          |
| H1       | H1_address1      | port    | offset   |
| H1       | H1_ce1           | port    |          |
| H1       | H1_d1            | port    |          |
| H1       | H1_q1            | port    |          |
| H1       | H1_we1           | port    |          |
| W_delta  | W_delta_0_0      | port    |          |
| W_delta  | W_delta_0_1      | port    |          |
| W_delta  | W_delta_0_2      | port    |          |
| W_delta  | W_delta_0_3      | port    |          |
| W_delta  | W_delta_0_4      | port    |          |
| W_delta  | W_delta_1_0      | port    |          |
| W_delta  | W_delta_1_1      | port    |          |
| W_delta  | W_delta_1_2      | port    |          |
| W_delta  | W_delta_1_3      | port    |          |
| W_delta  | W_delta_1_4      | port    |          |
| W_delta  | W_delta_2_0      | port    |          |
| W_delta  | W_delta_2_1      | port    |          |
| W_delta  | W_delta_2_2      | port    |          |
| W_delta  | W_delta_2_3      | port    |          |
| W_delta  | W_delta_2_4      | port    |          |
| W_delta  | W_delta_3_0      | port    |          |
| W_delta  | W_delta_3_1      | port    |          |
| W_delta  | W_delta_3_2      | port    |          |
| W_delta  | W_delta_3_3      | port    |          |
| W_delta  | W_delta_3_4      | port    |          |
| W_delta  | W_delta_4_0      | port    |          |
| W_delta  | W_delta_4_1      | port    |          |
| W_delta  | W_delta_4_2      | port    |          |
| W_delta  | W_delta_4_3      | port    |          |
| W_delta  | W_delta_4_4      | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_d0         | port    |          |
| out      | out_r_q0         | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_address1   | port    | offset   |
| out      | out_r_ce1        | port    |          |
| out      | out_r_d1         | port    |          |
| out      | out_r_q1         | port    |          |
| out      | out_r_we1        | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------------+------+--------+-----------------------------+-----------+--------------------------+---------+
| Name                                                             | DSP  | Pragma | Variable                    | Op        | Impl                     | Latency |
+------------------------------------------------------------------+------+--------+-----------------------------+-----------+--------------------------+---------+
| + SSMU                                                           | 1003 |        |                             |           |                          |         |
|  + Loop_write_A_proc                                             | 0    |        |                             |           |                          |         |
|    add_ln416_fu_138_p2                                           |      |        | add_ln416                   | add       | fabric                   | 0       |
|    select_ln416_fu_144_p3                                        |      |        | select_ln416                | select    | auto_sel                 | 0       |
|    i_fu_152_p3                                                   |      |        | i                           | select    | auto_sel                 | 0       |
|    j_fu_188_p2                                                   |      |        | j                           | add       | fabric                   | 0       |
|    add_ln416_1_fu_115_p2                                         |      |        | add_ln416_1                 | add       | fabric                   | 0       |
|    icmp_ln417_fu_194_p2                                          |      |        | icmp_ln417                  | seteq     | auto                     | 0       |
|    icmp_ln416_fu_121_p2                                          |      |        | icmp_ln416                  | seteq     | auto                     | 0       |
|  + Loop_load_kernel_proc                                         | 0    |        |                             |           |                          |         |
|    i_fu_76_p2                                                    |      |        | i                           | add       | fabric                   | 0       |
|    icmp_ln422_fu_82_p2                                           |      |        | icmp_ln422                  | seteq     | auto                     | 0       |
|  + Loop_write_X_proc                                             | 0    |        |                             |           |                          |         |
|    i_fu_75_p2                                                    |      |        | i                           | add       | fabric                   | 0       |
|    icmp_ln427_fu_81_p2                                           |      |        | icmp_ln427                  | seteq     | auto                     | 0       |
|  + Loop_write_H0_proc                                            | 0    |        |                             |           |                          |         |
|    add_ln432_fu_138_p2                                           |      |        | add_ln432                   | add       | fabric                   | 0       |
|    select_ln432_fu_144_p3                                        |      |        | select_ln432                | select    | auto_sel                 | 0       |
|    i_fu_152_p3                                                   |      |        | i                           | select    | auto_sel                 | 0       |
|    j_fu_188_p2                                                   |      |        | j                           | add       | fabric                   | 0       |
|    add_ln432_1_fu_115_p2                                         |      |        | add_ln432_1                 | add       | fabric                   | 0       |
|    icmp_ln433_fu_194_p2                                          |      |        | icmp_ln433                  | seteq     | auto                     | 0       |
|    icmp_ln432_fu_121_p2                                          |      |        | icmp_ln432                  | seteq     | auto                     | 0       |
|  + SSMU_stream_complete                                          | 1003 |        |                             |           |                          |         |
|   + conv1d_silu_stream                                           | 512  |        |                             |           |                          |         |
|    + conv1d_silu_stream_Pipeline_read_kernel                     | 0    |        |                             |           |                          |         |
|      icmp_ln15_fu_110_p2                                         |      |        | icmp_ln15                   | seteq     | auto                     | 0       |
|      add_ln15_fu_116_p2                                          |      |        | add_ln15                    | add       | fabric                   | 0       |
|    + conv1d_silu_stream_Pipeline_read_X                          | 0    |        |                             |           |                          |         |
|      icmp_ln23_fu_1519_p2                                        |      |        | icmp_ln23                   | seteq     | auto                     | 0       |
|      add_ln23_fu_1525_p2                                         |      |        | add_ln23                    | add       | fabric                   | 0       |
|      xor_ln33_15_fu_2174_p2                                      |      |        | xor_ln33_15                 | xor       | auto                     | 0       |
|      xor_ln33_fu_2192_p2                                         |      |        | xor_ln33                    | xor       | auto                     | 0       |
|      xor_ln33_16_fu_2216_p2                                      |      |        | xor_ln33_16                 | xor       | auto                     | 0       |
|      xor_ln33_17_fu_2240_p2                                      |      |        | xor_ln33_17                 | xor       | auto                     | 0       |
|      xor_ln33_18_fu_2264_p2                                      |      |        | xor_ln33_18                 | xor       | auto                     | 0       |
|      xor_ln33_19_fu_2288_p2                                      |      |        | xor_ln33_19                 | xor       | auto                     | 0       |
|      xor_ln33_20_fu_2312_p2                                      |      |        | xor_ln33_20                 | xor       | auto                     | 0       |
|      xor_ln33_21_fu_2336_p2                                      |      |        | xor_ln33_21                 | xor       | auto                     | 0       |
|      xor_ln33_22_fu_2360_p2                                      |      |        | xor_ln33_22                 | xor       | auto                     | 0       |
|      xor_ln33_23_fu_2384_p2                                      |      |        | xor_ln33_23                 | xor       | auto                     | 0       |
|      xor_ln33_24_fu_2408_p2                                      |      |        | xor_ln33_24                 | xor       | auto                     | 0       |
|      xor_ln33_25_fu_2432_p2                                      |      |        | xor_ln33_25                 | xor       | auto                     | 0       |
|      xor_ln33_26_fu_2456_p2                                      |      |        | xor_ln33_26                 | xor       | auto                     | 0       |
|      xor_ln33_27_fu_2480_p2                                      |      |        | xor_ln33_27                 | xor       | auto                     | 0       |
|      xor_ln33_28_fu_2504_p2                                      |      |        | xor_ln33_28                 | xor       | auto                     | 0       |
|      xor_ln33_29_fu_2528_p2                                      |      |        | xor_ln33_29                 | xor       | auto                     | 0       |
|    + conv1d_silu_stream_Pipeline_process_vectors                 | 320  |        |                             |           |                          |         |
|      icmp_ln47_fu_1610_p2                                        |      |        | icmp_ln47                   | seteq     | auto                     | 0       |
|      add_ln47_fu_1616_p2                                         |      |        | add_ln47                    | add       | fabric                   | 0       |
|      sparsemux_11_3_32_1_1_U352                                  |      |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U353                                  |      |        | tmp_174                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U354                                  |      |        | tmp_175                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U355                                  |      |        | tmp_176                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U356                                  |      |        | tmp_177                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U357                                  |      |        | tmp_178                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U358                                  |      |        | tmp_179                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U359                                  |      |        | tmp_180                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U360                                  |      |        | tmp_181                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U361                                  |      |        | tmp_182                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U362                                  |      |        | tmp_183                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U363                                  |      |        | tmp_184                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U364                                  |      |        | tmp_185                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U365                                  |      |        | tmp_186                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U366                                  |      |        | tmp_187                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_11_3_32_1_1_U367                                  |      |        | tmp_188                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U160                        | 2    |        | sum                         | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U256                          | 3    |        | mul77_s                     | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U176                        | 2    |        | sum_1                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U272                          | 3    |        | mul77_16                    | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U192                        | 2    |        | sum_2                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U273                          | 3    |        | mul77_17                    | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U208                        | 2    |        | sum_64                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U161                        | 2    |        | sum_4                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U257                          | 3    |        | mul77_1_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U177                        | 2    |        | sum_5                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U274                          | 3    |        | mul77_1_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U193                        | 2    |        | sum_6                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U275                          | 3    |        | mul77_1_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U209                        | 2    |        | sum_65                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U162                        | 2    |        | sum_8                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U258                          | 3    |        | mul77_2_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U178                        | 2    |        | sum_9                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U276                          | 3    |        | mul77_2_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U194                        | 2    |        | sum_10                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U277                          | 3    |        | mul77_2_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U210                        | 2    |        | sum_66                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U163                        | 2    |        | sum_12                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U259                          | 3    |        | mul77_3_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U179                        | 2    |        | sum_13                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U278                          | 3    |        | mul77_3_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U195                        | 2    |        | sum_14                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U279                          | 3    |        | mul77_3_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U211                        | 2    |        | sum_67                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U164                        | 2    |        | sum_16                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U260                          | 3    |        | mul77_4_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U180                        | 2    |        | sum_17                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U280                          | 3    |        | mul77_4_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U196                        | 2    |        | sum_18                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U281                          | 3    |        | mul77_4_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U212                        | 2    |        | sum_68                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U165                        | 2    |        | sum_20                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U261                          | 3    |        | mul77_5_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U181                        | 2    |        | sum_21                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U282                          | 3    |        | mul77_5_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U197                        | 2    |        | sum_22                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U283                          | 3    |        | mul77_5_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U213                        | 2    |        | sum_69                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U166                        | 2    |        | sum_24                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U262                          | 3    |        | mul77_6_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U182                        | 2    |        | sum_25                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U284                          | 3    |        | mul77_6_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U198                        | 2    |        | sum_26                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U285                          | 3    |        | mul77_6_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U214                        | 2    |        | sum_70                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U167                        | 2    |        | sum_28                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U263                          | 3    |        | mul77_7_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U183                        | 2    |        | sum_29                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U286                          | 3    |        | mul77_7_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U199                        | 2    |        | sum_30                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U287                          | 3    |        | mul77_7_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U215                        | 2    |        | sum_71                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U168                        | 2    |        | sum_32                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U264                          | 3    |        | mul77_8_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U184                        | 2    |        | sum_33                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U288                          | 3    |        | mul77_8_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U200                        | 2    |        | sum_34                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U289                          | 3    |        | mul77_8_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U216                        | 2    |        | sum_72                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U169                        | 2    |        | sum_36                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U265                          | 3    |        | mul77_9_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U185                        | 2    |        | sum_37                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U290                          | 3    |        | mul77_9_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U201                        | 2    |        | sum_38                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U291                          | 3    |        | mul77_9_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U217                        | 2    |        | sum_73                      | fadd      | fulldsp                  | 11      |
|      fadd_32ns_32ns_32_12_full_dsp_1_U170                        | 2    |        | sum_40                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U266                          | 3    |        | mul77_10_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U186                        | 2    |        | sum_41                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U292                          | 3    |        | mul77_10_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U202                        | 2    |        | sum_42                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U293                          | 3    |        | mul77_10_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U171                        | 2    |        | sum_44                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U267                          | 3    |        | mul77_11_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U187                        | 2    |        | sum_45                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U294                          | 3    |        | mul77_11_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U203                        | 2    |        | sum_46                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U295                          | 3    |        | mul77_11_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U172                        | 2    |        | sum_48                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U268                          | 3    |        | mul77_12_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U188                        | 2    |        | sum_49                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U296                          | 3    |        | mul77_12_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U204                        | 2    |        | sum_50                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U297                          | 3    |        | mul77_12_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U173                        | 2    |        | sum_52                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U269                          | 3    |        | mul77_13_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U189                        | 2    |        | sum_53                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U298                          | 3    |        | mul77_13_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U205                        | 2    |        | sum_54                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U299                          | 3    |        | mul77_13_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U174                        | 2    |        | sum_56                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U270                          | 3    |        | mul77_14_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U190                        | 2    |        | sum_57                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U300                          | 3    |        | mul77_14_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U206                        | 2    |        | sum_58                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U301                          | 3    |        | mul77_14_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U175                        | 2    |        | sum_60                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U271                          | 3    |        | mul77_15_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U191                        | 2    |        | sum_61                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U302                          | 3    |        | mul77_15_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U207                        | 2    |        | sum_62                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U303                          | 3    |        | mul77_15_3                  | fmul      | maxdsp                   | 7       |
|      xor_ln80_15_fu_2108_p2                                      |      |        | xor_ln80_15                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U304                          | 3    |        | mul4                        | fmul      | maxdsp                   | 7       |
|      xor_ln80_fu_2129_p2                                         |      |        | xor_ln80                    | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U305                          | 3    |        | mul101_1                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_16_fu_2150_p2                                      |      |        | xor_ln80_16                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U306                          | 3    |        | mul101_2                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_17_fu_2171_p2                                      |      |        | xor_ln80_17                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U307                          | 3    |        | mul101_3                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_18_fu_2192_p2                                      |      |        | xor_ln80_18                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U308                          | 3    |        | mul101_4                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_19_fu_2213_p2                                      |      |        | xor_ln80_19                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U309                          | 3    |        | mul101_5                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_20_fu_2234_p2                                      |      |        | xor_ln80_20                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U310                          | 3    |        | mul101_6                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_21_fu_2255_p2                                      |      |        | xor_ln80_21                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U311                          | 3    |        | mul101_7                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_22_fu_2276_p2                                      |      |        | xor_ln80_22                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U312                          | 3    |        | mul101_8                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_23_fu_2297_p2                                      |      |        | xor_ln80_23                 | xor       | auto                     | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U313                          | 3    |        | mul101_9                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_24_fu_2318_p2                                      |      |        | xor_ln80_24                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U234                        | 2    |        | add99_s                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U314                          | 3    |        | mul101_s                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_25_fu_2339_p2                                      |      |        | xor_ln80_25                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U235                        | 2    |        | add99_10                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U315                          | 3    |        | mul101_10                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_26_fu_2360_p2                                      |      |        | xor_ln80_26                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U236                        | 2    |        | add99_11                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U316                          | 3    |        | mul101_11                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_27_fu_2381_p2                                      |      |        | xor_ln80_27                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U237                        | 2    |        | add99_12                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U317                          | 3    |        | mul101_12                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_28_fu_2402_p2                                      |      |        | xor_ln80_28                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U238                        | 2    |        | add99_13                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U318                          | 3    |        | mul101_13                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_29_fu_2423_p2                                      |      |        | xor_ln80_29                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U239                        | 2    |        | add99_14                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U319                          | 3    |        | mul101_14                   | fmul      | maxdsp                   | 7       |
|   + SSMU_stream_complete_Loop_duplicate_X_ssm_proc               | 0    |        |                             |           |                          |         |
|     i_fu_62_p2                                                   |      |        | i                           | add       | fabric                   | 0       |
|     icmp_ln352_fu_68_p2                                          |      |        | icmp_ln352                  | seteq     | auto                     | 0       |
|   + SSMU_stream_complete_Block_newFuncRoot_X_ssm_delta_i_rd_proc | 432  |        |                             |           |                          |         |
|     fmul_32ns_32ns_32_8_max_dsp_1_U2817                          |      |        | delta_stream_i_read         | fifo      | srl                      | 0       |
|     fmul_32ns_32ns_32_8_max_dsp_1_U2818                          |      |        | delta_stream2_i_write_ln363 | fifo      | srl                      | 0       |
|     fmul_32ns_32ns_32_8_max_dsp_1_U2819                          |      |        | delta_stream3_i_write_ln364 | fifo      | srl                      | 0       |
|     fmul_32ns_32ns_32_8_max_dsp_1_U2820                          |      |        | i                           | add       | fabric                   | 0       |
|     fmul_32ns_32ns_32_8_max_dsp_1_U2821                          |      |        | icmp_ln360                  | seteq     | auto                     | 0       |
|    + projection_streams                                          | 192  |        |                             |           |                          |         |
|     + projection_streams_Pipeline_read_X_ssm                     | 0    |        |                             |           |                          |         |
|       icmp_ln104_fu_1158_p2                                      |      |        | icmp_ln104                  | seteq     | auto                     | 0       |
|       add_ln104_fu_1164_p2                                       |      |        | add_ln104                   | add       | fabric                   | 0       |
|     + projection_streams_Pipeline_projection_B                   | 0    |        |                             |           |                          |         |
|       icmp_ln109_fu_1727_p2                                      |      |        | icmp_ln109                  | seteq     | auto                     | 0       |
|       add_ln109_fu_1733_p2                                       |      |        | add_ln109                   | add       | fabric                   | 0       |
|       sparsemux_17_3_32_1_1_U749                                 |      |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U750                                 |      |        | tmp_1                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U751                                 |      |        | tmp_2                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U752                                 |      |        | tmp_3                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U753                                 |      |        | tmp_4                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U754                                 |      |        | tmp_5                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U755                                 |      |        | tmp_6                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U756                                 |      |        | tmp_7                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U757                                 |      |        | tmp_8                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U758                                 |      |        | tmp_9                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U759                                 |      |        | tmp_10                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U760                                 |      |        | tmp_11                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U761                                 |      |        | tmp_12                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U762                                 |      |        | tmp_13                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U763                                 |      |        | tmp_14                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U764                                 |      |        | tmp_15                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U765                                 |      |        | tmp_16                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U766                                 |      |        | tmp_17                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U767                                 |      |        | tmp_18                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U768                                 |      |        | tmp_19                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U769                                 |      |        | tmp_20                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U770                                 |      |        | tmp_21                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U771                                 |      |        | tmp_22                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U772                                 |      |        | tmp_23                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U773                                 |      |        | tmp_24                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U774                                 |      |        | tmp_25                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U775                                 |      |        | tmp_26                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U776                                 |      |        | tmp_27                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U777                                 |      |        | tmp_28                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U778                                 |      |        | tmp_29                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U779                                 |      |        | tmp_30                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U780                                 |      |        | tmp_31                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U781                                 |      |        | tmp_32                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U782                                 |      |        | tmp_33                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U783                                 |      |        | tmp_34                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U784                                 |      |        | tmp_35                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U785                                 |      |        | tmp_36                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U786                                 |      |        | tmp_37                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U787                                 |      |        | tmp_38                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U788                                 |      |        | tmp_39                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U789                                 |      |        | tmp_40                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U790                                 |      |        | tmp_41                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U791                                 |      |        | tmp_42                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U792                                 |      |        | tmp_43                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U793                                 |      |        | tmp_44                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U794                                 |      |        | tmp_45                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U795                                 |      |        | tmp_46                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U796                                 |      |        | tmp_47                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U797                                 |      |        | tmp_48                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U798                                 |      |        | tmp_49                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U799                                 |      |        | tmp_50                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U800                                 |      |        | tmp_51                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U801                                 |      |        | tmp_52                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U802                                 |      |        | tmp_53                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U803                                 |      |        | tmp_54                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U804                                 |      |        | tmp_55                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U805                                 |      |        | tmp_56                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U806                                 |      |        | tmp_57                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U807                                 |      |        | tmp_58                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U808                                 |      |        | tmp_59                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U809                                 |      |        | tmp_60                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U810                                 |      |        | tmp_61                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U811                                 |      |        | tmp_62                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U812                                 |      |        | tmp_63                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U813                                 |      |        | tmp_64                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U814                                 |      |        | tmp_65                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U815                                 |      |        | tmp_66                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U816                                 |      |        | tmp_67                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U817                                 |      |        | tmp_68                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U818                                 |      |        | tmp_69                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U819                                 |      |        | tmp_70                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U820                                 |      |        | tmp_71                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U821                                 |      |        | tmp_72                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U822                                 |      |        | tmp_73                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U823                                 |      |        | tmp_74                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U824                                 |      |        | tmp_75                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U825                                 |      |        | tmp_76                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U826                                 |      |        | tmp_77                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U827                                 |      |        | tmp_78                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U828                                 |      |        | tmp_79                      | sparsemux | compactencoding_dontcare | 0       |
|     + projection_streams_Pipeline_projection_C                   | 0    |        |                             |           |                          |         |
|       icmp_ln124_fu_1727_p2                                      |      |        | icmp_ln124                  | seteq     | auto                     | 0       |
|       add_ln124_fu_1733_p2                                       |      |        | add_ln124                   | add       | fabric                   | 0       |
|       sparsemux_17_3_32_1_1_U1031                                |      |        | tmp_80                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1032                                |      |        | tmp_81                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1033                                |      |        | tmp_82                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1034                                |      |        | tmp_83                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1035                                |      |        | tmp_84                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1036                                |      |        | tmp_85                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1037                                |      |        | tmp_86                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1038                                |      |        | tmp_87                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1039                                |      |        | tmp_88                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1040                                |      |        | tmp_89                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1041                                |      |        | tmp_90                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1042                                |      |        | tmp_91                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1043                                |      |        | tmp_92                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1044                                |      |        | tmp_93                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1045                                |      |        | tmp_94                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1046                                |      |        | tmp_95                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1047                                |      |        | tmp_96                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1048                                |      |        | tmp_97                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1049                                |      |        | tmp_98                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1050                                |      |        | tmp_99                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1051                                |      |        | tmp_100                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1052                                |      |        | tmp_101                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1053                                |      |        | tmp_102                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1054                                |      |        | tmp_103                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1055                                |      |        | tmp_104                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1056                                |      |        | tmp_105                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1057                                |      |        | tmp_106                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1058                                |      |        | tmp_107                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1059                                |      |        | tmp_108                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1060                                |      |        | tmp_109                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1061                                |      |        | tmp_110                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1062                                |      |        | tmp_111                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1063                                |      |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1064                                |      |        | tmp_112                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1065                                |      |        | tmp_113                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1066                                |      |        | tmp_114                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1067                                |      |        | tmp_115                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1068                                |      |        | tmp_116                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1069                                |      |        | tmp_117                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1070                                |      |        | tmp_118                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1071                                |      |        | tmp_119                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1072                                |      |        | tmp_120                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1073                                |      |        | tmp_121                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1074                                |      |        | tmp_122                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1075                                |      |        | tmp_123                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1076                                |      |        | tmp_124                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1077                                |      |        | tmp_125                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1078                                |      |        | tmp_126                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1079                                |      |        | tmp_127                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1080                                |      |        | tmp_128                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1081                                |      |        | tmp_129                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1082                                |      |        | tmp_130                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1083                                |      |        | tmp_131                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1084                                |      |        | tmp_132                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1085                                |      |        | tmp_133                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1086                                |      |        | tmp_134                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1087                                |      |        | tmp_135                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1088                                |      |        | tmp_136                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1089                                |      |        | tmp_137                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1090                                |      |        | tmp_138                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1091                                |      |        | tmp_139                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1092                                |      |        | tmp_140                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1093                                |      |        | tmp_141                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1094                                |      |        | tmp_142                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1095                                |      |        | tmp_143                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1096                                |      |        | tmp_144                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1097                                |      |        | tmp_145                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1098                                |      |        | tmp_146                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1099                                |      |        | tmp_147                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1100                                |      |        | tmp_148                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1101                                |      |        | tmp_149                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1102                                |      |        | tmp_150                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1103                                |      |        | tmp_151                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1104                                |      |        | tmp_152                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1105                                |      |        | tmp_153                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1106                                |      |        | tmp_154                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1107                                |      |        | tmp_155                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1108                                |      |        | tmp_156                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1109                                |      |        | tmp_157                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U1110                                |      |        | tmp_158                     | sparsemux | compactencoding_dontcare | 0       |
|     + projection_streams_Pipeline_projection_delta_stream        | 120  |        |                             |           |                          |         |
|       icmp_ln143_fu_4379_p2                                      |      |        | icmp_ln143                  | seteq     | auto                     | 0       |
|       add_ln143_fu_4385_p2                                       |      |        | add_ln143                   | add       | fabric                   | 0       |
|       sparsemux_11_3_32_1_1_U1336                                |      |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1337                                |      |        | tmp_1                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1338                                |      |        | tmp_2                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1339                                |      |        | tmp_3                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1340                                |      |        | tmp_4                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1341                                |      |        | tmp_5                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1342                                |      |        | tmp_6                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1343                                |      |        | tmp_7                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1344                                |      |        | tmp_8                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1345                                |      |        | tmp_9                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1346                                |      |        | tmp_10                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1347                                |      |        | tmp_11                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1348                                |      |        | tmp_12                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1349                                |      |        | tmp_13                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1350                                |      |        | tmp_14                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1351                                |      |        | tmp_15                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1352                                |      |        | tmp_16                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1353                                |      |        | tmp_17                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1354                                |      |        | tmp_18                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1355                                |      |        | tmp_19                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1356                                |      |        | tmp_20                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1357                                |      |        | tmp_21                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1358                                |      |        | tmp_22                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1359                                |      |        | tmp_23                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1360                                |      |        | tmp_24                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1361                                |      |        | tmp_25                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1362                                |      |        | tmp_26                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1363                                |      |        | tmp_27                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1364                                |      |        | tmp_28                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1365                                |      |        | tmp_29                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1366                                |      |        | tmp_30                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1367                                |      |        | tmp_31                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1368                                |      |        | tmp_32                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1369                                |      |        | tmp_33                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1370                                |      |        | tmp_34                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1371                                |      |        | tmp_35                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1372                                |      |        | tmp_36                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1373                                |      |        | tmp_37                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1374                                |      |        | tmp_38                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1375                                |      |        | tmp_39                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1376                                |      |        | tmp_40                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1272                      | 2    |        | add112_2_8                  | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1377                                |      |        | tmp_41                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1273                      | 2    |        | add112_2_9                  | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1378                                |      |        | tmp_42                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1274                      | 2    |        | add112_2_s                  | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1379                                |      |        | tmp_43                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1275                      | 2    |        | add112_2_10                 | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1380                                |      |        | tmp_44                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1276                      | 2    |        | add112_2_11                 | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1381                                |      |        | tmp_45                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1277                      | 2    |        | add112_2_12                 | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1382                                |      |        | tmp_46                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1278                      | 2    |        | add112_2_13                 | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1383                                |      |        | tmp_47                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1279                      | 2    |        | add112_2_14                 | fadd      | fulldsp                  | 11      |
|       sparsemux_11_3_32_1_1_U1384                                |      |        | tmp_48                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1385                                |      |        | tmp_49                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1386                                |      |        | tmp_50                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1387                                |      |        | tmp_51                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1388                                |      |        | tmp_52                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1389                                |      |        | tmp_53                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1390                                |      |        | tmp_54                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1391                                |      |        | tmp_55                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1392                                |      |        | tmp_56                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1393                                |      |        | tmp_57                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1394                                |      |        | tmp_58                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1395                                |      |        | tmp_59                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1396                                |      |        | tmp_60                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1397                                |      |        | tmp_61                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1398                                |      |        | tmp_62                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1399                                |      |        | tmp_63                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1400                                |      |        | tmp_64                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1401                                |      |        | tmp_65                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1402                                |      |        | tmp_66                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1403                                |      |        | tmp_67                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1404                                |      |        | tmp_68                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1405                                |      |        | tmp_69                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1406                                |      |        | tmp_70                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1407                                |      |        | tmp_71                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1408                                |      |        | tmp_72                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1409                                |      |        | tmp_73                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1410                                |      |        | tmp_74                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1411                                |      |        | tmp_75                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1412                                |      |        | tmp_76                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1413                                |      |        | tmp_77                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1414                                |      |        | tmp_78                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_11_3_32_1_1_U1415                                |      |        | tmp_79                      | sparsemux | compactencoding_dontcare | 0       |
|       flog_32ns_32ns_32_25_full_dsp_1_U1320                      | 13   |        | tmp_81                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1321                      | 13   |        | tmp_83                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1322                      | 13   |        | tmp_85                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1323                      | 13   |        | tmp_87                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1324                      | 13   |        | tmp_89                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1325                      | 13   |        | tmp_91                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1326                      | 13   |        | tmp_93                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1327                      | 13   |        | tmp_95                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1272                      | 2    |        | x_assign_6                  | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1320                      | 13   |        | tmp_97                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1273                      | 2    |        | x_assign_8                  | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1321                      | 13   |        | tmp_99                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1274                      | 2    |        | x_assign_10                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1322                      | 13   |        | tmp_101                     | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1275                      | 2    |        | x_assign_11                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1323                      | 13   |        | tmp_103                     | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1276                      | 2    |        | x_assign_12                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1324                      | 13   |        | tmp_105                     | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1277                      | 2    |        | x_assign_13                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1325                      | 13   |        | tmp_107                     | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1278                      | 2    |        | x_assign_14                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1326                      | 13   |        | tmp_109                     | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1279                      | 2    |        | x_assign_15                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1327                      | 13   |        | tmp_111                     | flog      | fulldsp                  | 24      |
|    + A_to_ddA_stream                                             | 56   |        |                             |           |                          |         |
|     + A_to_ddA_stream_Pipeline_cache_delta                       | 0    |        |                             |           |                          |         |
|       icmp_ln175_fu_1158_p2                                      |      |        | icmp_ln175                  | seteq     | auto                     | 0       |
|       add_ln175_fu_1164_p2                                       |      |        | add_ln175                   | add       | fabric                   | 0       |
|     + A_to_ddA_stream_Pipeline_process_A_delta                   | 56   |        |                             |           |                          |         |
|       icmp_ln180_fu_977_p2                                       |      |        | icmp_ln180                  | seteq     | auto                     | 0       |
|       i_10_fu_983_p2                                             |      |        | i_10                        | add       | fabric                   | 0       |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2200                      | 7    |        | tmp_196                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2201                      | 7    |        | tmp_197                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2202                      | 7    |        | tmp_198                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2203                      | 7    |        | tmp_199                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2204                      | 7    |        | tmp_200                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2205                      | 7    |        | tmp_201                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2206                      | 7    |        | tmp_202                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2207                      | 7    |        | tmp_203                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2200                      | 7    |        | tmp_212                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2201                      | 7    |        | tmp_213                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2202                      | 7    |        | tmp_214                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2203                      | 7    |        | tmp_215                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2204                      | 7    |        | tmp_216                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2205                      | 7    |        | tmp_217                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2206                      | 7    |        | tmp_218                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2207                      | 7    |        | tmp_219                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2200                      | 7    |        | tmp_228                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2201                      | 7    |        | tmp_229                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2202                      | 7    |        | tmp_230                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2203                      | 7    |        | tmp_231                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2204                      | 7    |        | tmp_232                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2205                      | 7    |        | tmp_233                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2206                      | 7    |        | tmp_234                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2207                      | 7    |        | tmp_235                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2200                      | 7    |        | tmp_244                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2201                      | 7    |        | tmp_245                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2202                      | 7    |        | tmp_246                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2203                      | 7    |        | tmp_247                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2204                      | 7    |        | tmp_248                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2205                      | 7    |        | tmp_249                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2206                      | 7    |        | tmp_250                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2207                      | 7    |        | tmp_251                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2200                      | 7    |        | tmp_260                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2201                      | 7    |        | tmp_261                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2202                      | 7    |        | tmp_262                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2203                      | 7    |        | tmp_263                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2204                      | 7    |        | tmp_264                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2205                      | 7    |        | tmp_265                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2206                      | 7    |        | tmp_266                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U2207                      | 7    |        | tmp_267                     | fexp      | fulldsp                  | 27      |
|    + B_to_dB_stream                                              | 0    |        |                             |           |                          |         |
|     + B_to_dB_stream_Pipeline_read_delta_dB                      | 0    |        |                             |           |                          |         |
|       icmp_ln211_fu_1158_p2                                      |      |        | icmp_ln211                  | seteq     | auto                     | 0       |
|       add_ln211_fu_1164_p2                                       |      |        | add_ln211                   | add       | fabric                   | 0       |
|     + B_to_dB_stream_Pipeline_process_B_delta                    | 0    |        |                             |           |                          |         |
|       icmp_ln216_fu_895_p2                                       |      |        | icmp_ln216                  | seteq     | auto                     | 0       |
|       i_8_fu_901_p2                                              |      |        | i_8                         | add       | fabric                   | 0       |
|    + update_H_stream                                             | 0    |        |                             |           |                          |         |
|     + update_H_stream_Pipeline_read_dX                           | 0    |        |                             |           |                          |         |
|       icmp_ln239_fu_1158_p2                                      |      |        | icmp_ln239                  | seteq     | auto                     | 0       |
|       add_ln239_fu_1164_p2                                       |      |        | add_ln239                   | add       | fabric                   | 0       |
|     + update_H_stream_Pipeline_update_H_loop                     | 0    |        |                             |           |                          |         |
|       icmp_ln244_fu_1669_p2                                      |      |        | icmp_ln244                  | seteq     | auto                     | 0       |
|       i_2_fu_1675_p2                                             |      |        | i_2                         | add       | fabric                   | 0       |
|   + SSMU_stream_complete_Loop_copy_H1_for_final_proc             | 0    |        |                             |           |                          |         |
|     i_fu_72_p2                                                   |      |        | i                           | add       | fabric                   | 0       |
|     icmp_ln382_fu_78_p2                                          |      |        | icmp_ln382                  | seteq     | auto                     | 0       |
|   + final_output_stream                                          | 59   |        |                             |           |                          |         |
|    + final_output_stream_Pipeline_read_X_gate                    | 0    |        |                             |           |                          |         |
|      icmp_ln267_fu_354_p2                                        |      |        | icmp_ln267                  | seteq     | auto                     | 0       |
|      add_ln267_fu_360_p2                                         |      |        | add_ln267                   | add       | fabric                   | 0       |
|    + final_output_stream_Pipeline_read_C                         | 0    |        |                             |           |                          |         |
|      icmp_ln273_fu_67_p2                                         |      |        | icmp_ln273                  | seteq     | auto                     | 0       |
|      add_ln273_fu_73_p2                                          |      |        | add_ln273                   | add       | fabric                   | 0       |
|    + final_output_stream_Pipeline_accumulate_H1_C                | 27   |        |                             |           |                          |         |
|      icmp_ln291_fu_1883_p2                                       |      |        | icmp_ln291                  | seteq     | auto                     | 0       |
|      add_ln291_fu_1889_p2                                        |      |        | add_ln291                   | add       | fabric                   | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i                     | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_s                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_19                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_20                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_21                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_5                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_6                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_7                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_8                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_9                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_10                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_11                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_12                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_13                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_14                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_15                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i                       | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_s                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_16                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_17                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_18                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_5                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_6                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_7                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_8                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_9                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_10                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_11                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_12                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_13                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_14                    | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_15                    | fadd      | fabric                   | 9       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_1                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_1_1                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_1_2                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_1_3                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_1_4                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_1_5                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_1_6                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_1_7                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_1_8                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_1_9                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_1_10                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_1_11                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_1_12                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_1_13                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_1_14                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_1_s                 | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_1                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_1_1                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_1_2                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_1_3                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_1_4                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_1_5                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_1_6                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_1_7                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_1_8                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_1_9                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_1_s                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_1_10                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_1_11                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_1_12                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_1_13                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_1_14                  | fadd      | fabric                   | 9       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_2                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_2_1                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_2_2                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_2_3                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_2_4                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_2_5                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_2_6                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_2_7                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_2_8                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_2_9                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_2_10                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_2_11                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_2_12                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_2_13                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_2_14                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_2_s                 | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_2                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_2_1                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_2_2                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_2_3                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_2_4                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_2_5                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_2_6                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_2_7                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_2_8                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_2_9                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_2_s                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_2_10                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_2_11                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_2_12                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_2_13                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_2_14                  | fadd      | fabric                   | 9       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_3                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_3_1                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_3_2                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_3_3                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_3_4                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_3_5                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_3_6                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_3_7                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_3_8                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_3_9                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_3_10                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_3_11                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_3_12                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_3_13                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_3_14                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_3_s                 | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_3                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_3_1                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_3_2                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_3_3                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_3_4                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_3_5                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_3_6                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_3_7                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_3_8                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_3_9                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_3_s                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_3_10                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_3_11                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_3_12                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_3_13                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_3_14                  | fadd      | fabric                   | 9       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_4                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_4_1                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_4_2                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_4_3                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_4_4                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_4_5                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_4_6                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2992                         | 3    |        | mul_i_i_4_7                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2984                         | 3    |        | mul_i_i_4_8                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2985                         | 3    |        | mul_i_i_4_9                 | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2986                         | 3    |        | mul_i_i_4_10                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2987                         | 3    |        | mul_i_i_4_11                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2988                         | 3    |        | mul_i_i_4_12                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2989                         | 3    |        | mul_i_i_4_13                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2990                         | 3    |        | mul_i_i_4_14                | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2991                         | 3    |        | mul_i_i_4_s                 | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_4                     | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_4_1                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_4_2                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_4_3                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_4_4                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_4_5                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_4_6                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2983                         |      |        | add_i_4_7                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2975                         |      |        | add_i_4_8                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2976                         |      |        | add_i_4_9                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2977                         |      |        | add_i_4_s                   | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2978                         |      |        | add_i_4_10                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2979                         |      |        | add_i_4_11                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2980                         |      |        | add_i_4_12                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2981                         |      |        | add_i_4_13                  | fadd      | fabric                   | 9       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2982                         |      |        | add_i_4_14                  | fadd      | fabric                   | 9       |
|    + final_output_stream_Pipeline_final_output                   | 32   |        |                             |           |                          |         |
|      icmp_ln301_fu_1011_p2                                       |      |        | icmp_ln301                  | seteq     | auto                     | 0       |
|      add_ln301_fu_1017_p2                                        |      |        | add_ln301                   | add       | fabric                   | 0       |
|      sparsemux_11_3_32_1_1_U3092                                 |      |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3076                       | 2    |        | add_i_i                     | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3093                                 |      |        | tmp_159                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3077                       | 2    |        | add_i_i_1                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3094                                 |      |        | tmp_160                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3078                       | 2    |        | add_i_i_2                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3095                                 |      |        | tmp_161                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3079                       | 2    |        | add_i_i_3                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3096                                 |      |        | tmp_162                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3080                       | 2    |        | add_i_i_4                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3097                                 |      |        | tmp_163                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3081                       | 2    |        | add_i_i_5                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3098                                 |      |        | tmp_164                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3082                       | 2    |        | add_i_i_6                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3099                                 |      |        | tmp_165                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3083                       | 2    |        | add_i_i_7                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3100                                 |      |        | tmp_166                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3084                       | 2    |        | add_i_i_8                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3101                                 |      |        | tmp_167                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3085                       | 2    |        | add_i_i_9                   | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3102                                 |      |        | tmp_168                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3086                       | 2    |        | add_i_i_10                  | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3103                                 |      |        | tmp_169                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3087                       | 2    |        | add_i_i_11                  | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3104                                 |      |        | tmp_170                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3088                       | 2    |        | add_i_i_12                  | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3105                                 |      |        | tmp_171                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3089                       | 2    |        | add_i_i_13                  | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3106                                 |      |        | tmp_172                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3090                       | 2    |        | add_i_i_14                  | fadd      | fulldsp                  | 11      |
|      sparsemux_11_3_32_1_1_U3107                                 |      |        | tmp_173                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U3091                       | 2    |        | add_i_i_15                  | fadd      | fulldsp                  | 11      |
|  + Loop_read_H1_proc                                             | 0    |        |                             |           |                          |         |
|    add_ln443_fu_137_p2                                           |      |        | add_ln443                   | add       | fabric                   | 0       |
|    select_ln443_fu_143_p3                                        |      |        | select_ln443                | select    | auto_sel                 | 0       |
|    i_fu_151_p3                                                   |      |        | i                           | select    | auto_sel                 | 0       |
|    j_fu_187_p2                                                   |      |        | j                           | add       | fabric                   | 0       |
|    add_ln443_1_fu_114_p2                                         |      |        | add_ln443_1                 | add       | fabric                   | 0       |
|    icmp_ln444_fu_193_p2                                          |      |        | icmp_ln444                  | seteq     | auto                     | 0       |
|    icmp_ln443_fu_120_p2                                          |      |        | icmp_ln443                  | seteq     | auto                     | 0       |
|  + Loop_read_out_proc                                            | 0    |        |                             |           |                          |         |
|    i_fu_69_p2                                                    |      |        | i                           | add       | fabric                   | 0       |
|    icmp_ln450_fu_75_p2                                           |      |        | icmp_ln450                  | seteq     | auto                     | 0       |
+------------------------------------------------------------------+------+--------+-----------------------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+------------------------------------------------------------------+--------------+--------+------+------+--------+------------------+------+---------+------------------+
| Name                                                             | Usage        | Type   | BRAM | URAM | Pragma | Variable         | Impl | Latency | Bitwidth, Depth, |
|                                                                  |              |        |      |      |        |                  |      |         | Banks            |
+------------------------------------------------------------------+--------------+--------+------+------+--------+------------------+------+---------+------------------+
| + SSMU                                                           |              |        | 15   | 0    |        |                  |      |         |                  |
|   A_stream_U                                                     | fifo channel | stream |      |      |        | A_stream         | srl  | 0       | 512, 2, 1        |
|   kernel_stream_U                                                | fifo channel | stream |      |      |        | kernel_stream    | srl  | 0       | 32, 2, 1         |
|   X_stream_U                                                     | fifo channel | stream |      |      |        | X_stream         | srl  | 0       | 512, 2, 1        |
|   H0_stream_U                                                    | fifo channel | stream |      |      |        | H0_stream        | srl  | 0       | 512, 2, 1        |
|   H1_stream_U                                                    | fifo channel | stream |      |      |        | H1_stream        | srl  | 0       | 512, 2, 1        |
|   out_stream_U                                                   | fifo channel | stream |      |      |        | out_stream       | srl  | 0       | 512, 2, 1        |
|  + SSMU_stream_complete                                          |              |        | 15   | 0    |        |                  |      |         |                  |
|    X_gate_stream_i_U                                             | fifo channel | stream |      |      |        | X_gate_stream_i  | srl  | 0       | 512, 2, 1        |
|    X_ssm_stream_i_U                                              | fifo channel | stream |      |      |        | X_ssm_stream_i   | srl  | 0       | 512, 2, 1        |
|    X_ssm_delta_i_U                                               | fifo channel | stream |      |      |        | X_ssm_delta_i    | srl  | 0       | 512, 2, 1        |
|    C_stream_i_U                                                  | fifo channel | stream |      |      |        | C_stream_i       | srl  | 0       | 512, 2, 1        |
|    H1_temp_stream_i_U                                            | fifo channel | stream |      |      |        | H1_temp_stream_i | srl  | 0       | 512, 2, 1        |
|    H1_for_final_i_U                                              | fifo channel | stream |      |      |        | H1_for_final_i   | srl  | 0       | 512, 2, 1        |
|   + SSMU_stream_complete_Block_newFuncRoot_X_ssm_delta_i_rd_proc |              |        | 0    | 0    |        |                  |      |         |                  |
|     dB_stream_i_fifo_U                                           | fifo array   |        |      |      |        | dB_stream_i      | srl  | 0       | 512, 2, 1        |
|     ddA_stream_i_fifo_U                                          | fifo array   |        |      |      |        | ddA_stream_i     | srl  | 0       | 512, 2, 1        |
|     delta_stream3_i_fifo_U                                       | fifo array   |        |      |      |        | delta_stream3_i  | srl  | 0       | 512, 2, 1        |
|     delta_stream2_i_fifo_U                                       | fifo array   |        |      |      |        | delta_stream2_i  | srl  | 0       | 512, 2, 1        |
|     delta_stream_i_fifo_U                                        | fifo array   |        |      |      |        | delta_stream_i   | srl  | 0       | 512, 2, 1        |
|     B_stream_i_fifo_U                                            | fifo array   |        |      |      |        | B_stream_i       | srl  | 0       | 512, 2, 1        |
|   + final_output_stream                                          |              |        | 15   | 0    |        |                  |      |         |                  |
|     X_gate_buffer_U                                              | ram_1p array |        |      |      |        | X_gate_buffer    | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_1_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_1  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_2_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_2  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_3_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_3  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_4_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_4  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_5_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_5  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_6_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_6  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_7_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_7  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_8_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_8  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_9_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_9  | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_10_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_10 | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_11_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_11 | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_12_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_12 | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_13_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_13 | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_14_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_14 | auto | 1       | 32, 5, 1         |
|     X_gate_buffer_15_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_15 | auto | 1       | 32, 5, 1         |
|     C_buffer_U                                                   | ram_1p array |        | 29   |      |        | C_buffer         | auto | 1       | 512, 128, 1      |
+------------------------------------------------------------------+--------------+--------+------+------+--------+------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                             | Messages                                                                                                                                                                           |
+----------+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | ssmu.cpp:319 in ssmu_stream_complete | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| DATAFLOW |         | ssmu.cpp:403 in ssmu                 | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                      | There are a total of 6 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+-----------------+--------------------------------------------+------------------------------------------------------------+-----------------------+
| Type            | Options                                    | Location                                                   | Inferred From         |
+-----------------+--------------------------------------------+------------------------------------------------------------+-----------------------+
| ARRAY_PARTITION | dim=2 type=complete variable=X_gate_buffer | variable X_gate_buffer in final_output_stream ssmu.cpp:263 | pipeline ssmu.cpp:268 |
+-----------------+--------------------------------------------+------------------------------------------------------------+-----------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------+------------------------------------------------------+
| Type            | Options                                | Location                                             |
+-----------------+----------------------------------------+------------------------------------------------------+
| INLINE          | OFF                                    | ssmu.cpp:8 in conv1d_silu_stream                     |
| ARRAY_PARTITION | variable=shift_reg complete            | ssmu.cpp:11 in conv1d_silu_stream, shift_reg         |
| ARRAY_PARTITION | variable=kernel_buffer complete        | ssmu.cpp:14 in conv1d_silu_stream, kernel_buffer     |
| PIPELINE        | ii=1                                   | ssmu.cpp:16 in conv1d_silu_stream                    |
| ARRAY_PARTITION | variable=X_buffer complete             | ssmu.cpp:20 in conv1d_silu_stream, X_buffer          |
| PIPELINE        | ii=1                                   | ssmu.cpp:24 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:31 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:42 in conv1d_silu_stream                    |
| PIPELINE        | ii=1                                   | ssmu.cpp:48 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:55 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:60 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:66 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:69 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:78 in conv1d_silu_stream                    |
| INLINE          | OFF                                    | ssmu.cpp:93 in projection_streams                    |
| ARRAY_PARTITION | variable=W_B cyclic factor=8 dim=1     | ssmu.cpp:94 in projection_streams, W_B               |
| ARRAY_PARTITION | variable=W_B complete dim=2            | ssmu.cpp:95 in projection_streams, W_B               |
| ARRAY_PARTITION | variable=W_C cyclic factor=8 dim=1     | ssmu.cpp:96 in projection_streams, W_C               |
| ARRAY_PARTITION | variable=W_C complete dim=2            | ssmu.cpp:97 in projection_streams, W_C               |
| ARRAY_PARTITION | variable=W_delta cyclic factor=8 dim=1 | ssmu.cpp:98 in projection_streams, W_delta           |
| ARRAY_PARTITION | variable=W_delta cyclic factor=8 dim=2 | ssmu.cpp:99 in projection_streams, W_delta           |
| ARRAY_PARTITION | variable=X_ssm_buffer complete         | ssmu.cpp:102 in projection_streams, X_ssm_buffer     |
| PIPELINE        | ii=1                                   | ssmu.cpp:105 in projection_streams                   |
| PIPELINE        | ii=2                                   | ssmu.cpp:110 in projection_streams                   |
| UNROLL          | factor=4                               | ssmu.cpp:114 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:116 in projection_streams                   |
| PIPELINE        | ii=1                                   | ssmu.cpp:125 in projection_streams                   |
| PIPELINE        | ii=2                                   | ssmu.cpp:127 in projection_streams                   |
| UNROLL          | factor=4                               | ssmu.cpp:132 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:134 in projection_streams                   |
| PIPELINE        | ii=2                                   | ssmu.cpp:144 in projection_streams                   |
| UNROLL          | factor=4                               | ssmu.cpp:149 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:151 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:158 in projection_streams                   |
| INLINE          | OFF                                    | ssmu.cpp:171 in a_to_dda_stream                      |
| ARRAY_PARTITION | variable=delta_buffer complete         | ssmu.cpp:173 in a_to_dda_stream, delta_buffer        |
| PIPELINE        | ii=1                                   | ssmu.cpp:176 in a_to_dda_stream                      |
| PIPELINE        | ii=1                                   | ssmu.cpp:181 in a_to_dda_stream                      |
| INLINE          | OFF                                    | ssmu.cpp:206 in b_to_db_stream                       |
| ARRAY_PARTITION | variable=delta_buffer complete         | ssmu.cpp:209 in b_to_db_stream, delta_buffer         |
| PIPELINE        | ii=1                                   | ssmu.cpp:212 in b_to_db_stream                       |
| PIPELINE        | ii=1                                   | ssmu.cpp:217 in b_to_db_stream                       |
| INLINE          | OFF                                    | ssmu.cpp:234 in update_h_stream                      |
| ARRAY_PARTITION | variable=dX_buffer complete            | ssmu.cpp:237 in update_h_stream, dX_buffer           |
| PIPELINE        | ii=1                                   | ssmu.cpp:240 in update_h_stream                      |
| PIPELINE        | ii=1                                   | ssmu.cpp:245 in update_h_stream                      |
| PIPELINE        | ii=1                                   | ssmu.cpp:268 in final_output_stream                  |
| PIPELINE        | ii=1                                   | ssmu.cpp:274 in final_output_stream                  |
| ARRAY_PARTITION | variable=temp_acc complete             | ssmu.cpp:280 in final_output_stream, temp_acc        |
| UNROLL          |                                        | ssmu.cpp:283 in final_output_stream                  |
| UNROLL          |                                        | ssmu.cpp:285 in final_output_stream                  |
| PIPELINE        | ii=1                                   | ssmu.cpp:292 in final_output_stream                  |
| PIPELINE        | ii=1                                   | ssmu.cpp:302 in final_output_stream                  |
| STREAM          | variable=X_gate_stream depth=2         | ssmu.cpp:334 in ssmu_stream_complete, X_gate_stream  |
| STREAM          | variable=X_ssm_stream depth=2          | ssmu.cpp:335 in ssmu_stream_complete, X_ssm_stream   |
| STREAM          | variable=B_stream depth=2              | ssmu.cpp:336 in ssmu_stream_complete, B_stream       |
| STREAM          | variable=C_stream depth=2              | ssmu.cpp:337 in ssmu_stream_complete, C_stream       |
| STREAM          | variable=delta_stream depth=2          | ssmu.cpp:338 in ssmu_stream_complete, delta_stream   |
| STREAM          | variable=delta_stream2 depth=2         | ssmu.cpp:339 in ssmu_stream_complete, delta_stream2  |
| STREAM          | variable=delta_stream3 depth=2         | ssmu.cpp:340 in ssmu_stream_complete, delta_stream3  |
| STREAM          | variable=ddA_stream depth=2            | ssmu.cpp:341 in ssmu_stream_complete, ddA_stream     |
| STREAM          | variable=dB_stream depth=2             | ssmu.cpp:342 in ssmu_stream_complete, dB_stream      |
| STREAM          | variable=H1_temp_stream depth=2        | ssmu.cpp:343 in ssmu_stream_complete, H1_temp_stream |
| STREAM          | variable=X_ssm_delta depth=2           | ssmu.cpp:350 in ssmu_stream_complete, X_ssm_delta    |
| PIPELINE        | ii=1                                   | ssmu.cpp:353 in ssmu_stream_complete                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:361 in ssmu_stream_complete                 |
| STREAM          | variable=H1_for_final depth=2          | ssmu.cpp:381 in ssmu_stream_complete, H1_for_final   |
| PIPELINE        | ii=1                                   | ssmu.cpp:383 in ssmu_stream_complete                 |
| AGGREGATE       | variable = X                           | ssmu.cpp:402 in ssmu                                 |
| AGGREGATE       | variable = out                         | ssmu.cpp:404 in ssmu                                 |
| STREAM          | variable=kernel_stream depth=2         | ssmu.cpp:408 in ssmu, kernel_stream                  |
| STREAM          | variable=A_stream depth=2              | ssmu.cpp:409 in ssmu, A_stream                       |
| STREAM          | variable=X_stream depth=2              | ssmu.cpp:410 in ssmu, X_stream                       |
| STREAM          | variable=H0_stream depth=2             | ssmu.cpp:411 in ssmu, H0_stream                      |
| STREAM          | variable=H1_stream depth=2             | ssmu.cpp:412 in ssmu, H1_stream                      |
| STREAM          | variable=out_stream depth=2            | ssmu.cpp:413 in ssmu, out_stream                     |
| PIPELINE        | ii=1                                   | ssmu.cpp:418 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:423 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:428 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:434 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:445 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:451 in ssmu                                 |
+-----------------+----------------------------------------+------------------------------------------------------+


