--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml matmult_top.twx matmult_top.ncd -o matmult_top.twr
matmult_top.pcf

Design file:              matmult_top.ncd
Physical constraint file: matmult_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6748 paths analyzed, 2563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.850ns.
--------------------------------------------------------------------------------

Paths for end point mmkernel/Mmult_reg_state_1_3_mult0000 (DSP48_X0Y22.A15), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_ram[3].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:          mmkernel/Mmult_reg_state_1_3_mult0000 (DSP)
  Requirement:          7.000ns
  Data Path Delay:      6.634ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (0.610 - 0.791)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_ram[3].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to mmkernel/Mmult_reg_state_1_3_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOBDOU11Trcko_DOWB            2.180   A_ram[2].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                       A_ram[3].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    DSP48_X0Y22.A15      net (fanout=10)       1.209   A_value<3><15>
    DSP48_X0Y22.CLK      Tdspdck_AP_M          3.245   mmkernel/Mmult_reg_state_1_3_mult0000
                                                       mmkernel/Mmult_reg_state_1_3_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      6.634ns (5.425ns logic, 1.209ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Paths for end point mmkernel/Mmult_reg_state_1_13_mult0000 (DSP48_X0Y3.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               B_ram[13].B_row/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:          mmkernel/Mmult_reg_state_1_13_mult0000 (DSP)
  Requirement:          7.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 0)
  Clock Path Skew:      -0.208ns (0.595 - 0.803)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: B_ram[13].B_row/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to mmkernel/Mmult_reg_state_1_13_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOADOU10 Trcko_DOWA            2.180   B_ram[12].B_row/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                       B_ram[13].B_row/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    DSP48_X0Y3.B6        net (fanout=1)        1.169   B_value<13><6>
    DSP48_X0Y3.CLK       Tdspdck_BP_M          3.245   mmkernel/Mmult_reg_state_1_13_mult0000
                                                       mmkernel/Mmult_reg_state_1_13_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (5.425ns logic, 1.169ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point mmkernel/Mmult_reg_state_1_9_mult0000 (DSP48_X0Y11.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_ram[9].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:          mmkernel/Mmult_reg_state_1_9_mult0000 (DSP)
  Requirement:          7.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 0)
  Clock Path Skew:      -0.222ns (0.595 - 0.817)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_ram[9].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP to mmkernel/Mmult_reg_state_1_9_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y4.DOADOL8  Trcko_DOWA            2.180   A_ram[9].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                       A_ram[9].A_column/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    DSP48_X0Y11.A4       net (fanout=1)        1.111   A_value<9><4>
    DSP48_X0Y11.CLK      Tdspdck_AP_M          3.245   mmkernel/Mmult_reg_state_1_9_mult0000
                                                       mmkernel/Mmult_reg_state_1_9_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (5.425ns logic, 1.111ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "Clk" 7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP (RAMB36_X3Y10.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mmkernel/reg_state_5_4 (FF)
  Destination:          C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.754 - 0.556)
  Source Clock:         Clk_BUFGP rising at 7.000ns
  Destination Clock:    Clk_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mmkernel/reg_state_5_4 to C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y49.AQ         Tcko                  0.433   mmkernel/reg_state_5<7>
                                                          mmkernel/reg_state_5_4
    RAMB36_X3Y10.DIADIL4    net (fanout=1)        0.437   mmkernel/reg_state_5<4>
    RAMB36_X3Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.286   C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
                                                          C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         0.584ns (0.147ns logic, 0.437ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP (RAMB36_X3Y10.DIADIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mmkernel/reg_state_5_6 (FF)
  Destination:          C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.754 - 0.556)
  Source Clock:         Clk_BUFGP rising at 7.000ns
  Destination Clock:    Clk_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mmkernel/reg_state_5_6 to C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y49.CQ         Tcko                  0.433   mmkernel/reg_state_5<7>
                                                          mmkernel/reg_state_5_6
    RAMB36_X3Y10.DIADIL6    net (fanout=1)        0.441   mmkernel/reg_state_5<6>
    RAMB36_X3Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.286   C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
                                                          C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         0.588ns (0.147ns logic, 0.441ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP (RAMB36_X3Y10.DIADIL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mmkernel/reg_state_5_8 (FF)
  Destination:          C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.754 - 0.556)
  Source Clock:         Clk_BUFGP rising at 7.000ns
  Destination Clock:    Clk_BUFGP rising at 7.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mmkernel/reg_state_5_8 to C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y50.AQ         Tcko                  0.433   mmkernel/reg_state_5<11>
                                                          mmkernel/reg_state_5_8
    RAMB36_X3Y10.DIADIL8    net (fanout=1)        0.441   mmkernel/reg_state_5<8>
    RAMB36_X3Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.286   C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
                                                          C_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         0.588ns (0.147ns logic, 0.441ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.778ns (period - min period limit)
  Period: 7.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: mmkernel/Maddsub_reg_state_1_6_mult0000/CLK
  Logical resource: mmkernel/Maddsub_reg_state_1_6_mult0000/CLK
  Location pin: DSP48_X0Y35.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.778ns (period - min period limit)
  Period: 7.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: mmkernel/Mmult_reg_state_1_3_mult0000/CLK
  Logical resource: mmkernel/Mmult_reg_state_1_3_mult0000/CLK
  Location pin: DSP48_X0Y22.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.778ns (period - min period limit)
  Period: 7.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: mmkernel/Mmult_reg_state_1_13_mult0000/CLK
  Logical resource: mmkernel/Mmult_reg_state_1_13_mult0000/CLK
  Location pin: DSP48_X0Y3.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.850|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6748 paths, 0 nets, and 2276 connections

Design statistics:
   Minimum period:   6.850ns{1}   (Maximum frequency: 145.985MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 25 19:20:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 430 MB



