<stg><name>memory_manager_Pipeline_VITIS_LOOP_505_3</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %pair_areaEnlargement_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pair_areaEnlargement

]]></Node>
<StgValue><ssdm name="pair_areaEnlargement_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i3 0, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body104

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body104:0 %i = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body104:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body104:2 %icmp_ln505 = icmp_eq  i3 %i, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln505"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body104:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 6, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body104:4 %add_ln505 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body104:5 %br_ln505 = br i1 %icmp_ln505, void %for.body104.split, void %for.body104.for.end140_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
for.body104.split:0 %i_4_cast = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body104.split:2 %curNode_child_addr = getelementptr i32 %curNode_child, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="curNode_child_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
for.body104.split:3 %pair_index = load i3 %curNode_child_addr

]]></Node>
<StgValue><ssdm name="pair_index"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body104.split:1 %specloopname_ln505 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln505"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
for.body104.split:3 %pair_index = load i3 %curNode_child_addr

]]></Node>
<StgValue><ssdm name="pair_index"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body104.split:4 %icmp_ln506 = icmp_eq  i32 %pair_index, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body104.split:5 %br_ln506 = br i1 %icmp_ln506, void %for.inc137, void %for.body104.for.end140_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc137:0 %array_size_load = load i32 %array_size

]]></Node>
<StgValue><ssdm name="array_size_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137:1 %add_ln515 = add i32 %array_size_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc137:2 %store_ln515 = store i32 %add_ln515, i32 %array_size

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
for.inc137:3 %zext_ln515 = zext i32 %array_size_load

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137:4 %AreaEnlargementArray_index_addr = getelementptr i32 %AreaEnlargementArray_index, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="AreaEnlargementArray_index_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137:5 %AreaEnlargementArray_areaEnlargement_addr = getelementptr i32 %AreaEnlargementArray_areaEnlargement, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="AreaEnlargementArray_areaEnlargement_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc137:6 %store_ln515 = store i32 %pair_index, i7 %AreaEnlargementArray_index_addr

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc137:7 %store_ln515 = store i32 %pair_areaEnlargement_read, i7 %AreaEnlargementArray_areaEnlargement_addr

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc137:8 %store_ln505 = store i3 %add_ln505, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln505" val="0"/>
<literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc137:9 %br_ln505 = br void %for.body104

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp><and_exp><literal name="icmp_ln505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.body104.for.end140_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
