|DUT_TEST
clk1 => out1~reg0.CLK
clk1 => count[0].CLK
clk1 => count[1].CLK
clk1 => count[2].CLK
clk1 => count[3].CLK
clk1 => count[4].CLK
clk1 => count[5].CLK
clk1 => count[6].CLK
clk1 => count[7].CLK
clk1 => count[8].CLK
clk1 => count[9].CLK
rst1 => out1~reg0.ACLR
rst1 => count[0].ACLR
rst1 => count[1].ACLR
rst1 => count[2].ACLR
rst1 => count[3].ACLR
rst1 => count[4].ACLR
rst1 => count[5].ACLR
rst1 => count[6].ACLR
rst1 => count[7].ACLR
rst1 => count[8].ACLR
rst1 => count[9].ACLR
out1 <= out1~reg0.DB_MAX_OUTPUT_PORT_TYPE


