read -sv run_verilog_mid/adder_32b_16_65_fd7121df094bd8af2ed466989be906ae.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_65_fd7121df094bd8af2ed466989be906ae_yosys.v
