<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release PolarFire v2.2 (Version 12.200.30.10)</text>
<text>Date: Mon Sep 10 16:38:35 2018
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>TOP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_eval2_ddr\synthesis\TOP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>29144</cell>
 <cell>299544</cell>
 <cell>9.73</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>19948</cell>
 <cell>299544</cell>
 <cell>6.66</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>62</cell>
 <cell>512</cell>
 <cell>12.11</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>56</cell>
 <cell>512</cell>
 <cell>10.94</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>3</cell>
 <cell>256</cell>
 <cell>1.17</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>84</cell>
 <cell>2772</cell>
 <cell>3.03</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>62</cell>
 <cell>952</cell>
 <cell>6.51</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>2</cell>
 <cell>924</cell>
 <cell>0.22</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>9</cell>
 <cell>48</cell>
 <cell>18.75</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>2</cell>
 <cell>24</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>UJTAG</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>PF_SPI</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>4</cell>
 <cell>72</cell>
 <cell>5.56</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>25832</cell>
 <cell>16636</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>1008</cell>
 <cell>1008</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>2232</cell>
 <cell>2232</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>29144</cell>
 <cell>19948</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>311</cell>
</row>
<row>
 <cell>3</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>8</cell>
</row>
<row>
 <cell>7</cell>
 <cell>29</cell>
</row>
<row>
 <cell>8</cell>
 <cell>55</cell>
</row>
<row>
 <cell>9</cell>
 <cell>77</cell>
</row>
<row>
 <cell>10</cell>
 <cell>26</cell>
</row>
<row>
 <cell>11</cell>
 <cell>22</cell>
</row>
<row>
 <cell>12</cell>
 <cell>5</cell>
</row>
<row>
 <cell>13</cell>
 <cell>9</cell>
</row>
<row>
 <cell>14</cell>
 <cell>6</cell>
</row>
<row>
 <cell>17</cell>
 <cell>5</cell>
</row>
<row>
 <cell>19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>22</cell>
 <cell>3</cell>
</row>
<row>
 <cell>23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>31</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>3</cell>
</row>
<row>
 <cell>33</cell>
 <cell>7</cell>
</row>
<row>
 <cell>49</cell>
 <cell>1</cell>
</row>
<row>
 <cell>58</cell>
 <cell>2</cell>
</row>
<row>
 <cell>64</cell>
 <cell>1</cell>
</row>
<row>
 <cell>65</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>582</cell>
</row>
</table>
<section><name>Detailed Math Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>38</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>16</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Bidirectional I/O Pairs</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>9821</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0_SYS_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/CCC_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>7081</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_RESETS_0_CLK100</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>4887</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0_SYNC_SYS_RST_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3994</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_net_1029</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/MSC_i_227/MSC_i_228/s1_RNIPSG9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1777</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.ACLK_syncReset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>292</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/JTAG_DEBUG_0_TGT_TCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/udrck_clkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLOCKS_RESETS_0/RCOSC_0_RCOSC_160MHZ_GL</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1679</cell>
 <cell>INT_NET</cell>
 <cell>Net   : INT_RESET_N_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]</cell>
</row>
<row>
 <cell>590</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/_T_164</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q</cell>
</row>
<row>
 <cell>293</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2]</cell>
</row>
<row>
 <cell>249</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7]</cell>
</row>
<row>
 <cell>249</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[4]</cell>
</row>
<row>
 <cell>249</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[1]</cell>
</row>
<row>
 <cell>236</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[5]</cell>
</row>
<row>
 <cell>236</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[2]</cell>
</row>
<row>
 <cell>228</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3]</cell>
</row>
<row>
 <cell>215</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0_CAL_SELECT</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1679</cell>
 <cell>INT_NET</cell>
 <cell>Net   : INT_RESET_N_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]</cell>
</row>
<row>
 <cell>590</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/_T_164</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q</cell>
</row>
<row>
 <cell>293</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2]</cell>
</row>
<row>
 <cell>249</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7]</cell>
</row>
<row>
 <cell>249</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[4]</cell>
</row>
<row>
 <cell>249</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[1]</cell>
</row>
<row>
 <cell>236</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[5]</cell>
</row>
<row>
 <cell>236</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[2]</cell>
</row>
<row>
 <cell>228</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3]</cell>
</row>
<row>
 <cell>215</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MEMORY_0/DDR3_0/DDRPHY_BLK_0_CAL_SELECT</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select</cell>
</row>
</table>
</doc>
