<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>EastburnOhnesorge</spirit:vendor>
  <spirit:library>ppm</spirit:library>
  <spirit:name>ppm_detect_gen</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ppm_detect_gen_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2fd418d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ppm_detect_gen_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2fd418d7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_ppm</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ppm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/user_defines.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ppm</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/detect_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ppm</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ppm_detect_gen_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ppm_detect_gen_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_db4e5ab1</spirit:userFileType>
        <spirit:logicalName>axi</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/user_defines.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ppm</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/detect_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ppm</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ppm_detect_gen_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ppm_detect_gen_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ppm_detect_gen_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Detects and generates PPM signals.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ppm_detect_gen_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ppm_detect_gen_v1.0</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>iastate.edu:user:ppm_detect_gen:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2025-02-21T03:01:33Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36791e64_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708cad9a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b685af8_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e86e37e_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36190b94_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a1185c_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d69b0f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dec5a8e_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61abc3bc_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e258db3_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5453c56f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ee3a5a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d52a255_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f9cd6d_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8a439e_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d38a652_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9075ada_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eddd18_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c3668e_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48834e64_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401290e0_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2d6c2b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727e18c5_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4232aac5_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7a4c65_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e84574_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6992944_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5257976a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377c70e6_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b9593f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45895d44_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1331c183_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa27641_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed778b0_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6facc26f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d76cce2_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fde6cb_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc28553_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55846bb3_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2937f69_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2d9bd8_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ffc53f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69510379_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2e691d_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfb527_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fd5827_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bbf245_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bb1b5a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474da69b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1178664c_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c4a139_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65be6f2a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b35667_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adeae8d_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d338a7b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c3c9c9_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600bd616_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2053d25a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2938a5_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad8172f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718b676a_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f473eb0_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2d82c_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724c7379_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfc46d1_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa21b84_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576c1d9_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ea2f53_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33692eac_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e17461b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144147f6_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cdb369_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6387ab64_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac18ac4_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44064f58_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23479762_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbd8b97_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65975c61_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2970c4ba_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0b880f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f220f50_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6414bbda_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6e1bf8_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2232b417_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fad422_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4331868b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2441fb0b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40011a7f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c7d0b8_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7431ad36_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb13bcf_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1027356f_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6839a88b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2822c06b_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175c9ebb_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf24893_ARCHIVE_LOCATION">c:/Users/neastbur/cpre488-mp1/Vivado/ip_repo/ppm_detect_gen_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="add540ec"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b03830d8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="832acd20"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="842f310b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
