(kicad_pcb (version 20171130) (host pcbnew 5.0.2-bee76a0~70~ubuntu16.04.1)

  (general
    (thickness 1.6)
    (drawings 8)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 1)
  )

  (page USLetter)
  (title_block
    (title "3x3 CR2032 Coin Cell Battery Module")
    (date "19 Dec 2016")
    (rev v1.4)
    (company "CERN Open Hardware License v1.2.")
    (comment 1 help@browndoggadgets.com)
    (comment 2 http://browndoggadgets.com/)
    (comment 3 "Brown Dog Gadgets")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.3302)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.27)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1524)
    (edge_width 0.1524)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.762 0.4064)
    (user_via 0.8636 0.508)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.1524)
    (pcb_text_size 1.016 1.016)
    (mod_edge_width 0.1524)
    (mod_text_size 1.016 1.016)
    (mod_text_width 0.1524)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.254)
    (solder_mask_min_width 0.1016)
    (pad_to_paste_clearance -0.0762)
    (aux_axis_origin 0 0)
    (visible_elements FFFEDF7D)
    (pcbplotparams
      (layerselection 0x310fc_80000001)
      (usegerberextensions true)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "gerbers"))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
  )

  (module Crazy_Circuits:CR2032-3x3 (layer F.Cu) (tedit 5BAB0690) (tstamp 5BAA34CF)
    (at 14.224 43.18)
    (fp_text reference BT1 (at 4 -8 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 3V (at 18.288 -3.556) (layer F.SilkS)
      (effects (font (size 1.2 1.2) (thickness 0.2)))
    )
    (fp_arc (start 0 0) (end 0 -2.85) (angle -180) (layer F.Mask) (width 0.762))
    (fp_arc (start 16 0) (end 16 2.85) (angle -180) (layer F.Mask) (width 0.762))
    (fp_arc (start 16 -16) (end 16 -13.15) (angle -180) (layer F.Mask) (width 0.762))
    (fp_line (start 16.1 0.6) (end 16.1 -15.5) (layer F.SilkS) (width 0.762))
    (fp_text user 3V (at 13.1 -3.9) (layer B.SilkS)
      (effects (font (size 1.2 1.2) (thickness 0.2)) (justify mirror))
    )
    (fp_text user INSERT (at 8 -13.4) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8 -14.9) (end 8.4 -15.7) (layer F.Fab) (width 0.127))
    (fp_line (start 8 -14.9) (end 7.5 -15.7) (layer F.Fab) (width 0.127))
    (fp_line (start 8 -16.5) (end 8 -14.9) (layer F.Fab) (width 0.127))
    (fp_arc (start 8 -7.9) (end 5.400001 -11.699999) (angle -292.3447673) (layer F.Fab) (width 0.127))
    (fp_line (start 0.1 0.1) (end 0.1 -16.1) (layer B.SilkS) (width 8))
    (fp_line (start 16.1 0.6) (end 16.1 -15.5) (layer B.SilkS) (width 0.762))
    (fp_line (start 16.002 -0.127) (end 19.05 -5.715) (layer F.Cu) (width 1.27))
    (fp_line (start 16.002 -15.875) (end 18.923 -10.414) (layer F.Cu) (width 1.27))
    (fp_line (start -0.381 0.127) (end 7.874 -7.874) (layer F.Cu) (width 2.54))
    (fp_line (start 0.1 -16) (end 0.2 -16) (layer F.SilkS) (width 8))
    (fp_text user + (at 13.1 -11.8) (layer B.SilkS)
      (effects (font (size 2 2) (thickness 0.4)) (justify mirror))
    )
    (fp_line (start 0 0) (end 0.4 0) (layer F.SilkS) (width 8))
    (fp_arc (start 16 -16) (end 16 -19.8) (angle 90) (layer F.Fab) (width 0.05))
    (fp_arc (start 16 0) (end 19.8 0) (angle 90) (layer F.Fab) (width 0.05))
    (fp_arc (start 0 0) (end 0 3.8) (angle 90) (layer F.Fab) (width 0.05))
    (fp_arc (start 0 -16) (end -3.8 -16) (angle 90) (layer F.Fab) (width 0.05))
    (fp_line (start 0 -19.8) (end 16 -19.8) (layer F.Fab) (width 0.05))
    (fp_line (start 19.8 -16) (end 19.8 0) (layer F.Fab) (width 0.05))
    (fp_line (start -3.8 -16) (end -3.8 0) (layer F.Fab) (width 0.05))
    (fp_line (start 0 3.8) (end 16 3.8) (layer F.Fab) (width 0.05))
    (fp_arc (start 16 -16) (end 16 -19.8) (angle 90) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 16 0) (end 19.8 0) (angle 90) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 0 0) (end 0 3.8) (angle 90) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 0 -16) (end -3.8 -16) (angle 90) (layer Edge.Cuts) (width 0.05))
    (fp_line (start 0 -19.8) (end 16 -19.8) (layer Edge.Cuts) (width 0.05))
    (fp_line (start 19.8 -16) (end 19.8 0) (layer Edge.Cuts) (width 0.05))
    (fp_line (start -3.8 -16) (end -3.8 0) (layer Edge.Cuts) (width 0.05))
    (fp_line (start 0 3.8) (end 16 3.8) (layer Edge.Cuts) (width 0.05))
    (fp_text user %R (at 8 -8) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 -16.129) (end 8.001 -7.874) (layer F.Cu) (width 2.54))
    (fp_text user + (at 18.3 -12.6) (layer F.SilkS)
      (effects (font (size 2 2) (thickness 0.4)))
    )
    (fp_arc (start 0 -16) (end 0 -18.85) (angle -180) (layer F.Mask) (width 0.762))
    (pad + thru_hole circle (at 16 0) (size 6.4 6.4) (drill 4.98) (layers *.Cu B.Mask))
    (pad "" np_thru_hole circle (at 8 0) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad GND thru_hole circle (at 0 0) (size 6.4 6.4) (drill 4.98) (layers *.Cu B.Mask))
    (pad + thru_hole circle (at 16 -16) (size 6.4 6.4) (drill 4.98) (layers *.Cu B.Mask))
    (pad "" np_thru_hole circle (at 8 -16) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad GND thru_hole circle (at 0 -16) (size 6.4 6.4) (drill 4.98) (layers *.Cu B.Mask))
    (pad + smd rect (at -2.2 -8) (size 2.6 5.56) (layers F.Cu F.Paste F.Mask))
    (pad GND smd rect (at 7.996 -7.746) (size 9 13.8) (layers F.Cu F.Paste F.Mask))
    (pad + smd rect (at 18.2 -8) (size 2.6 5.56) (layers F.Cu F.Paste F.Mask))
    (pad "" np_thru_hole circle (at 16 -8) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad "" np_thru_hole circle (at 0 -8) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad "" np_thru_hole circle (at 8 -8) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
  )

  (gr_line (start 37.88664 31.13532) (end 26.05532 30.87116) (layer F.Fab) (width 0.1524))
  (gr_text "FLOOD FILL THE CENTRAL RECTANGULAR \nGROUND PAD TO BE AT LEAST FLUSH\nWITH THE SOLDER MASK TO ENSURE \nGOOD BATTERY CONTACT" (at 52.77104 31.3944) (layer F.Fab)
    (effects (font (size 1.016 1.016) (thickness 0.1524)))
  )
  (gr_line (start 17.28216 28.4988) (end 17.45996 28.50388) (layer F.Fab) (width 0.1524))
  (gr_line (start 17.28216 42.3418) (end 17.28216 28.4988) (layer F.Fab) (width 0.1524))
  (gr_line (start 27.02052 42.40784) (end 17.28216 42.3418) (layer F.Fab) (width 0.1524))
  (gr_line (start 27.02052 28.4988) (end 27.02052 42.40784) (layer F.Fab) (width 0.1524))
  (gr_line (start 17.49044 28.4988) (end 27.02052 28.4988) (layer F.Fab) (width 0.1524))
  (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n   SOLDER MASK (ORANGE) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE WHITE SILK. \n   DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n   MINIMUM SPACE - 0.006 INCH.\n   MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 109.855 44.45) (layer Dwgs.User)
    (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  )

)
