{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665150718795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665150718796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 10:51:58 2022 " "Processing started: Fri Oct 07 10:51:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665150718796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150718796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150718796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665150719077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665150719077 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_IR.v(457) " "Verilog HDL warning at DE2_115_IR.v(457): extended using \"x\" or \"z\"" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/DE2_115_IR.v" 457 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665150726111 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115_IR.v(485) " "Verilog HDL Module Instantiation warning at DE2_115_IR.v(485): ignored dangling comma in List of Port Connections" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/DE2_115_IR.v" 485 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1665150726111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/DE2_115_IR.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data InfraRed.v(31) " "Verilog HDL Declaration information at InfraRed.v(31): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "InfraRed.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/InfraRed.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665150726115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "infrared.v 1 1 " "Found 1 design units, including 1 entities, in source file infrared.v" { { "Info" "ISGN_ENTITY_NAME" "1 InfraRed " "Found entity 1: InfraRed" {  } { { "InfraRed.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/InfraRed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665150726116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665150726116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665150726116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B4 b4 Calculadora.v(3) " "Verilog HDL Declaration information at Calculadora.v(3): object \"B4\" differs only in case from object \"b4\" in the same scope" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665150726116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.v 1 1 " "Found 1 design units, including 1 entities, in source file calculadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculadora " "Found entity 1: Calculadora" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor " "Found entity 1: Seletor" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculadora " "Elaborating entity \"Calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665150726168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(7) " "Verilog HDL assignment warning at Calculadora.v(7): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726169 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(82) " "Verilog HDL assignment warning at Calculadora.v(82): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726169 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(87) " "Verilog HDL assignment warning at Calculadora.v(87): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726169 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(90) " "Verilog HDL assignment warning at Calculadora.v(90): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(93) " "Verilog HDL assignment warning at Calculadora.v(93): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(96) " "Verilog HDL assignment warning at Calculadora.v(96): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(101) " "Verilog HDL assignment warning at Calculadora.v(101): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(104) " "Verilog HDL assignment warning at Calculadora.v(104): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(107) " "Verilog HDL assignment warning at Calculadora.v(107): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(110) " "Verilog HDL assignment warning at Calculadora.v(110): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(115) " "Verilog HDL assignment warning at Calculadora.v(115): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(118) " "Verilog HDL assignment warning at Calculadora.v(118): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(121) " "Verilog HDL assignment warning at Calculadora.v(121): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(124) " "Verilog HDL assignment warning at Calculadora.v(124): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(129) " "Verilog HDL assignment warning at Calculadora.v(129): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(132) " "Verilog HDL assignment warning at Calculadora.v(132): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(135) " "Verilog HDL assignment warning at Calculadora.v(135): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Calculadora.v(138) " "Verilog HDL assignment warning at Calculadora.v(138): truncated value with size 32 to match size of target (3)" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726171 "|Calculadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor Seletor:select " "Elaborating entity \"Seletor\" for hierarchy \"Seletor:select\"" {  } { { "Calculadora.v" "select" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726183 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado Seletor.v(13) " "Verilog HDL Always Construct warning at Seletor.v(13): variable \"Estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(22) " "Verilog HDL assignment warning at Seletor.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(23) " "Verilog HDL assignment warning at Seletor.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(34) " "Verilog HDL assignment warning at Seletor.v(34): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(35) " "Verilog HDL assignment warning at Seletor.v(35): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Num1 Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"Num1\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N1Dec Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N1Dec\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N1Uni Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N1Uni\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Num2 Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"Num2\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N2Dec Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N2Dec\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N2Uni Seletor.v(11) " "Verilog HDL Always Construct warning at Seletor.v(11): inferring latch(es) for variable \"N2Uni\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(62) " "Verilog HDL Always Construct warning at Seletor.v(62): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(62) " "Verilog HDL Always Construct warning at Seletor.v(62): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(64) " "Verilog HDL assignment warning at Seletor.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(65) " "Verilog HDL assignment warning at Seletor.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(66) " "Verilog HDL assignment warning at Seletor.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(70) " "Verilog HDL Always Construct warning at Seletor.v(70): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(70) " "Verilog HDL Always Construct warning at Seletor.v(70): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(72) " "Verilog HDL Always Construct warning at Seletor.v(72): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(72) " "Verilog HDL Always Construct warning at Seletor.v(72): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(76) " "Verilog HDL Always Construct warning at Seletor.v(76): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(76) " "Verilog HDL Always Construct warning at Seletor.v(76): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(78) " "Verilog HDL assignment warning at Seletor.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(79) " "Verilog HDL assignment warning at Seletor.v(79): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num1 Seletor.v(82) " "Verilog HDL Always Construct warning at Seletor.v(82): variable \"Num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Num2 Seletor.v(82) " "Verilog HDL Always Construct warning at Seletor.v(82): variable \"Num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(83) " "Verilog HDL assignment warning at Seletor.v(83): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(84) " "Verilog HDL assignment warning at Seletor.v(84): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(85) " "Verilog HDL assignment warning at Seletor.v(85): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Seletor.v(86) " "Verilog HDL assignment warning at Seletor.v(86): truncated value with size 32 to match size of target (4)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Seletor.v(48) " "Verilog HDL Case Statement warning at Seletor.v(48): incomplete case statement has no default case item" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperMil Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperMil\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726185 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperCent Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperCent\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperDec Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperDec\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OperUni Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"OperUni\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultado Seletor.v(47) " "Verilog HDL Always Construct warning at Seletor.v(47): inferring latch(es) for variable \"Resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[0\] Seletor.v(47) " "Inferred latch for \"OperUni\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[1\] Seletor.v(47) " "Inferred latch for \"OperUni\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[2\] Seletor.v(47) " "Inferred latch for \"OperUni\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperUni\[3\] Seletor.v(47) " "Inferred latch for \"OperUni\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[0\] Seletor.v(47) " "Inferred latch for \"OperDec\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[1\] Seletor.v(47) " "Inferred latch for \"OperDec\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[2\] Seletor.v(47) " "Inferred latch for \"OperDec\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperDec\[3\] Seletor.v(47) " "Inferred latch for \"OperDec\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[0\] Seletor.v(47) " "Inferred latch for \"OperCent\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[1\] Seletor.v(47) " "Inferred latch for \"OperCent\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[2\] Seletor.v(47) " "Inferred latch for \"OperCent\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperCent\[3\] Seletor.v(47) " "Inferred latch for \"OperCent\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[0\] Seletor.v(47) " "Inferred latch for \"OperMil\[0\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[1\] Seletor.v(47) " "Inferred latch for \"OperMil\[1\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[2\] Seletor.v(47) " "Inferred latch for \"OperMil\[2\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OperMil\[3\] Seletor.v(47) " "Inferred latch for \"OperMil\[3\]\" at Seletor.v(47)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[0\] Seletor.v(39) " "Inferred latch for \"N2Uni\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[1\] Seletor.v(39) " "Inferred latch for \"N2Uni\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[2\] Seletor.v(39) " "Inferred latch for \"N2Uni\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Uni\[3\] Seletor.v(39) " "Inferred latch for \"N2Uni\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[0\] Seletor.v(39) " "Inferred latch for \"N2Dec\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[1\] Seletor.v(39) " "Inferred latch for \"N2Dec\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[2\] Seletor.v(39) " "Inferred latch for \"N2Dec\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N2Dec\[3\] Seletor.v(39) " "Inferred latch for \"N2Dec\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[0\] Seletor.v(39) " "Inferred latch for \"Num2\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[1\] Seletor.v(39) " "Inferred latch for \"Num2\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[2\] Seletor.v(39) " "Inferred latch for \"Num2\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[3\] Seletor.v(39) " "Inferred latch for \"Num2\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[4\] Seletor.v(39) " "Inferred latch for \"Num2\[4\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[5\] Seletor.v(39) " "Inferred latch for \"Num2\[5\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num2\[6\] Seletor.v(39) " "Inferred latch for \"Num2\[6\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[0\] Seletor.v(39) " "Inferred latch for \"N1Uni\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[1\] Seletor.v(39) " "Inferred latch for \"N1Uni\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[2\] Seletor.v(39) " "Inferred latch for \"N1Uni\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Uni\[3\] Seletor.v(39) " "Inferred latch for \"N1Uni\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[0\] Seletor.v(39) " "Inferred latch for \"N1Dec\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[1\] Seletor.v(39) " "Inferred latch for \"N1Dec\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[2\] Seletor.v(39) " "Inferred latch for \"N1Dec\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N1Dec\[3\] Seletor.v(39) " "Inferred latch for \"N1Dec\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[0\] Seletor.v(39) " "Inferred latch for \"Num1\[0\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726186 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[1\] Seletor.v(39) " "Inferred latch for \"Num1\[1\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726187 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[2\] Seletor.v(39) " "Inferred latch for \"Num1\[2\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726187 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[3\] Seletor.v(39) " "Inferred latch for \"Num1\[3\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726187 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[4\] Seletor.v(39) " "Inferred latch for \"Num1\[4\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726187 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[5\] Seletor.v(39) " "Inferred latch for \"Num1\[5\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726187 "|Calculadora|Seletor:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Num1\[6\] Seletor.v(39) " "Inferred latch for \"Num1\[6\]\" at Seletor.v(39)" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726187 "|Calculadora|Seletor:select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Seletor:select\|Display:MilR " "Elaborating entity \"Display\" for hierarchy \"Seletor:select\|Display:MilR\"" {  } { { "Seletor.v" "MilR" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InfraRed InfraRed:IR " "Elaborating entity \"InfraRed\" for hierarchy \"InfraRed:IR\"" {  } { { "Calculadora.v" "IR" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726191 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div0\"" {  } { { "Seletor.v" "Div0" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod0\"" {  } { { "Seletor.v" "Mod0" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div1\"" {  } { { "Seletor.v" "Div1" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod1\"" {  } { { "Seletor.v" "Mod1" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Seletor:select\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Seletor:select\|Mult0\"" {  } { { "Seletor.v" "Mult0" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div5\"" {  } { { "Seletor.v" "Div5" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div2\"" {  } { { "Seletor.v" "Div2" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod5\"" {  } { { "Seletor.v" "Mod5" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div6\"" {  } { { "Seletor.v" "Div6" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod2\"" {  } { { "Seletor.v" "Mod2" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div3\"" {  } { { "Seletor.v" "Div3" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div4\"" {  } { { "Seletor.v" "Div4" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod6\"" {  } { { "Seletor.v" "Mod6" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Div7\"" {  } { { "Seletor.v" "Div7" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod3\"" {  } { { "Seletor.v" "Mod3" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod4\"" {  } { { "Seletor.v" "Mod4" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Seletor:select\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Seletor:select\|Mod7\"" {  } { { "Seletor.v" "Mod7" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1665150726515 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1665150726515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div0\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div0 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726545 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod0\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod0 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726674 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_mult:Mult0\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_mult:Mult0 " "Instantiated megafunction \"Seletor:select\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726734 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div5\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div5 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726773 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div2\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div2 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726836 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod5\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod5 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726894 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div6\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div6 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726933 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150726983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150726983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod2\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150726992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod2 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150726992 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150726992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_p9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Div4\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150727040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Div4 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727040 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150727040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod6\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150727104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod6 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727105 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150727105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Seletor:select\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Seletor:select\|lpm_divide:Mod4\"" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150727195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Seletor:select\|lpm_divide:Mod4 " "Instantiated megafunction \"Seletor:select\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665150727195 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665150727195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665150727245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150727245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665150727576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[0\] " "Latch Seletor:select\|OperMil\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[1\] " "Latch Seletor:select\|OperMil\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[2\] " "Latch Seletor:select\|OperMil\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperMil\[3\] " "Latch Seletor:select\|OperMil\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[0\] " "Latch Seletor:select\|OperCent\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[1\] " "Latch Seletor:select\|OperCent\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Estado\[0\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[2\] " "Latch Seletor:select\|OperCent\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperCent\[3\] " "Latch Seletor:select\|OperCent\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[0\] " "Ports D and ENA on the latch are fed by the same signal Estado\[0\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[0\] " "Latch Seletor:select\|OperDec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727593 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[1\] " "Latch Seletor:select\|OperDec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[2\] " "Latch Seletor:select\|OperDec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperDec\[3\] " "Latch Seletor:select\|OperDec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[3\] " "Latch Seletor:select\|OperUni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[2\] " "Latch Seletor:select\|OperUni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[1\] " "Latch Seletor:select\|OperUni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seletor:select\|OperUni\[0\] " "Latch Seletor:select\|OperUni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Estado\[1\] " "Ports D and ENA on the latch are fed by the same signal Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665150727595 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665150727595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665150728057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/enior/Desktop/Projeto2-SD/output_files/Calculadora.map.smsg " "Generated suppressed messages file C:/Users/enior/Desktop/Projeto2-SD/output_files/Calculadora.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150728707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665150728845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665150728845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1572 " "Implemented 1572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665150728968 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665150728968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1495 " "Implemented 1495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665150728968 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1665150728968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665150728968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665150729016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 10:52:09 2022 " "Processing ended: Fri Oct 07 10:52:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665150729016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665150729016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665150729016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665150729016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665150730154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665150730154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 10:52:09 2022 " "Processing started: Fri Oct 07 10:52:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665150730154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665150730154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665150730154 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665150730239 ""}
{ "Info" "0" "" "Project  = Calculadora" {  } {  } 0 0 "Project  = Calculadora" 0 0 "Fitter" 0 0 1665150730240 ""}
{ "Info" "0" "" "Revision = Calculadora" {  } {  } 0 0 "Revision = Calculadora" 0 0 "Fitter" 0 0 1665150730240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665150730319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665150730320 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculadora EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Calculadora\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665150730332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665150730379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665150730379 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665150730687 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665150730693 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665150730775 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665150730775 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 3413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665150730779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 3415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665150730779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 3417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665150730779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 3419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665150730779 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 3421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665150730779 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665150730779 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665150730780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665150731824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculadora.sdc " "Synopsys Design Constraints File file not found: 'Calculadora.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665150731825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665150731826 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665150731835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665150731835 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665150731836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Estado\[1\] " "Destination node Estado\[1\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Estado\[2\] " "Destination node Estado\[2\]" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665150731902 ""}  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 3403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665150731902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Seletor:select\|Mux1~0  " "Automatically promoted node Seletor:select\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Estado\[2\]~7 " "Destination node Estado\[2\]~7" {  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665150731902 ""}  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665150731902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal7~0  " "Automatically promoted node Equal7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Dec\[0\]~0 " "Destination node Seletor:select\|N1Dec\[0\]~0" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Dec\[1\]~1 " "Destination node Seletor:select\|N1Dec\[1\]~1" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Dec\[3\]~2 " "Destination node Seletor:select\|N1Dec\[3\]~2" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Dec\[2\]~3 " "Destination node Seletor:select\|N1Dec\[2\]~3" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Uni\[0\]~0 " "Destination node Seletor:select\|N1Uni\[0\]~0" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Uni\[1\]~1 " "Destination node Seletor:select\|N1Uni\[1\]~1" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Uni\[1\]~2 " "Destination node Seletor:select\|N1Uni\[1\]~2" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Uni\[3\]~4 " "Destination node Seletor:select\|N1Uni\[3\]~4" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N1Uni\[2\]~6 " "Destination node Seletor:select\|N1Uni\[2\]~6" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Seletor:select\|N2Dec\[0\]~0 " "Destination node Seletor:select\|N2Dec\[0\]~0" {  } { { "Seletor.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Seletor.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665150731902 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1665150731902 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665150731902 ""}  } { { "Calculadora.v" "" { Text "C:/Users/enior/Desktop/Projeto2-SD/Calculadora.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 0 { 0 ""} 0 1360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665150731902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665150732176 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665150732176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665150732176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665150732177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665150732178 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665150732179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665150732221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665150732222 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665150732222 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665150732424 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665150732431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665150734450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665150734917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665150734967 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665150738120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665150738120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665150738496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/Users/enior/Desktop/Projeto2-SD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 12 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665150741991 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665150741991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665150744457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665150744457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665150744461 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.32 " "Total time spent on timing analysis during the Fitter is 1.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665150744586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665150744600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665150744887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665150744888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665150745134 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665150745563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/enior/Desktop/Projeto2-SD/output_files/Calculadora.fit.smsg " "Generated suppressed messages file C:/Users/enior/Desktop/Projeto2-SD/output_files/Calculadora.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665150746073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5717 " "Peak virtual memory: 5717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665150746443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 10:52:26 2022 " "Processing ended: Fri Oct 07 10:52:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665150746443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665150746443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665150746443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665150746443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665150747468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665150747468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 10:52:27 2022 " "Processing started: Fri Oct 07 10:52:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665150747468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665150747468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665150747468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665150747717 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665150750095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665150750190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665150750467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 10:52:30 2022 " "Processing ended: Fri Oct 07 10:52:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665150750467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665150750467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665150750467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665150750467 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665150751092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665150751700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665150751702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 10:52:31 2022 " "Processing started: Fri Oct 07 10:52:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665150751702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665150751702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculadora -c Calculadora " "Command: quartus_sta Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665150751702 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665150751826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665150751946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665150751947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150751993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150751993 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665150752394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculadora.sdc " "Synopsys Design Constraints File file not found: 'Calculadora.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665150752425 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150752425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Estado\[0\] Estado\[0\] " "create_clock -period 1.000 -name Estado\[0\] Estado\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665150752428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665150752428 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665150752428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665150752432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665150752433 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665150752433 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665150752442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665150752489 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665150752489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.888 " "Worst-case setup slack is -37.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.888            -464.140 Estado\[0\]  " "  -37.888            -464.140 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498            -275.015 CLK  " "   -5.498            -275.015 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150752492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLK  " "    0.386               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 Estado\[0\]  " "    0.820               0.000 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150752500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.996 " "Worst-case recovery slack is -0.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996             -64.274 CLK  " "   -0.996             -64.274 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150752503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.985 " "Worst-case removal slack is 0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 CLK  " "    0.985               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150752506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -166.195 CLK  " "   -3.000            -166.195 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 Estado\[0\]  " "    0.433               0.000 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150752508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150752508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665150752628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665150752659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665150753093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665150753292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665150753310 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665150753310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.345 " "Worst-case setup slack is -34.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.345            -420.569 Estado\[0\]  " "  -34.345            -420.569 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.971            -239.759 CLK  " "   -4.971            -239.759 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLK  " "    0.339               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 Estado\[0\]  " "    0.773               0.000 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.793 " "Worst-case recovery slack is -0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793             -47.141 CLK  " "   -0.793             -47.141 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 CLK  " "    0.898               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -166.195 CLK  " "   -3.000            -166.195 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Estado\[0\]  " "    0.417               0.000 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753336 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665150753446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665150753531 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665150753538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665150753538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.994 " "Worst-case setup slack is -17.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.994            -220.920 Estado\[0\]  " "  -17.994            -220.920 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.352             -74.850 CLK  " "   -2.352             -74.850 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 CLK  " "    0.130               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 Estado\[0\]  " "    0.267               0.000 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.024 " "Worst-case recovery slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.272 CLK  " "   -0.024              -0.272 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 CLK  " "    0.472               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.408 CLK  " "   -3.000            -139.408 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Estado\[0\]  " "    0.387               0.000 Estado\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665150753585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665150753585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665150754139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665150754141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665150754239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 10:52:34 2022 " "Processing ended: Fri Oct 07 10:52:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665150754239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665150754239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665150754239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665150754239 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665150754933 ""}
