// Seed: 1982805645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge id_4) id_4)
  else $signed(59);
  ;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri0 id_10
);
  logic id_12;
  wire  id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  assign id_7 = 1 & id_12;
endmodule
