# SYNCHRONOUS-FIFO
This repository contains a Parameterized Synchronous FIFO (First-In, First-Out) design implemented in Verilog. The FIFO is a crucial component in digital systems, facilitating efficient data transfer and buffering between different system elements.
