<stg><name>Pool5</name>


<trans_list>

<trans id="269" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln0 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %arrayidx6010.0.0.04310.exit, i1 1, void %for.end66

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0">
<![CDATA[
rewind_header:1 %zext_ln107_rewind = phi i14 0, void %entry, i14 %zext_ln107_phi, void %arrayidx6010.0.0.04310.exit, i14 0, void %for.end66

]]></Node>
<StgValue><ssdm name="zext_ln107_rewind"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2 %Kx249_rewind = phi i5 0, void %entry, i5 %Kx249_phi, void %arrayidx6010.0.0.04310.exit, i5 0, void %for.end66

]]></Node>
<StgValue><ssdm name="Kx249_rewind"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:3 %icmp_ln109225 = phi i1 0, void %entry, i1 %icmp_ln109, void %arrayidx6010.0.0.04310.exit, i1 0, void %for.end66

]]></Node>
<StgValue><ssdm name="icmp_ln109225"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:4 %icmp_ln111224 = phi i1 0, void %entry, i1 %icmp_ln111, void %arrayidx6010.0.0.04310.exit, i1 0, void %for.end66

]]></Node>
<StgValue><ssdm name="icmp_ln111224"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:6 %p_cast_cast222 = phi i5 0, void %entry, i5 %empty, void %arrayidx6010.0.0.04310.exit, i5 0, void %for.end66

]]></Node>
<StgValue><ssdm name="p_cast_cast222"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:7 %zext_ln109221 = phi i4 0, void %entry, i4 %i, void %arrayidx6010.0.0.04310.exit, i4 0, void %for.end66

]]></Node>
<StgValue><ssdm name="zext_ln109221"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
rewind_header:8 %j220 = phi i4 0, void %entry, i4 %j, void %arrayidx6010.0.0.04310.exit, i4 0, void %for.end66

]]></Node>
<StgValue><ssdm name="j220"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:9 %indvar_flatten218 = phi i8 0, void %entry, i8 %select_ln109_4, void %arrayidx6010.0.0.04310.exit, i8 0, void %for.end66

]]></Node>
<StgValue><ssdm name="indvar_flatten218"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
rewind_header:10 %cout217 = phi i3 0, void %entry, i3 %cout, void %arrayidx6010.0.0.04310.exit, i3 0, void %for.end66

]]></Node>
<StgValue><ssdm name="cout217"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
rewind_header:11 %indvar_flatten26216 = phi i10 0, void %entry, i10 %add_ln107_1, void %arrayidx6010.0.0.04310.exit, i10 0, void %for.end66

]]></Node>
<StgValue><ssdm name="indvar_flatten26216"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:12 %br_ln0 = br i1 %do_init, void %for.inc64, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:0 %Ky_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %Ky

]]></Node>
<StgValue><ssdm name="Ky_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
rewind_init:1 %Kx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %Kx

]]></Node>
<StgValue><ssdm name="Kx_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_0_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_1_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_1_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_2_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_2_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_3_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_buffer_3_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="10">
<![CDATA[
rewind_init:14 %zext_ln107 = zext i10 %Ky_read

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:15 %br_ln0 = br void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
for.inc64:0 %zext_ln107_phi = phi i14 %zext_ln107, void %rewind_init, i14 %zext_ln107_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="zext_ln107_phi"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc64:1 %Kx249_phi = phi i5 %Kx_read, void %rewind_init, i5 %Kx249_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="Kx249_phi"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64:2 %add_ln107 = add i3 %cout217, i3 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64:5 %select_ln107 = select i1 %icmp_ln109225, i4 0, i4 %zext_ln109221

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64:6 %cout = select i1 %icmp_ln109225, i3 %add_ln107, i3 %cout217

]]></Node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="3">
<![CDATA[
for.inc64:7 %trunc_ln107 = trunc i3 %cout

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc64:8 %select_ln107_2 = select i1 %icmp_ln109225, i5 0, i5 %p_cast_cast222

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64:10 %xor_ln107 = xor i1 %icmp_ln109225, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64:11 %and_ln107 = and i1 %icmp_ln111224, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc64:12 %add_ln109 = add i4 %select_ln107, i4 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64:14 %or_ln109 = or i1 %and_ln107, i1 %icmp_ln109225

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64:15 %select_ln109 = select i1 %or_ln109, i4 0, i4 %j220

]]></Node>
<StgValue><ssdm name="select_ln109"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64:16 %i = select i1 %and_ln107, i4 %add_ln109, i4 %select_ln107

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="4">
<![CDATA[
for.inc64:22 %i_cast7_mid1 = zext i4 %add_ln109

]]></Node>
<StgValue><ssdm name="i_cast7_mid1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64:23 %p_mid1 = mul i5 %i_cast7_mid1, i5 %Kx249_phi

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc64:24 %select_ln109_2 = select i1 %and_ln107, i5 %p_mid1, i5 %select_ln107_2

]]></Node>
<StgValue><ssdm name="select_ln109_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64:28 %p_mid13 = add i5 %p_mid1, i5 1

]]></Node>
<StgValue><ssdm name="p_mid13"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="4">
<![CDATA[
for.inc64:33 %zext_ln111 = zext i4 %select_ln109

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc64:36 %mul_ln112 = mul i14 %zext_ln111, i14 %zext_ln107_phi

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="14">
<![CDATA[
for.inc64:37 %trunc_ln112 = trunc i14 %mul_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="14">
<![CDATA[
for.inc64:38 %trunc_ln112_1 = trunc i14 %mul_ln112

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64:39 %lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %mul_ln112, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="4">
<![CDATA[
for.inc64:140 %trunc_ln121 = trunc i4 %select_ln109

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64:142 %lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln109, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64:150 %add_ln107_1 = add i10 %indvar_flatten26216, i10 1

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc64:151 %switch_ln121 = switch i2 %trunc_ln107, void %arrayidx6010.0.0.04310.case.3, i2 0, void %arrayidx6010.0.0.04310.case.0, i2 1, void %arrayidx6010.0.0.04310.case.1, i2 2, void %arrayidx6010.0.0.04310.case.2

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.exit:0 %j = add i4 %select_ln109, i4 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx6010.0.0.04310.exit:1 %add_ln109_1 = add i8 %indvar_flatten218, i8 1

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx6010.0.0.04310.exit:2 %select_ln109_4 = select i1 %icmp_ln109225, i8 1, i8 %add_ln109_1

]]></Node>
<StgValue><ssdm name="select_ln109_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.exit:3 %i_cast7 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_cast7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx6010.0.0.04310.exit:4 %empty = mul i5 %i_cast7, i5 %Kx249_phi

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.exit:6 %icmp_ln111 = icmp_eq  i4 %j, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx6010.0.0.04310.exit:7 %icmp_ln109 = icmp_eq  i8 %select_ln109_4, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx6010.0.0.04310.exit:8 %icmp_ln107 = icmp_eq  i10 %indvar_flatten26216, i10 783

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6010.0.0.04310.exit:9 %br_ln107 = br i1 %icmp_ln107, void %rewind_header, void %for.end66

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
for.end66:1 %br_ln136 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:5 %zext_ln111223 = phi i5 1, void %entry, i5 %empty_389, void %arrayidx6010.0.0.04310.exit, i5 1, void %for.end66

]]></Node>
<StgValue><ssdm name="zext_ln111223"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc64:9 %select_ln107_3 = select i1 %icmp_ln109225, i5 1, i5 %zext_ln111223

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="5">
<![CDATA[
for.inc64:25 %zext_ln112 = zext i5 %select_ln109_2

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc64:26 %p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln109_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:27 %sub_ln112 = sub i9 %p_shl1, i9 %zext_ln112

]]></Node>
<StgValue><ssdm name="sub_ln112"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc64:29 %select_ln109_3 = select i1 %and_ln107, i5 %p_mid13, i5 %select_ln107_3

]]></Node>
<StgValue><ssdm name="select_ln109_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="5">
<![CDATA[
for.inc64:30 %zext_ln114 = zext i5 %select_ln109_3

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc64:31 %p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln109_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:32 %sub_ln114 = sub i9 %p_shl, i9 %zext_ln114

]]></Node>
<StgValue><ssdm name="sub_ln114"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:40 %add_ln112 = add i9 %sub_ln112, i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
for.inc64:41 %zext_ln112_1 = zext i9 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:42 %input_buffer_0_0_addr = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:43 %add_ln114 = add i9 %sub_ln114, i9 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
for.inc64:44 %zext_ln114_1 = zext i9 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:45 %input_buffer_0_0_addr_2 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:46 %input_buffer_0_1_addr = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:47 %input_buffer_0_1_addr_2 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:48 %input_buffer_1_0_addr = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:49 %input_buffer_1_0_addr_2 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:50 %input_buffer_1_1_addr = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:51 %input_buffer_1_1_addr_2 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:52 %input_buffer_2_0_addr = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:53 %input_buffer_2_0_addr_2 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:54 %input_buffer_2_1_addr = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:55 %input_buffer_2_1_addr_2 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:56 %input_buffer_3_0_addr = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:57 %input_buffer_3_0_addr_2 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:58 %input_buffer_3_1_addr = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:59 %input_buffer_3_1_addr_2 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:60 %input_buffer_0_0_load = load i9 %input_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:61 %input_buffer_0_1_load = load i9 %input_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:63 %input_buffer_1_0_load = load i9 %input_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:64 %input_buffer_1_1_load = load i9 %input_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:66 %input_buffer_2_0_load = load i9 %input_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:67 %input_buffer_2_1_load = load i9 %input_buffer_2_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:69 %input_buffer_3_0_load = load i9 %input_buffer_3_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:70 %input_buffer_3_1_load = load i9 %input_buffer_3_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64:73 %add_ln113 = add i10 %trunc_ln112, i10 1

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64:74 %lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln113, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:75 %add_ln113_1 = add i9 %sub_ln112, i9 %lshr_ln1

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
for.inc64:76 %zext_ln113 = zext i9 %add_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:77 %input_buffer_0_0_addr_1 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:78 %add_ln115 = add i9 %sub_ln114, i9 %lshr_ln1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
for.inc64:79 %zext_ln115 = zext i9 %add_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:80 %input_buffer_0_0_addr_3 = getelementptr i16 %input_buffer_0_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:81 %input_buffer_0_1_addr_1 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:82 %input_buffer_0_1_addr_3 = getelementptr i16 %input_buffer_0_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:83 %input_buffer_1_0_addr_1 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:84 %input_buffer_1_0_addr_3 = getelementptr i16 %input_buffer_1_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:85 %input_buffer_1_1_addr_1 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:86 %input_buffer_1_1_addr_3 = getelementptr i16 %input_buffer_1_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:87 %input_buffer_2_0_addr_1 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:88 %input_buffer_2_0_addr_3 = getelementptr i16 %input_buffer_2_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:89 %input_buffer_2_1_addr_1 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:90 %input_buffer_2_1_addr_3 = getelementptr i16 %input_buffer_2_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:91 %input_buffer_3_0_addr_1 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:92 %input_buffer_3_0_addr_3 = getelementptr i16 %input_buffer_3_0, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:93 %input_buffer_3_1_addr_1 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:94 %input_buffer_3_1_addr_3 = getelementptr i16 %input_buffer_3_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:95 %input_buffer_0_0_load_1 = load i9 %input_buffer_0_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:96 %input_buffer_0_1_load_1 = load i9 %input_buffer_0_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:98 %input_buffer_1_0_load_1 = load i9 %input_buffer_1_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:99 %input_buffer_1_1_load_1 = load i9 %input_buffer_1_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:101 %input_buffer_2_0_load_1 = load i9 %input_buffer_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:102 %input_buffer_2_1_load_1 = load i9 %input_buffer_2_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:104 %input_buffer_3_0_load_1 = load i9 %input_buffer_3_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:105 %input_buffer_3_1_load_1 = load i9 %input_buffer_3_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:108 %input_buffer_0_0_load_2 = load i9 %input_buffer_0_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:109 %input_buffer_0_1_load_2 = load i9 %input_buffer_0_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:111 %input_buffer_1_0_load_2 = load i9 %input_buffer_1_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load_2"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:112 %input_buffer_1_1_load_2 = load i9 %input_buffer_1_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load_2"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:114 %input_buffer_2_0_load_2 = load i9 %input_buffer_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:115 %input_buffer_2_1_load_2 = load i9 %input_buffer_2_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:117 %input_buffer_3_0_load_2 = load i9 %input_buffer_3_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:118 %input_buffer_3_1_load_2 = load i9 %input_buffer_3_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:121 %input_buffer_0_0_load_3 = load i9 %input_buffer_0_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load_3"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:122 %input_buffer_0_1_load_3 = load i9 %input_buffer_0_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:124 %input_buffer_1_0_load_3 = load i9 %input_buffer_1_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:125 %input_buffer_1_1_load_3 = load i9 %input_buffer_1_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:127 %input_buffer_2_0_load_3 = load i9 %input_buffer_2_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:128 %input_buffer_2_1_load_3 = load i9 %input_buffer_2_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:130 %input_buffer_3_0_load_3 = load i9 %input_buffer_3_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:131 %input_buffer_3_1_load_3 = load i9 %input_buffer_3_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx6010.0.0.04310.exit:5 %empty_389 = add i5 %empty, i5 1

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:60 %input_buffer_0_0_load = load i9 %input_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:61 %input_buffer_0_1_load = load i9 %input_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:62 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_0_load, i16 %input_buffer_0_1_load, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:63 %input_buffer_1_0_load = load i9 %input_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:64 %input_buffer_1_1_load = load i9 %input_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:65 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_0_load, i16 %input_buffer_1_1_load, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:66 %input_buffer_2_0_load = load i9 %input_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:67 %input_buffer_2_1_load = load i9 %input_buffer_2_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:68 %tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_0_load, i16 %input_buffer_2_1_load, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:69 %input_buffer_3_0_load = load i9 %input_buffer_3_0_addr

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:70 %input_buffer_3_1_load = load i9 %input_buffer_3_1_addr

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:71 %tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_0_load, i16 %input_buffer_3_1_load, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
for.inc64:72 %tmp1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp, i16 %tmp_s, i16 %tmp_13, i16 %tmp_14, i3 %cout

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:95 %input_buffer_0_0_load_1 = load i9 %input_buffer_0_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:96 %input_buffer_0_1_load_1 = load i9 %input_buffer_0_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:97 %tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_1_load_1, i16 %input_buffer_0_0_load_1, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:98 %input_buffer_1_0_load_1 = load i9 %input_buffer_1_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:99 %input_buffer_1_1_load_1 = load i9 %input_buffer_1_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:100 %tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_1_load_1, i16 %input_buffer_1_0_load_1, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:101 %input_buffer_2_0_load_1 = load i9 %input_buffer_2_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load_1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:102 %input_buffer_2_1_load_1 = load i9 %input_buffer_2_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:103 %tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_1_load_1, i16 %input_buffer_2_0_load_1, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:104 %input_buffer_3_0_load_1 = load i9 %input_buffer_3_0_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:105 %input_buffer_3_1_load_1 = load i9 %input_buffer_3_1_addr_1

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:106 %tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_1_load_1, i16 %input_buffer_3_0_load_1, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
for.inc64:107 %tmp2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp_15, i16 %tmp_16, i16 %tmp_17, i16 %tmp_18, i3 %cout

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:108 %input_buffer_0_0_load_2 = load i9 %input_buffer_0_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load_2"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:109 %input_buffer_0_1_load_2 = load i9 %input_buffer_0_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:110 %tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_0_load_2, i16 %input_buffer_0_1_load_2, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:111 %input_buffer_1_0_load_2 = load i9 %input_buffer_1_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load_2"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:112 %input_buffer_1_1_load_2 = load i9 %input_buffer_1_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:113 %tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_0_load_2, i16 %input_buffer_1_1_load_2, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:114 %input_buffer_2_0_load_2 = load i9 %input_buffer_2_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:115 %input_buffer_2_1_load_2 = load i9 %input_buffer_2_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:116 %tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_0_load_2, i16 %input_buffer_2_1_load_2, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:117 %input_buffer_3_0_load_2 = load i9 %input_buffer_3_0_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:118 %input_buffer_3_1_load_2 = load i9 %input_buffer_3_1_addr_2

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load_2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:119 %tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_0_load_2, i16 %input_buffer_3_1_load_2, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
for.inc64:120 %tmp3 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp_19, i16 %tmp_20, i16 %tmp_21, i16 %tmp_22, i3 %cout

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:121 %input_buffer_0_0_load_3 = load i9 %input_buffer_0_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_0_0_load_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="0"/>
<literal name="trunc_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:122 %input_buffer_0_1_load_3 = load i9 %input_buffer_0_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_0_1_load_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:123 %tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_0_1_load_3, i16 %input_buffer_0_0_load_3, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:124 %input_buffer_1_0_load_3 = load i9 %input_buffer_1_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_1_0_load_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:125 %input_buffer_1_1_load_3 = load i9 %input_buffer_1_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_1_1_load_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:126 %tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_1_1_load_3, i16 %input_buffer_1_0_load_3, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:127 %input_buffer_2_0_load_3 = load i9 %input_buffer_2_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_2_0_load_3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:128 %input_buffer_2_1_load_3 = load i9 %input_buffer_2_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_2_1_load_3"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:129 %tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_2_1_load_3, i16 %input_buffer_2_0_load_3, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="1"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:130 %input_buffer_3_0_load_3 = load i9 %input_buffer_3_0_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_3_0_load_3"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cout" val="!0"/>
<literal name="trunc_ln112_1" val="0"/>
<literal name="cout" val="!1"/>
<literal name="cout" val="!2"/>
<literal name="cout" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="9">
<![CDATA[
for.inc64:131 %input_buffer_3_1_load_3 = load i9 %input_buffer_3_1_addr_3

]]></Node>
<StgValue><ssdm name="input_buffer_3_1_load_3"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc64:132 %tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %input_buffer_3_1_load_3, i16 %input_buffer_3_0_load_3, i1 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="3">
<![CDATA[
for.inc64:133 %tmp4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %tmp_23, i16 %tmp_24, i16 %tmp_25, i16 %tmp_26, i3 %cout

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="208" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc64:134 %icmp_ln1695 = icmp_sgt  i16 %tmp1, i16 %tmp2

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc64:135 %max1 = select i1 %icmp_ln1695, i16 %tmp1, i16 %tmp2

]]></Node>
<StgValue><ssdm name="max1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc64:136 %icmp_ln1695_32 = icmp_sgt  i16 %tmp3, i16 %tmp4

]]></Node>
<StgValue><ssdm name="icmp_ln1695_32"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc64:137 %max2 = select i1 %icmp_ln1695_32, i16 %tmp3, i16 %tmp4

]]></Node>
<StgValue><ssdm name="max2"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc64:138 %icmp_ln1695_33 = icmp_sgt  i16 %max1, i16 %max2

]]></Node>
<StgValue><ssdm name="icmp_ln1695_33"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc64:139 %select_ln121 = select i1 %icmp_ln1695_33, i16 %max1, i16 %max2

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHout_Hout_Wout_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Hout_Wout_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc64:17 %tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
for.inc64:18 %zext_ln121 = zext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc64:19 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="5">
<![CDATA[
for.inc64:20 %zext_ln121_1 = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:21 %sub_ln121 = sub i9 %zext_ln121, i9 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="sub_ln121"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64:34 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64:35 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc64:141 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln121, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="3">
<![CDATA[
for.inc64:143 %zext_ln121_2 = zext i3 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc64:144 %add_ln121 = add i9 %sub_ln121, i9 %zext_ln121_2

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
for.inc64:145 %zext_ln121_3 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:146 %output_buffer_0_addr = getelementptr i32 %output_buffer_0, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="output_buffer_0_addr"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:147 %output_buffer_1_addr = getelementptr i32 %output_buffer_1, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="output_buffer_1_addr"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:148 %output_buffer_2_addr = getelementptr i32 %output_buffer_2, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="output_buffer_2_addr"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64:149 %output_buffer_3_addr = getelementptr i32 %output_buffer_3, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="output_buffer_3_addr"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="5">
<![CDATA[
arrayidx6010.0.0.04310.case.2:0 %zext_ln121_13 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln121_13"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="16">
<![CDATA[
arrayidx6010.0.0.04310.case.2:1 %zext_ln121_14 = zext i16 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_14"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.2:2 %shl_ln121_6 = shl i32 %zext_ln121_14, i32 %zext_ln121_13

]]></Node>
<StgValue><ssdm name="shl_ln121_6"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.2:3 %specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_2

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln121"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx6010.0.0.04310.case.2:4 %udiv228_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0

]]></Node>
<StgValue><ssdm name="udiv228_cast_cast"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="2">
<![CDATA[
arrayidx6010.0.0.04310.case.2:5 %zext_ln121_15 = zext i2 %udiv228_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln121_15"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.2:6 %shl_ln121_7 = shl i4 3, i4 %zext_ln121_15

]]></Node>
<StgValue><ssdm name="shl_ln121_7"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.2:7 %store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_2_addr, i32 %shl_ln121_6, i4 %shl_ln121_7

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6010.0.0.04310.case.2:8 %br_ln121 = br void %arrayidx6010.0.0.04310.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="5">
<![CDATA[
arrayidx6010.0.0.04310.case.1:0 %zext_ln121_10 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln121_10"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="16">
<![CDATA[
arrayidx6010.0.0.04310.case.1:1 %zext_ln121_11 = zext i16 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_11"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.1:2 %shl_ln121_4 = shl i32 %zext_ln121_11, i32 %zext_ln121_10

]]></Node>
<StgValue><ssdm name="shl_ln121_4"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.1:3 %specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln121"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx6010.0.0.04310.case.1:4 %udiv226_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0

]]></Node>
<StgValue><ssdm name="udiv226_cast_cast"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="2">
<![CDATA[
arrayidx6010.0.0.04310.case.1:5 %zext_ln121_12 = zext i2 %udiv226_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln121_12"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.1:6 %shl_ln121_5 = shl i4 3, i4 %zext_ln121_12

]]></Node>
<StgValue><ssdm name="shl_ln121_5"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.1:7 %store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_1_addr, i32 %shl_ln121_4, i4 %shl_ln121_5

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6010.0.0.04310.case.1:8 %br_ln121 = br void %arrayidx6010.0.0.04310.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
arrayidx6010.0.0.04310.case.0:0 %zext_ln121_7 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="16">
<![CDATA[
arrayidx6010.0.0.04310.case.0:1 %zext_ln121_8 = zext i16 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_8"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.0:2 %shl_ln121_2 = shl i32 %zext_ln121_8, i32 %zext_ln121_7

]]></Node>
<StgValue><ssdm name="shl_ln121_2"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.0:3 %specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln121"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx6010.0.0.04310.case.0:4 %udiv_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0

]]></Node>
<StgValue><ssdm name="udiv_cast_cast"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="2">
<![CDATA[
arrayidx6010.0.0.04310.case.0:5 %zext_ln121_9 = zext i2 %udiv_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln121_9"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.0:6 %shl_ln121_3 = shl i4 3, i4 %zext_ln121_9

]]></Node>
<StgValue><ssdm name="shl_ln121_3"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.0:7 %store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_0_addr, i32 %shl_ln121_2, i4 %shl_ln121_3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6010.0.0.04310.case.0:8 %br_ln121 = br void %arrayidx6010.0.0.04310.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
arrayidx6010.0.0.04310.case.3:0 %zext_ln121_4 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln121_4"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="16">
<![CDATA[
arrayidx6010.0.0.04310.case.3:1 %zext_ln121_5 = zext i16 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_5"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.3:2 %shl_ln121 = shl i32 %zext_ln121_5, i32 %zext_ln121_4

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayidx6010.0.0.04310.case.3:3 %specbramwithbyteenable_ln121 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_3

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln121"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx6010.0.0.04310.case.3:4 %udiv230_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln121, i1 0

]]></Node>
<StgValue><ssdm name="udiv230_cast_cast"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="2">
<![CDATA[
arrayidx6010.0.0.04310.case.3:5 %zext_ln121_6 = zext i2 %udiv230_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln121_6"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.3:6 %shl_ln121_1 = shl i4 3, i4 %zext_ln121_6

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4">
<![CDATA[
arrayidx6010.0.0.04310.case.3:7 %store_ln121 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_3_addr, i32 %shl_ln121, i4 %shl_ln121_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln107" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6010.0.0.04310.case.3:8 %br_ln121 = br void %arrayidx6010.0.0.04310.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
for.end66:0 %return_ln136 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
