/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [32:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [31:0] _01_;
  always_latch
    if (!clkin_data[0]) _01_ = 32'd0;
    else if (clkin_data[32]) _01_ = { in_data[72:43], celloutsig_0_13z, celloutsig_0_11z };
  assign { celloutsig_0_16z[32:2], celloutsig_0_16z[0] } = _01_;
  assign celloutsig_0_0z = !(in_data[20] ? in_data[0] : in_data[49]);
  assign celloutsig_1_16z = !(celloutsig_1_4z[1] ? celloutsig_1_0z[0] : celloutsig_1_2z);
  assign celloutsig_1_9z = ~celloutsig_1_5z;
  assign celloutsig_1_10z = ~celloutsig_1_0z[4];
  assign celloutsig_1_11z = ~celloutsig_1_1z[1];
  assign celloutsig_1_6z = ~in_data[168];
  assign celloutsig_1_8z = ~((celloutsig_1_4z[2] | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_4z[4]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_0z[7]) & (celloutsig_1_3z | celloutsig_1_1z[0]));
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[5:4], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z } / { 1'h1, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, in_data[66:62], _00_ };
  assign celloutsig_1_0z = in_data[189:178] / { 1'h1, in_data[179:169] };
  assign celloutsig_1_1z = in_data[173:170] / { 1'h1, celloutsig_1_0z[7:5] };
  assign celloutsig_0_9z = { 1'h0, celloutsig_0_2z, celloutsig_0_1z } > celloutsig_0_4z[6:4];
  assign celloutsig_0_11z = { in_data[47], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, _00_ } <= { in_data[89:75], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[82:79], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } <= { in_data[57:51], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_12z, _00_, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_10z } % { 1'h1, in_data[53], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_4z = ~ { in_data[26:22], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = | { celloutsig_0_6z[7:4], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_2z = | { in_data[153], celloutsig_1_1z };
  assign celloutsig_0_21z = celloutsig_0_17z[7] & out_data[34];
  assign celloutsig_1_3z = celloutsig_1_1z[3] & in_data[171];
  assign celloutsig_0_5z = | { _00_, in_data[36:33], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_12z, _00_, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_5z } ^ celloutsig_0_16z[25:11];
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[46]) | in_data[39]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z[0] & celloutsig_1_10z) | (celloutsig_1_16z & celloutsig_1_8z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[1] & celloutsig_1_6z) | (celloutsig_1_9z & celloutsig_1_12z[6]));
  assign celloutsig_0_10z = ~((celloutsig_0_4z[6] & 1'h0) | (celloutsig_0_0z & _00_[3]));
  assign celloutsig_0_12z = ~((1'h0 & celloutsig_0_8z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z[2] & 1'h0) | (celloutsig_0_5z & celloutsig_0_12z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[2] & celloutsig_1_4z[8]) | (celloutsig_1_2z & celloutsig_1_1z[0]));
  assign { celloutsig_1_4z[1], celloutsig_1_4z[8:2] } = ~ { celloutsig_1_3z, in_data[137:131] };
  assign { out_data[35], out_data[32], out_data[34] } = { celloutsig_0_15z[0], celloutsig_0_11z, celloutsig_0_8z } & { celloutsig_0_15z[7], celloutsig_0_15z[4], celloutsig_0_15z[6] };
  assign celloutsig_0_16z[1] = 1'h0;
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[128], out_data[96], out_data[33], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_21z };
endmodule
