

================================================================
== Vitis HLS Report for 'load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS'
================================================================
* Date:           Tue May 27 03:08:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102403|   102403|  0.410 ms|  0.410 ms|  102403|  102403|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4  |   102401|   102401|         3|          1|          1|  102400|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      335|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      114|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      114|      434|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln186_1_fu_221_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln186_fu_186_p2        |         +|   0|  0|  24|          17|           1|
    |add_ln187_1_fu_401_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln187_fu_273_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln188_1_fu_387_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln188_fu_325_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln189_fu_381_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln209_1_fu_455_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln209_2_fu_464_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln209_3_fu_486_p2      |         +|   0|  0|  17|          17|          17|
    |add_ln209_4_fu_495_p2      |         +|   0|  0|  17|          17|          17|
    |add_ln209_fu_375_p2        |         +|   0|  0|  21|          14|          14|
    |and_ln186_1_fu_259_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln186_fu_305_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln187_fu_311_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln186_fu_180_p2       |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln187_fu_227_p2       |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln188_fu_253_p2       |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln189_fu_247_p2       |      icmp|   0|  0|  10|           3|           3|
    |or_ln187_1_fu_299_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln187_fu_279_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln188_1_fu_337_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln188_fu_331_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln186_1_fu_265_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln186_fu_233_p3     |    select|   0|  0|   9|           1|           1|
    |select_ln187_1_fu_317_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln187_2_fu_407_p3   |    select|   0|  0|  14|           1|           1|
    |select_ln187_fu_285_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln188_1_fu_351_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln188_2_fu_393_p3   |    select|   0|  0|   6|           1|           1|
    |select_ln188_fu_343_p3     |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln186_fu_241_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln187_fu_293_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 335|         196|         160|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|   17|         34|
    |i0_fu_106                               |   9|          2|    5|         10|
    |i1_fu_98                                |   9|          2|    9|         18|
    |i2_fu_90                                |   9|          2|    3|          6|
    |i3_fu_86                                |   9|          2|    3|          6|
    |indvar_flatten12_fu_102                 |   9|          2|   14|         28|
    |indvar_flatten34_fu_110                 |   9|          2|   17|         34|
    |indvar_flatten_fu_94                    |   9|          2|    6|         12|
    |kernel_weight_blk_n_R                   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   77|        154|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln209_reg_578                 |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i0_fu_106                         |   5|   0|    5|          0|
    |i1_fu_98                          |   9|   0|    9|          0|
    |i2_fu_90                          |   3|   0|    3|          0|
    |i3_fu_86                          |   3|   0|    3|          0|
    |indvar_flatten12_fu_102           |  14|   0|   14|          0|
    |indvar_flatten34_fu_110           |  17|   0|   17|          0|
    |indvar_flatten_fu_94              |   6|   0|    6|          0|
    |kernel_weight_addr_read_reg_584   |  32|   0|   32|          0|
    |select_ln188_1_reg_573            |   3|   0|    3|          0|
    |select_ln188_reg_568              |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 114|   0|  114|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS|  return value|
|m_axi_kernel_weight_AWVALID   |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWREADY   |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWADDR    |  out|   64|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWID      |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWLEN     |  out|   32|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWSIZE    |  out|    3|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWBURST   |  out|    2|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWLOCK    |  out|    2|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWCACHE   |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWPROT    |  out|    3|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWQOS     |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWREGION  |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_AWUSER    |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WVALID    |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WREADY    |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WDATA     |  out|   32|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WSTRB     |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WLAST     |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WID       |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_WUSER     |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARVALID   |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARREADY   |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARADDR    |  out|   64|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARID      |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARLEN     |  out|   32|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARSIZE    |  out|    3|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARBURST   |  out|    2|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARLOCK    |  out|    2|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARCACHE   |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARPROT    |  out|    3|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARQOS     |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARREGION  |  out|    4|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_ARUSER    |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RVALID    |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RREADY    |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RDATA     |   in|   32|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RLAST     |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RID       |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RFIFONUM  |   in|    9|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RUSER     |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_RRESP     |   in|    2|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_BVALID    |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_BREADY    |  out|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_BRESP     |   in|    2|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_BID       |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|m_axi_kernel_weight_BUSER     |   in|    1|       m_axi|                                                                     kernel_weight|       pointer|
|sext_ln186                    |   in|   62|     ap_none|                                                                        sext_ln186|        scalar|
|weight_address0               |  out|   17|   ap_memory|                                                                            weight|         array|
|weight_ce0                    |  out|    1|   ap_memory|                                                                            weight|         array|
|weight_we0                    |  out|    1|   ap_memory|                                                                            weight|         array|
|weight_d0                     |  out|   32|   ap_memory|                                                                            weight|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1" [cnn.cpp:189]   --->   Operation 6 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:188]   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:187]   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:186]   --->   Operation 11 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln186_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln186"   --->   Operation 13 'read' 'sext_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln186_cast = sext i62 %sext_ln186_read"   --->   Operation 14 'sext' 'sext_ln186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten34"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln186 = store i5 0, i5 %i0" [cnn.cpp:186]   --->   Operation 17 'store' 'store_ln186' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten12"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln187 = store i9 0, i9 %i1" [cnn.cpp:187]   --->   Operation 19 'store' 'store_ln187' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln188 = store i3 0, i3 %i2" [cnn.cpp:188]   --->   Operation 21 'store' 'store_ln188' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln189 = store i3 0, i3 %i3" [cnn.cpp:189]   --->   Operation 22 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i17 %indvar_flatten34" [cnn.cpp:186]   --->   Operation 24 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln186 = icmp_eq  i17 %indvar_flatten34_load, i17 102400" [cnn.cpp:186]   --->   Operation 25 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln186 = add i17 %indvar_flatten34_load, i17 1" [cnn.cpp:186]   --->   Operation 26 'add' 'add_ln186' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %for.inc34, void %for.end36.exitStub" [cnn.cpp:186]   --->   Operation 27 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln186 = store i17 %add_ln186, i17 %indvar_flatten34" [cnn.cpp:186]   --->   Operation 28 'store' 'store_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i3_load = load i3 %i3" [cnn.cpp:188]   --->   Operation 29 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i2_load = load i3 %i2" [cnn.cpp:187]   --->   Operation 30 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [cnn.cpp:188]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i1_load = load i9 %i1" [cnn.cpp:186]   --->   Operation 32 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i14 %indvar_flatten12" [cnn.cpp:187]   --->   Operation 33 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:186]   --->   Operation 34 'load' 'i0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_weight_addr = getelementptr i32 %kernel_weight, i64 %sext_ln186_cast" [cnn.cpp:186]   --->   Operation 35 'getelementptr' 'kernel_weight_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln186_1 = add i5 %i0_load, i5 1" [cnn.cpp:186]   --->   Operation 36 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln187 = icmp_eq  i14 %indvar_flatten12_load, i14 6400" [cnn.cpp:187]   --->   Operation 37 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.30ns)   --->   "%select_ln186 = select i1 %icmp_ln187, i9 0, i9 %i1_load" [cnn.cpp:186]   --->   Operation 38 'select' 'select_ln186' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.12ns)   --->   "%xor_ln186 = xor i1 %icmp_ln187, i1 1" [cnn.cpp:186]   --->   Operation 39 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.57ns)   --->   "%icmp_ln189 = icmp_eq  i3 %i3_load, i3 5" [cnn.cpp:189]   --->   Operation 40 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln188 = icmp_eq  i6 %indvar_flatten_load, i6 25" [cnn.cpp:188]   --->   Operation 41 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns)   --->   "%and_ln186_1 = and i1 %icmp_ln188, i1 %xor_ln186" [cnn.cpp:186]   --->   Operation 42 'and' 'and_ln186_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln186_1 = select i1 %icmp_ln187, i5 %add_ln186_1, i5 %i0_load" [cnn.cpp:186]   --->   Operation 43 'select' 'select_ln186_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.71ns)   --->   "%add_ln187 = add i9 %select_ln186, i9 1" [cnn.cpp:187]   --->   Operation 44 'add' 'add_ln187' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns)   --->   "%or_ln187 = or i1 %and_ln186_1, i1 %icmp_ln187" [cnn.cpp:187]   --->   Operation 45 'or' 'or_ln187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln187 = select i1 %or_ln187, i3 0, i3 %i2_load" [cnn.cpp:187]   --->   Operation 46 'select' 'select_ln187' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln187)   --->   "%xor_ln187 = xor i1 %icmp_ln188, i1 1" [cnn.cpp:187]   --->   Operation 47 'xor' 'xor_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln187)   --->   "%or_ln187_1 = or i1 %icmp_ln187, i1 %xor_ln187" [cnn.cpp:187]   --->   Operation 48 'or' 'or_ln187_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln187)   --->   "%and_ln186 = and i1 %or_ln187_1, i1 %xor_ln186" [cnn.cpp:186]   --->   Operation 49 'and' 'and_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187 = and i1 %and_ln186, i1 %icmp_ln189" [cnn.cpp:187]   --->   Operation 50 'and' 'and_ln187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln187_1 = select i1 %and_ln186_1, i9 %add_ln187, i9 %select_ln186" [cnn.cpp:187]   --->   Operation 51 'select' 'select_ln187_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.57ns)   --->   "%add_ln188 = add i3 %select_ln187, i3 1" [cnn.cpp:188]   --->   Operation 52 'add' 'add_ln188' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln188)   --->   "%or_ln188 = or i1 %and_ln187, i1 %and_ln186_1" [cnn.cpp:188]   --->   Operation 53 'or' 'or_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln188)   --->   "%or_ln188_1 = or i1 %or_ln188, i1 %icmp_ln187" [cnn.cpp:188]   --->   Operation 54 'or' 'or_ln188_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln188 = select i1 %or_ln188_1, i3 0, i3 %i3_load" [cnn.cpp:188]   --->   Operation 55 'select' 'select_ln188' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln188_1 = select i1 %and_ln187, i3 %add_ln188, i3 %select_ln187" [cnn.cpp:188]   --->   Operation 56 'select' 'select_ln188_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln186_1, i8 0" [cnn.cpp:209]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i13 %tmp" [cnn.cpp:187]   --->   Operation 58 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i9 %select_ln187_1" [cnn.cpp:209]   --->   Operation 59 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "%add_ln209 = add i14 %zext_ln187, i14 %zext_ln209" [cnn.cpp:209]   --->   Operation 60 'add' 'add_ln209' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.92ns)   --->   "%kernel_weight_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %kernel_weight_addr" [cnn.cpp:203]   --->   Operation 61 'read' 'kernel_weight_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%add_ln189 = add i3 %select_ln188, i3 1" [cnn.cpp:189]   --->   Operation 62 'add' 'add_ln189' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln188_1 = add i6 %indvar_flatten_load, i6 1" [cnn.cpp:188]   --->   Operation 63 'add' 'add_ln188_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.29ns)   --->   "%select_ln188_2 = select i1 %or_ln187, i6 1, i6 %add_ln188_1" [cnn.cpp:188]   --->   Operation 64 'select' 'select_ln188_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.76ns)   --->   "%add_ln187_1 = add i14 %indvar_flatten12_load, i14 1" [cnn.cpp:187]   --->   Operation 65 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.34ns)   --->   "%select_ln187_2 = select i1 %icmp_ln187, i14 1, i14 %add_ln187_1" [cnn.cpp:187]   --->   Operation 66 'select' 'select_ln187_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln186 = store i5 %select_ln186_1, i5 %i0" [cnn.cpp:186]   --->   Operation 67 'store' 'store_ln186' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln187 = store i14 %select_ln187_2, i14 %indvar_flatten12" [cnn.cpp:187]   --->   Operation 68 'store' 'store_ln187' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln187 = store i9 %select_ln187_1, i9 %i1" [cnn.cpp:187]   --->   Operation 69 'store' 'store_ln187' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln188 = store i6 %select_ln188_2, i6 %indvar_flatten" [cnn.cpp:188]   --->   Operation 70 'store' 'store_ln188' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln188 = store i3 %select_ln188_1, i3 %i2" [cnn.cpp:188]   --->   Operation 71 'store' 'store_ln188' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln189 = store i3 %add_ln189, i3 %i3" [cnn.cpp:189]   --->   Operation 72 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.60>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i14 %add_ln209" [cnn.cpp:209]   --->   Operation 75 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln209, i2 0" [cnn.cpp:209]   --->   Operation 76 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_1 = add i16 %tmp_4, i16 %zext_ln209_1" [cnn.cpp:209]   --->   Operation 77 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i3 %select_ln188_1" [cnn.cpp:209]   --->   Operation 78 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i16 %add_ln209_1, i16 %zext_ln209_2" [cnn.cpp:209]   --->   Operation 79 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i16 %add_ln209_2" [cnn.cpp:209]   --->   Operation 80 'zext' 'zext_ln209_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i16 %add_ln209_2" [cnn.cpp:209]   --->   Operation 81 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %trunc_ln209, i2 0" [cnn.cpp:209]   --->   Operation 82 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i17 %tmp_5, i17 %zext_ln209_3" [cnn.cpp:209]   --->   Operation 83 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln209_4 = zext i3 %select_ln188" [cnn.cpp:209]   --->   Operation 84 'zext' 'zext_ln209_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i17 %add_ln209_3, i17 %zext_ln209_4" [cnn.cpp:209]   --->   Operation 85 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln209_5 = zext i17 %add_ln209_4" [cnn.cpp:209]   --->   Operation 86 'zext' 'zext_ln209_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln209_5" [cnn.cpp:209]   --->   Operation 87 'getelementptr' 'weight_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:195]   --->   Operation 88 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln203 = bitcast i32 %kernel_weight_addr_read" [cnn.cpp:203]   --->   Operation 89 'bitcast' 'bitcast_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.24ns)   --->   "%store_ln209 = store i32 %bitcast_ln203, i17 %weight_addr" [cnn.cpp:209]   --->   Operation 90 'store' 'store_ln209' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln189 = br void %for.inc" [cnn.cpp:189]   --->   Operation 91 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln186]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i3                      (alloca           ) [ 0110]
i2                      (alloca           ) [ 0110]
indvar_flatten          (alloca           ) [ 0110]
i1                      (alloca           ) [ 0110]
indvar_flatten12        (alloca           ) [ 0110]
i0                      (alloca           ) [ 0110]
indvar_flatten34        (alloca           ) [ 0100]
sext_ln186_read         (read             ) [ 0000]
sext_ln186_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln186             (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln187             (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
store_ln188             (store            ) [ 0000]
store_ln189             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
indvar_flatten34_load   (load             ) [ 0000]
icmp_ln186              (icmp             ) [ 0110]
add_ln186               (add              ) [ 0000]
br_ln186                (br               ) [ 0000]
store_ln186             (store            ) [ 0000]
i3_load                 (load             ) [ 0000]
i2_load                 (load             ) [ 0000]
indvar_flatten_load     (load             ) [ 0000]
i1_load                 (load             ) [ 0000]
indvar_flatten12_load   (load             ) [ 0000]
i0_load                 (load             ) [ 0000]
kernel_weight_addr      (getelementptr    ) [ 0000]
add_ln186_1             (add              ) [ 0000]
icmp_ln187              (icmp             ) [ 0000]
select_ln186            (select           ) [ 0000]
xor_ln186               (xor              ) [ 0000]
icmp_ln189              (icmp             ) [ 0000]
icmp_ln188              (icmp             ) [ 0000]
and_ln186_1             (and              ) [ 0000]
select_ln186_1          (select           ) [ 0000]
add_ln187               (add              ) [ 0000]
or_ln187                (or               ) [ 0000]
select_ln187            (select           ) [ 0000]
xor_ln187               (xor              ) [ 0000]
or_ln187_1              (or               ) [ 0000]
and_ln186               (and              ) [ 0000]
and_ln187               (and              ) [ 0000]
select_ln187_1          (select           ) [ 0000]
add_ln188               (add              ) [ 0000]
or_ln188                (or               ) [ 0000]
or_ln188_1              (or               ) [ 0000]
select_ln188            (select           ) [ 0101]
select_ln188_1          (select           ) [ 0101]
tmp                     (bitconcatenate   ) [ 0000]
zext_ln187              (zext             ) [ 0000]
zext_ln209              (zext             ) [ 0000]
add_ln209               (add              ) [ 0101]
kernel_weight_addr_read (read             ) [ 0101]
add_ln189               (add              ) [ 0000]
add_ln188_1             (add              ) [ 0000]
select_ln188_2          (select           ) [ 0000]
add_ln187_1             (add              ) [ 0000]
select_ln187_2          (select           ) [ 0000]
store_ln186             (store            ) [ 0000]
store_ln187             (store            ) [ 0000]
store_ln187             (store            ) [ 0000]
store_ln188             (store            ) [ 0000]
store_ln188             (store            ) [ 0000]
store_ln189             (store            ) [ 0000]
specloopname_ln0        (specloopname     ) [ 0000]
speclooptripcount_ln0   (speclooptripcount) [ 0000]
zext_ln209_1            (zext             ) [ 0000]
tmp_4                   (bitconcatenate   ) [ 0000]
add_ln209_1             (add              ) [ 0000]
zext_ln209_2            (zext             ) [ 0000]
add_ln209_2             (add              ) [ 0000]
zext_ln209_3            (zext             ) [ 0000]
trunc_ln209             (trunc            ) [ 0000]
tmp_5                   (bitconcatenate   ) [ 0000]
add_ln209_3             (add              ) [ 0000]
zext_ln209_4            (zext             ) [ 0000]
add_ln209_4             (add              ) [ 0000]
zext_ln209_5            (zext             ) [ 0000]
weight_addr             (getelementptr    ) [ 0000]
specpipeline_ln195      (specpipeline     ) [ 0000]
bitcast_ln203           (bitcast          ) [ 0000]
store_ln209             (store            ) [ 0000]
br_ln189                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_weight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_weight"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln186">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS_LOOP_189_4_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten12_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i0_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten34_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln186_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="0" index="1" bw="62" slack="0"/>
<pin id="117" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln186_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_weight_addr_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_weight_addr_read/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="weight_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="17" slack="0"/>
<pin id="129" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln209_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="17" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln186_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="62" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln186_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="14" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln187_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln188_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln189_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten34_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="17" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln186_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="17" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln186_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln186_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="0" index="1" bw="17" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i3_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i2_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="1"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i1_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten12_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="1"/>
<pin id="211" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i0_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i0_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="kernel_weight_addr_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="1"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_weight_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln186_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln187_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="select_ln186_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln186_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln186/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln189_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln188_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="and_ln186_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln186_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln186_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln187_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln187_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln187/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln187_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln187_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln187/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln187_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln187_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln186_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln186/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln187_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln187/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln187_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln188_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_ln188_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln188/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln188_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln188_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln188_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln188_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="0" index="2" bw="3" slack="0"/>
<pin id="355" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln187_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln209_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln209_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln189_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln188_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln188_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188_2/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln187_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln187_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="14" slack="0"/>
<pin id="410" dir="0" index="2" bw="14" slack="0"/>
<pin id="411" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln186_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="1"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln187_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="0"/>
<pin id="422" dir="0" index="1" bw="14" slack="1"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln187_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="1"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln188_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="1"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln188_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="0" index="1" bw="3" slack="1"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln189_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln209_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="14" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln209_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="14" slack="0"/>
<pin id="458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln209_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln209_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln209_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_3/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln209_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="17" slack="0"/>
<pin id="480" dir="0" index="1" bw="15" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln209_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="17" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln209_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="1"/>
<pin id="494" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_4/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln209_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="0"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln209_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="17" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_5/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="bitcast_ln203_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln203/3 "/>
</bind>
</comp>

<comp id="510" class="1005" name="i3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="indvar_flatten_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="531" class="1005" name="i1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="indvar_flatten12_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="0"/>
<pin id="540" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="545" class="1005" name="i0_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="552" class="1005" name="indvar_flatten34_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="0"/>
<pin id="554" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="559" class="1005" name="sext_ln186_cast_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln186_cast "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln186_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="568" class="1005" name="select_ln188_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln188 "/>
</bind>
</comp>

<comp id="573" class="1005" name="select_ln188_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="1"/>
<pin id="575" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln188_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="add_ln209_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="1"/>
<pin id="580" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="584" class="1005" name="kernel_weight_addr_read_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_weight_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="82" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="114" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="215" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="209" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="206" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="227" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="197" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="203" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="241" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="227" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="221" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="212" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="233" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="259" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="227" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="200" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="253" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="227" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="241" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="247" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="259" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="273" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="233" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="285" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="311" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="259" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="227" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="197" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="311" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="325" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="285" pin="3"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="265" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="317" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="367" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="343" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="203" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="279" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="209" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="227" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="265" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="407" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="317" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="393" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="351" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="381" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="445" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="470" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="513"><net_src comp="86" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="520"><net_src comp="90" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="527"><net_src comp="94" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="534"><net_src comp="98" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="541"><net_src comp="102" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="548"><net_src comp="106" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="555"><net_src comp="110" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="562"><net_src comp="138" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="567"><net_src comp="180" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="343" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="576"><net_src comp="351" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="581"><net_src comp="375" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="587"><net_src comp="120" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="506" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_weight | {}
	Port: weight | {3 }
 - Input state : 
	Port: load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS : kernel_weight | {2 }
	Port: load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS : sext_ln186 | {1 }
	Port: load_weight_S0_Pipeline_VITIS_LOOP_186_1_VITIS_LOOP_187_2_VITIS_LOOP_188_3_VITIS : weight | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln186 : 1
		store_ln0 : 1
		store_ln187 : 1
		store_ln0 : 1
		store_ln188 : 1
		store_ln189 : 1
		indvar_flatten34_load : 1
		icmp_ln186 : 2
		add_ln186 : 2
		br_ln186 : 3
		store_ln186 : 3
	State 2
		add_ln186_1 : 1
		icmp_ln187 : 1
		select_ln186 : 2
		xor_ln186 : 2
		icmp_ln189 : 1
		icmp_ln188 : 1
		and_ln186_1 : 2
		select_ln186_1 : 2
		add_ln187 : 3
		or_ln187 : 2
		select_ln187 : 2
		xor_ln187 : 2
		or_ln187_1 : 2
		and_ln186 : 2
		and_ln187 : 2
		select_ln187_1 : 2
		add_ln188 : 3
		or_ln188 : 2
		or_ln188_1 : 2
		select_ln188 : 2
		select_ln188_1 : 4
		tmp : 3
		zext_ln187 : 4
		zext_ln209 : 3
		add_ln209 : 4
		kernel_weight_addr_read : 1
		add_ln189 : 3
		add_ln188_1 : 1
		select_ln188_2 : 2
		add_ln187_1 : 1
		select_ln187_2 : 2
		store_ln186 : 3
		store_ln187 : 3
		store_ln187 : 3
		store_ln188 : 3
		store_ln188 : 5
		store_ln189 : 4
	State 3
		add_ln209_1 : 1
		add_ln209_2 : 2
		zext_ln209_3 : 3
		trunc_ln209 : 3
		tmp_5 : 4
		add_ln209_3 : 5
		add_ln209_4 : 6
		zext_ln209_5 : 7
		weight_addr : 8
		store_ln209 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln186_fu_186          |    0    |    24   |
|          |          add_ln186_1_fu_221         |    0    |    12   |
|          |           add_ln187_fu_273          |    0    |    16   |
|          |           add_ln188_fu_325          |    0    |    10   |
|          |           add_ln209_fu_375          |    0    |    20   |
|    add   |           add_ln189_fu_381          |    0    |    10   |
|          |          add_ln188_1_fu_387         |    0    |    13   |
|          |          add_ln187_1_fu_401         |    0    |    21   |
|          |          add_ln209_1_fu_455         |    0    |    16   |
|          |          add_ln209_2_fu_464         |    0    |    16   |
|          |          add_ln209_3_fu_486         |    0    |    17   |
|          |          add_ln209_4_fu_495         |    0    |    17   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln186_fu_180          |    0    |    24   |
|   icmp   |          icmp_ln187_fu_227          |    0    |    21   |
|          |          icmp_ln189_fu_247          |    0    |    10   |
|          |          icmp_ln188_fu_253          |    0    |    13   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln186_fu_233         |    0    |    9    |
|          |        select_ln186_1_fu_265        |    0    |    5    |
|          |         select_ln187_fu_285         |    0    |    3    |
|  select  |        select_ln187_1_fu_317        |    0    |    9    |
|          |         select_ln188_fu_343         |    0    |    3    |
|          |        select_ln188_1_fu_351        |    0    |    3    |
|          |        select_ln188_2_fu_393        |    0    |    6    |
|          |        select_ln187_2_fu_407        |    0    |    14   |
|----------|-------------------------------------|---------|---------|
|          |           or_ln187_fu_279           |    0    |    2    |
|    or    |          or_ln187_1_fu_299          |    0    |    2    |
|          |           or_ln188_fu_331           |    0    |    2    |
|          |          or_ln188_1_fu_337          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |          and_ln186_1_fu_259         |    0    |    2    |
|    and   |           and_ln186_fu_305          |    0    |    2    |
|          |           and_ln187_fu_311          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln186_fu_241          |    0    |    2    |
|          |           xor_ln187_fu_293          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|   read   |     sext_ln186_read_read_fu_114     |    0    |    0    |
|          | kernel_weight_addr_read_read_fu_120 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   sext   |        sext_ln186_cast_fu_138       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_359             |    0    |    0    |
|bitconcatenate|             tmp_4_fu_448            |    0    |    0    |
|          |             tmp_5_fu_478            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln187_fu_367          |    0    |    0    |
|          |          zext_ln209_fu_371          |    0    |    0    |
|          |         zext_ln209_1_fu_445         |    0    |    0    |
|   zext   |         zext_ln209_2_fu_461         |    0    |    0    |
|          |         zext_ln209_3_fu_470         |    0    |    0    |
|          |         zext_ln209_4_fu_492         |    0    |    0    |
|          |         zext_ln209_5_fu_501         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln209_fu_474         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   330   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln209_reg_578       |   14   |
|           i0_reg_545          |    5   |
|           i1_reg_531          |    9   |
|           i2_reg_517          |    3   |
|           i3_reg_510          |    3   |
|       icmp_ln186_reg_564      |    1   |
|    indvar_flatten12_reg_538   |   14   |
|    indvar_flatten34_reg_552   |   17   |
|     indvar_flatten_reg_524    |    6   |
|kernel_weight_addr_read_reg_584|   32   |
|     select_ln188_1_reg_573    |    3   |
|      select_ln188_reg_568     |    3   |
|    sext_ln186_cast_reg_559    |   64   |
+-------------------------------+--------+
|             Total             |   174  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   330  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   174  |    -   |
+-----------+--------+--------+
|   Total   |   174  |   330  |
+-----------+--------+--------+
