============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  08:53:47 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                       Leakage    Dynamic     Total   
    Instance    Cells Power(nW)  Power(nW)  Power(nW) 
------------------------------------------------------
dsc_mul           153  4314.907 258905.983 263220.890 
  stoch2bin_out    38  1541.720  86411.023  87952.742 
  prg_b            57  1390.626  73630.227  75020.852 
    prg_ab         56  1375.020  72831.599  74206.619 
      ctr4         24   930.125  51101.030  52031.156 
      comp4_a      16   222.447  10988.878  11211.325 
        comp1       2    49.307   2090.334   2139.640 
        comp2       2    49.307   2267.388   2316.694 
        comp3       2    49.307   1918.717   1968.024 
        comp0       2    17.348    551.539    568.887 
      comp4_b      16   222.447  10741.691  10964.138 
        comp1       2    49.307   2144.499   2193.806 
        comp2       2    49.307   2188.358   2237.665 
        comp3       2    49.307   1907.483   1956.789 
        comp0       2    17.348    568.993    586.340 
    min_gate        1    15.606    798.628    814.234 
  prg_a            55  1351.471  83665.881  85017.352 
    prg_ab         54  1337.727  83065.234  84402.961 
      ctr4         22   892.833  60957.024  61849.857 
      comp4_a      16   222.447  11206.991  11429.439 
        comp1       2    49.307   2095.818   2145.125 
        comp2       2    49.307   2236.738   2286.045 
        comp3       2    49.307   1987.472   2036.778 
        comp0       2    17.348    588.851    606.199 
      comp4_b      16   222.447  10901.218  11123.666 
        comp1       2    49.307   2137.504   2186.810 
        comp2       2    49.307   2134.860   2184.167 
        comp3       2    49.307   1942.556   1991.863 
        comp0       2    17.348    588.838    606.185 
    max_gate        1    13.743    600.647    614.390 
  mul               1    15.606   3366.568   3382.174 

