<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">RI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a> &raquo; <a class="el" href="group__cpu__specific___peripheral__registers__structures.html">Cpu_specific_Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Routing Interface.  
 <a href="struct_r_i___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd09d56537018fdb4c04bd09db3d079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a9dd09d56537018fdb4c04bd09db3d079">ASCR1</a></td></tr>
<tr class="separator:a9dd09d56537018fdb4c04bd09db3d079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c5b73b4f663584f9744bd1170c981d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ae6c5b73b4f663584f9744bd1170c981d">ASCR2</a></td></tr>
<tr class="separator:ae6c5b73b4f663584f9744bd1170c981d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21a0ddba70b8b57833768695db6f3d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ae21a0ddba70b8b57833768695db6f3d4">HYSCR1</a></td></tr>
<tr class="separator:ae21a0ddba70b8b57833768695db6f3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e1d8277afcc62e077cb46ea97d71b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#aeb1e1d8277afcc62e077cb46ea97d71b">HYSCR2</a></td></tr>
<tr class="separator:aeb1e1d8277afcc62e077cb46ea97d71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672dbc04776abba463915f035d0373de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a672dbc04776abba463915f035d0373de">HYSCR3</a></td></tr>
<tr class="separator:a672dbc04776abba463915f035d0373de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10800ff045b213c9c661a8fc8d6365d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a10800ff045b213c9c661a8fc8d6365d3">HYSCR4</a></td></tr>
<tr class="separator:a10800ff045b213c9c661a8fc8d6365d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713ad4ccba500c9b1c6e7d12dfa77313"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a713ad4ccba500c9b1c6e7d12dfa77313">ASMR1</a></td></tr>
<tr class="separator:a713ad4ccba500c9b1c6e7d12dfa77313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba143ed20d5cbc4c0942952f365240c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a2ba143ed20d5cbc4c0942952f365240c">CMR1</a></td></tr>
<tr class="separator:a2ba143ed20d5cbc4c0942952f365240c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d08349b60ee63f31fb34a916139cd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ae9d08349b60ee63f31fb34a916139cd8">CICR1</a></td></tr>
<tr class="separator:ae9d08349b60ee63f31fb34a916139cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af136719b7ffc6c639cd51b6b7f0f0b1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#af136719b7ffc6c639cd51b6b7f0f0b1d">ASMR2</a></td></tr>
<tr class="separator:af136719b7ffc6c639cd51b6b7f0f0b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7546903a61e6582bd41f105f01e3bcf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a7546903a61e6582bd41f105f01e3bcf0">CMR2</a></td></tr>
<tr class="separator:a7546903a61e6582bd41f105f01e3bcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a511664a34fcd72fab7f9a37bf4af6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a82a511664a34fcd72fab7f9a37bf4af6">CICR2</a></td></tr>
<tr class="separator:a82a511664a34fcd72fab7f9a37bf4af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1cb4b30456d477209862f6169a7143"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a4b1cb4b30456d477209862f6169a7143">ASMR3</a></td></tr>
<tr class="separator:a4b1cb4b30456d477209862f6169a7143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f1463193c830b77fa437a6fd5fbe3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a68f1463193c830b77fa437a6fd5fbe3b">CMR3</a></td></tr>
<tr class="separator:a68f1463193c830b77fa437a6fd5fbe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868a67509a2e21ddcaf5fa04a782ef45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a868a67509a2e21ddcaf5fa04a782ef45">CICR3</a></td></tr>
<tr class="separator:a868a67509a2e21ddcaf5fa04a782ef45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0789ddd1dde19781b0c9d3b523b6aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a2d0789ddd1dde19781b0c9d3b523b6aa">ASMR4</a></td></tr>
<tr class="separator:a2d0789ddd1dde19781b0c9d3b523b6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1babe24f11f8c7cb129890d59bef97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a9b1babe24f11f8c7cb129890d59bef97">CMR4</a></td></tr>
<tr class="separator:a9b1babe24f11f8c7cb129890d59bef97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec91795469053c90cd8e53c76fa94e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a9ec91795469053c90cd8e53c76fa94e1">CICR4</a></td></tr>
<tr class="separator:a9ec91795469053c90cd8e53c76fa94e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7863a1d06b6408797c7587eb819ad0c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a7863a1d06b6408797c7587eb819ad0c0">ASMR5</a></td></tr>
<tr class="separator:a7863a1d06b6408797c7587eb819ad0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7ad9d7d382542bfdb7054de83c2aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a3f7ad9d7d382542bfdb7054de83c2aa2">CMR5</a></td></tr>
<tr class="separator:a3f7ad9d7d382542bfdb7054de83c2aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38c765256ff72fed536f5f75e8b0225"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ab38c765256ff72fed536f5f75e8b0225">CICR5</a></td></tr>
<tr class="separator:ab38c765256ff72fed536f5f75e8b0225"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Routing Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00690">690</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9dd09d56537018fdb4c04bd09db3d079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd09d56537018fdb4c04bd09db3d079">&#9670;&nbsp;</a></span>ASCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI analog switches control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00693">693</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ae6c5b73b4f663584f9744bd1170c981d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c5b73b4f663584f9744bd1170c981d">&#9670;&nbsp;</a></span>ASCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI analog switch control register 2, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00694">694</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a713ad4ccba500c9b1c6e7d12dfa77313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713ad4ccba500c9b1c6e7d12dfa77313">&#9670;&nbsp;</a></span>ASMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 1, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00699">699</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="af136719b7ffc6c639cd51b6b7f0f0b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af136719b7ffc6c639cd51b6b7f0f0b1d">&#9670;&nbsp;</a></span>ASMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 2, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00702">702</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a4b1cb4b30456d477209862f6169a7143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1cb4b30456d477209862f6169a7143">&#9670;&nbsp;</a></span>ASMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 3, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00705">705</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a2d0789ddd1dde19781b0c9d3b523b6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0789ddd1dde19781b0c9d3b523b6aa">&#9670;&nbsp;</a></span>ASMR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 4, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00708">708</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a7863a1d06b6408797c7587eb819ad0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7863a1d06b6408797c7587eb819ad0c0">&#9670;&nbsp;</a></span>ASMR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ASMR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 5, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00711">711</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ae9d08349b60ee63f31fb34a916139cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d08349b60ee63f31fb34a916139cd8">&#9670;&nbsp;</a></span>CICR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel identification for capture register 1, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00701">701</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a82a511664a34fcd72fab7f9a37bf4af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a511664a34fcd72fab7f9a37bf4af6">&#9670;&nbsp;</a></span>CICR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel identification for capture register 2, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00704">704</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a868a67509a2e21ddcaf5fa04a782ef45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868a67509a2e21ddcaf5fa04a782ef45">&#9670;&nbsp;</a></span>CICR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel identification for capture register3 , Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00707">707</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a9ec91795469053c90cd8e53c76fa94e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec91795469053c90cd8e53c76fa94e1">&#9670;&nbsp;</a></span>CICR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel identification for capture register 4, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00710">710</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ab38c765256ff72fed536f5f75e8b0225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38c765256ff72fed536f5f75e8b0225">&#9670;&nbsp;</a></span>CICR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel identification for capture register 5, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00713">713</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a2ba143ed20d5cbc4c0942952f365240c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba143ed20d5cbc4c0942952f365240c">&#9670;&nbsp;</a></span>CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 1, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00700">700</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a7546903a61e6582bd41f105f01e3bcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7546903a61e6582bd41f105f01e3bcf0">&#9670;&nbsp;</a></span>CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 2, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00703">703</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a68f1463193c830b77fa437a6fd5fbe3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f1463193c830b77fa437a6fd5fbe3b">&#9670;&nbsp;</a></span>CMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 3, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00706">706</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a9b1babe24f11f8c7cb129890d59bef97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1babe24f11f8c7cb129890d59bef97">&#9670;&nbsp;</a></span>CMR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 4, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00709">709</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a3f7ad9d7d382542bfdb7054de83c2aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7ad9d7d382542bfdb7054de83c2aa2">&#9670;&nbsp;</a></span>CMR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 5, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00712">712</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ae21a0ddba70b8b57833768695db6f3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21a0ddba70b8b57833768695db6f3d4">&#9670;&nbsp;</a></span>HYSCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI hysteresis control register 1, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00695">695</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="aeb1e1d8277afcc62e077cb46ea97d71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1e1d8277afcc62e077cb46ea97d71b">&#9670;&nbsp;</a></span>HYSCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Hysteresis control register 2, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00696">696</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a672dbc04776abba463915f035d0373de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672dbc04776abba463915f035d0373de">&#9670;&nbsp;</a></span>HYSCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Hysteresis control register 3, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00697">697</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a10800ff045b213c9c661a8fc8d6365d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10800ff045b213c9c661a8fc8d6365d3">&#9670;&nbsp;</a></span>HYSCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HYSCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Hysteresis control register 4, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00698">698</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI input capture register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l00692">692</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/stm32l1/include/<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
