<profile>

<section name = "Vitis HLS Report for 'MatStream2AxiStream_2_s'" level="0">
<item name = "Date">Mon Feb 20 16:35:22 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.558 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 64808, 60.003 ns, 0.432 ms, 9, 64808, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_81">MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol, 4, 64803, 26.668 ns, 0.432 ms, 4, 64803, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 253, 1002, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 96, -</column>
<column name="Register">-, -, 46, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_81">MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol, 0, 0, 253, 1002, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_7ns_23_4_1_U316">mul_mul_16ns_7ns_23_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="op2_assign_fu_106_p2">+, 0, 0, 15, 8, 2</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="icmp_ln1023_fu_120_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dst_mat_data2_read">9, 2, 1, 2</column>
<column name="ldata1_blk_n">9, 2, 1, 2</column>
<column name="ldata1_din">9, 2, 64, 128</column>
<column name="ldata1_write">14, 3, 1, 3</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_171">23, 0, 23, 0</column>
<column name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_81_ap_start_reg">1, 0, 1, 0</column>
<column name="last_blk_width_read_reg_161">7, 0, 7, 0</column>
<column name="op2_assign_reg_166">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, MatStream2AxiStream&lt;2&gt;, return value</column>
<column name="dst_mat_data2_dout">in, 64, ap_fifo, dst_mat_data2, pointer</column>
<column name="dst_mat_data2_num_data_valid">in, 2, ap_fifo, dst_mat_data2, pointer</column>
<column name="dst_mat_data2_fifo_cap">in, 2, ap_fifo, dst_mat_data2, pointer</column>
<column name="dst_mat_data2_empty_n">in, 1, ap_fifo, dst_mat_data2, pointer</column>
<column name="dst_mat_data2_read">out, 1, ap_fifo, dst_mat_data2, pointer</column>
<column name="ldata1_din">out, 64, ap_fifo, ldata1, pointer</column>
<column name="ldata1_num_data_valid">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_fifo_cap">in, 2, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="rows_dout">in, 16, ap_fifo, rows, pointer</column>
<column name="rows_num_data_valid">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_fifo_cap">in, 3, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_bound_per_npc">in, 7, ap_none, cols_bound_per_npc, scalar</column>
<column name="last_blk_width">in, 7, ap_none, last_blk_width, pointer</column>
</table>
</item>
</section>
</profile>
