# MIPS Processor
#### This is a project implemented with VHDL for the Computer Architecture course. Please consult the documentations for [Single Cycle](./Single%20Cycle/Documentation.pdf)  and [Pipeline](./Pipeline/raport/Documentation.pdf) for more details.
