<module name="ICSSM0_COMMON_0_PR1_ICSS_INTC_INTC_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_REVISION_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_REVISION_REG" offset="0x0" width="32" description="">
		<bitfield id="REV_SCHEME" width="2" begin="31" end="30" resetval="0x1" description=" Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="REV_MODULE" width="12" begin="27" end="16" resetval="0x3714" description=" Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REV_RTL" width="5" begin="15" end="11" resetval="0x21" description=" RTL revisions" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REV_MAJOR" width="3" begin="10" end="8" resetval="0x1" description=" Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="REV_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description=" Custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REV_MINOR" width="6" begin="5" end="0" resetval="0x0" description=" Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CONTROL_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CONTROL_REG" offset="0x4" width="32" description="">
		<bitfield id="PRIORITY_HOLD_MODE" width="1" begin="4" end="4" resetval="0x0" description=" Priority Holding Mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NEST_MODE" width="2" begin="3" end="2" resetval="0x0" description=" Nesting Mode" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="WAKEUP_MODE" width="1" begin="1" end="1" resetval="0x0" description=" Wakeup mode enable" range="1" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_GLOBAL_ENABLE_HINT_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_GLOBAL_ENABLE_HINT_REG" offset="0x10" width="32" description="">
		<bitfield id="ENABLE_HINT_ANY" width="1" begin="0" end="0" resetval="0x0" description=" Global Enable for all Host Ints" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_GLB_NEST_LEVEL_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_GLB_NEST_LEVEL_REG" offset="0x1C" width="32" description="">
		<bitfield id="GLB_NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Global Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="GLB_NEST_LEVEL" width="9" begin="8" end="0" resetval="0x256" description=" Global Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_STATUS_SET_INDEX_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_STATUS_SET_INDEX_REG" offset="0x20" width="32" description="">
		<bitfield id="STATUS_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description=" Status Set Index Register (write index to set status of)" range="9 - 0" rwaccess="W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_STATUS_CLR_INDEX_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_STATUS_CLR_INDEX_REG" offset="0x24" width="32" description="">
		<bitfield id="STATUS_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description=" Status Clear Index Register (write index to clear status of)" range="9 - 0" rwaccess="W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_SET_INDEX_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_SET_INDEX_REG" offset="0x28" width="32" description="">
		<bitfield id="ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description=" Enable Set Index Register (write index to set enable of)" range="9 - 0" rwaccess="W1TS"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_INDEX_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_INDEX_REG" offset="0x2C" width="32" description="">
		<bitfield id="ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description=" Enable Clear Index Register (write index to clear enable of)" range="9 - 0" rwaccess="W1TC"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_ENABLE_SET_INDEX_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_ENABLE_SET_INDEX_REG" offset="0x34" width="32" description="">
		<bitfield id="HINT_ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description=" Enable set for Host Interrupts" range="9 - 0" rwaccess="W1TS"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_ENABLE_CLR_INDEX_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_ENABLE_CLR_INDEX_REG" offset="0x38" width="32" description="">
		<bitfield id="HINT_ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description=" Enable clear for Host Interrupts" range="9 - 0" rwaccess="W1TC"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_GLB_PRI_INTR_REG" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_GLB_PRI_INTR_REG" offset="0x80" width="32" description="">
		<bitfield id="GLB_NONE" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="GLB_PRI_INTR" width="10" begin="9" end="0" resetval="0x0" description=" Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG0" offset="0x200" width="32" description="">
		<bitfield id="RAW_STATUS_31" width="1" begin="31" end="31" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[31]" range="31" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_30" width="1" begin="30" end="30" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[30]" range="30" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_29" width="1" begin="29" end="29" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[29]" range="29" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_28" width="1" begin="28" end="28" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[28]" range="28" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_27" width="1" begin="27" end="27" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[27]" range="27" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_26" width="1" begin="26" end="26" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[26]" range="26" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_25" width="1" begin="25" end="25" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[25]" range="25" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_24" width="1" begin="24" end="24" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[24]" range="24" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_23" width="1" begin="23" end="23" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[23]" range="23" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_22" width="1" begin="22" end="22" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[22]" range="22" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_21" width="1" begin="21" end="21" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[21]" range="21" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_20" width="1" begin="20" end="20" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[20]" range="20" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_19" width="1" begin="19" end="19" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[19]" range="19" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_18" width="1" begin="18" end="18" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[18]" range="18" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_17" width="1" begin="17" end="17" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[17]" range="17" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_16" width="1" begin="16" end="16" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[16]" range="16" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_15" width="1" begin="15" end="15" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[15]" range="15" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_14" width="1" begin="14" end="14" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[14]" range="14" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_13" width="1" begin="13" end="13" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[13]" range="13" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_12" width="1" begin="12" end="12" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[12]" range="12" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_11" width="1" begin="11" end="11" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[11]" range="11" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_10" width="1" begin="10" end="10" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[10]" range="10" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_9" width="1" begin="9" end="9" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[9]" range="9" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_8" width="1" begin="8" end="8" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[8]" range="8" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_7" width="1" begin="7" end="7" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[7]" range="7" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_6" width="1" begin="6" end="6" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[6]" range="6" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_5" width="1" begin="5" end="5" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[5]" range="5" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_4" width="1" begin="4" end="4" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[4]" range="4" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_3" width="1" begin="3" end="3" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[3]" range="3" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_2" width="1" begin="2" end="2" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[2]" range="2" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[1]" range="1" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_0" width="1" begin="0" end="0" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[0]" range="0" rwaccess="W1TS"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_RAW_STATUS_REG1" offset="0x204" width="32" description="">
		<bitfield id="RAW_STATUS_63" width="1" begin="31" end="31" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[63]" range="31" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_62" width="1" begin="30" end="30" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[62]" range="30" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_61" width="1" begin="29" end="29" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[61]" range="29" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_60" width="1" begin="28" end="28" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[60]" range="28" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_59" width="1" begin="27" end="27" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[59]" range="27" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_58" width="1" begin="26" end="26" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[58]" range="26" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_57" width="1" begin="25" end="25" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[57]" range="25" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_56" width="1" begin="24" end="24" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[56]" range="24" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_55" width="1" begin="23" end="23" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[55]" range="23" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_54" width="1" begin="22" end="22" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[54]" range="22" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_53" width="1" begin="21" end="21" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[53]" range="21" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_52" width="1" begin="20" end="20" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[52]" range="20" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_51" width="1" begin="19" end="19" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[51]" range="19" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_50" width="1" begin="18" end="18" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[50]" range="18" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_49" width="1" begin="17" end="17" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[49]" range="17" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_48" width="1" begin="16" end="16" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[48]" range="16" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_47" width="1" begin="15" end="15" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[47]" range="15" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_46" width="1" begin="14" end="14" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[46]" range="14" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_45" width="1" begin="13" end="13" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[45]" range="13" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_44" width="1" begin="12" end="12" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[44]" range="12" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_43" width="1" begin="11" end="11" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[43]" range="11" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_42" width="1" begin="10" end="10" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[42]" range="10" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_41" width="1" begin="9" end="9" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[41]" range="9" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_40" width="1" begin="8" end="8" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[40]" range="8" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_39" width="1" begin="7" end="7" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[39]" range="7" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_38" width="1" begin="6" end="6" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[38]" range="6" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_37" width="1" begin="5" end="5" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[37]" range="5" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_36" width="1" begin="4" end="4" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[36]" range="4" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_35" width="1" begin="3" end="3" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[35]" range="3" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_34" width="1" begin="2" end="2" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[34]" range="2" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_33" width="1" begin="1" end="1" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[33]" range="1" rwaccess="W1TS"/> 
		<bitfield id="RAW_STATUS_32" width="1" begin="0" end="0" resetval="0x0" description=" Raw Status (write 1 to set) for intr_in[32]" range="0" rwaccess="W1TS"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG0" offset="0x280" width="32" description="">
		<bitfield id="ENA_STATUS_31" width="1" begin="31" end="31" resetval="0x0" description=" Enabled Status for intr_in[31]" range="31" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_30" width="1" begin="30" end="30" resetval="0x0" description=" Enabled Status for intr_in[30]" range="30" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_29" width="1" begin="29" end="29" resetval="0x0" description=" Enabled Status for intr_in[29]" range="29" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_28" width="1" begin="28" end="28" resetval="0x0" description=" Enabled Status for intr_in[28]" range="28" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_27" width="1" begin="27" end="27" resetval="0x0" description=" Enabled Status for intr_in[27]" range="27" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_26" width="1" begin="26" end="26" resetval="0x0" description=" Enabled Status for intr_in[26]" range="26" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_25" width="1" begin="25" end="25" resetval="0x0" description=" Enabled Status for intr_in[25]" range="25" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_24" width="1" begin="24" end="24" resetval="0x0" description=" Enabled Status for intr_in[24]" range="24" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_23" width="1" begin="23" end="23" resetval="0x0" description=" Enabled Status for intr_in[23]" range="23" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_22" width="1" begin="22" end="22" resetval="0x0" description=" Enabled Status for intr_in[22]" range="22" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_21" width="1" begin="21" end="21" resetval="0x0" description=" Enabled Status for intr_in[21]" range="21" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_20" width="1" begin="20" end="20" resetval="0x0" description=" Enabled Status for intr_in[20]" range="20" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_19" width="1" begin="19" end="19" resetval="0x0" description=" Enabled Status for intr_in[19]" range="19" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_18" width="1" begin="18" end="18" resetval="0x0" description=" Enabled Status for intr_in[18]" range="18" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_17" width="1" begin="17" end="17" resetval="0x0" description=" Enabled Status for intr_in[17]" range="17" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_16" width="1" begin="16" end="16" resetval="0x0" description=" Enabled Status for intr_in[16]" range="16" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_15" width="1" begin="15" end="15" resetval="0x0" description=" Enabled Status for intr_in[15]" range="15" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_14" width="1" begin="14" end="14" resetval="0x0" description=" Enabled Status for intr_in[14]" range="14" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_13" width="1" begin="13" end="13" resetval="0x0" description=" Enabled Status for intr_in[13]" range="13" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_12" width="1" begin="12" end="12" resetval="0x0" description=" Enabled Status for intr_in[12]" range="12" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_11" width="1" begin="11" end="11" resetval="0x0" description=" Enabled Status for intr_in[11]" range="11" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_10" width="1" begin="10" end="10" resetval="0x0" description=" Enabled Status for intr_in[10]" range="10" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_9" width="1" begin="9" end="9" resetval="0x0" description=" Enabled Status for intr_in[9]" range="9" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_8" width="1" begin="8" end="8" resetval="0x0" description=" Enabled Status for intr_in[8]" range="8" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_7" width="1" begin="7" end="7" resetval="0x0" description=" Enabled Status for intr_in[7]" range="7" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_6" width="1" begin="6" end="6" resetval="0x0" description=" Enabled Status for intr_in[6]" range="6" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_5" width="1" begin="5" end="5" resetval="0x0" description=" Enabled Status for intr_in[5]" range="5" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_4" width="1" begin="4" end="4" resetval="0x0" description=" Enabled Status for intr_in[4]" range="4" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_3" width="1" begin="3" end="3" resetval="0x0" description=" Enabled Status for intr_in[3]" range="3" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_2" width="1" begin="2" end="2" resetval="0x0" description=" Enabled Status for intr_in[2]" range="2" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_1" width="1" begin="1" end="1" resetval="0x0" description=" Enabled Status for intr_in[1]" range="1" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_0" width="1" begin="0" end="0" resetval="0x0" description=" Enabled Status for intr_in[0]" range="0" rwaccess="W1TC"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG1" offset="0x284" width="32" description="">
		<bitfield id="ENA_STATUS_63" width="1" begin="31" end="31" resetval="0x0" description=" Enabled Status for intr_in[63]" range="31" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_62" width="1" begin="30" end="30" resetval="0x0" description=" Enabled Status for intr_in[62]" range="30" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_61" width="1" begin="29" end="29" resetval="0x0" description=" Enabled Status for intr_in[61]" range="29" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_60" width="1" begin="28" end="28" resetval="0x0" description=" Enabled Status for intr_in[60]" range="28" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_59" width="1" begin="27" end="27" resetval="0x0" description=" Enabled Status for intr_in[59]" range="27" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_58" width="1" begin="26" end="26" resetval="0x0" description=" Enabled Status for intr_in[58]" range="26" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_57" width="1" begin="25" end="25" resetval="0x0" description=" Enabled Status for intr_in[57]" range="25" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_56" width="1" begin="24" end="24" resetval="0x0" description=" Enabled Status for intr_in[56]" range="24" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_55" width="1" begin="23" end="23" resetval="0x0" description=" Enabled Status for intr_in[55]" range="23" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_54" width="1" begin="22" end="22" resetval="0x0" description=" Enabled Status for intr_in[54]" range="22" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_53" width="1" begin="21" end="21" resetval="0x0" description=" Enabled Status for intr_in[53]" range="21" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_52" width="1" begin="20" end="20" resetval="0x0" description=" Enabled Status for intr_in[52]" range="20" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_51" width="1" begin="19" end="19" resetval="0x0" description=" Enabled Status for intr_in[51]" range="19" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_50" width="1" begin="18" end="18" resetval="0x0" description=" Enabled Status for intr_in[50]" range="18" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_49" width="1" begin="17" end="17" resetval="0x0" description=" Enabled Status for intr_in[49]" range="17" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_48" width="1" begin="16" end="16" resetval="0x0" description=" Enabled Status for intr_in[48]" range="16" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_47" width="1" begin="15" end="15" resetval="0x0" description=" Enabled Status for intr_in[47]" range="15" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_46" width="1" begin="14" end="14" resetval="0x0" description=" Enabled Status for intr_in[46]" range="14" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_45" width="1" begin="13" end="13" resetval="0x0" description=" Enabled Status for intr_in[45]" range="13" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_44" width="1" begin="12" end="12" resetval="0x0" description=" Enabled Status for intr_in[44]" range="12" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_43" width="1" begin="11" end="11" resetval="0x0" description=" Enabled Status for intr_in[43]" range="11" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_42" width="1" begin="10" end="10" resetval="0x0" description=" Enabled Status for intr_in[42]" range="10" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_41" width="1" begin="9" end="9" resetval="0x0" description=" Enabled Status for intr_in[41]" range="9" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_40" width="1" begin="8" end="8" resetval="0x0" description=" Enabled Status for intr_in[40]" range="8" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_39" width="1" begin="7" end="7" resetval="0x0" description=" Enabled Status for intr_in[39]" range="7" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_38" width="1" begin="6" end="6" resetval="0x0" description=" Enabled Status for intr_in[38]" range="6" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_37" width="1" begin="5" end="5" resetval="0x0" description=" Enabled Status for intr_in[37]" range="5" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_36" width="1" begin="4" end="4" resetval="0x0" description=" Enabled Status for intr_in[36]" range="4" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_35" width="1" begin="3" end="3" resetval="0x0" description=" Enabled Status for intr_in[35]" range="3" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_34" width="1" begin="2" end="2" resetval="0x0" description=" Enabled Status for intr_in[34]" range="2" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_33" width="1" begin="1" end="1" resetval="0x0" description=" Enabled Status for intr_in[33]" range="1" rwaccess="W1TC"/> 
		<bitfield id="ENA_STATUS_32" width="1" begin="0" end="0" resetval="0x0" description=" Enabled Status for intr_in[32]" range="0" rwaccess="W1TC"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG0" offset="0x300" width="32" description="">
		<bitfield id="ENABLE_31" width="1" begin="31" end="31" resetval="0x0" description=" Enable (set) for intr_in[31]" range="31" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_30" width="1" begin="30" end="30" resetval="0x0" description=" Enable (set) for intr_in[30]" range="30" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_29" width="1" begin="29" end="29" resetval="0x0" description=" Enable (set) for intr_in[29]" range="29" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_28" width="1" begin="28" end="28" resetval="0x0" description=" Enable (set) for intr_in[28]" range="28" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_27" width="1" begin="27" end="27" resetval="0x0" description=" Enable (set) for intr_in[27]" range="27" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_26" width="1" begin="26" end="26" resetval="0x0" description=" Enable (set) for intr_in[26]" range="26" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_25" width="1" begin="25" end="25" resetval="0x0" description=" Enable (set) for intr_in[25]" range="25" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_24" width="1" begin="24" end="24" resetval="0x0" description=" Enable (set) for intr_in[24]" range="24" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_23" width="1" begin="23" end="23" resetval="0x0" description=" Enable (set) for intr_in[23]" range="23" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_22" width="1" begin="22" end="22" resetval="0x0" description=" Enable (set) for intr_in[22]" range="22" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_21" width="1" begin="21" end="21" resetval="0x0" description=" Enable (set) for intr_in[21]" range="21" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_20" width="1" begin="20" end="20" resetval="0x0" description=" Enable (set) for intr_in[20]" range="20" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_19" width="1" begin="19" end="19" resetval="0x0" description=" Enable (set) for intr_in[19]" range="19" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_18" width="1" begin="18" end="18" resetval="0x0" description=" Enable (set) for intr_in[18]" range="18" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_17" width="1" begin="17" end="17" resetval="0x0" description=" Enable (set) for intr_in[17]" range="17" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_16" width="1" begin="16" end="16" resetval="0x0" description=" Enable (set) for intr_in[16]" range="16" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_15" width="1" begin="15" end="15" resetval="0x0" description=" Enable (set) for intr_in[15]" range="15" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_14" width="1" begin="14" end="14" resetval="0x0" description=" Enable (set) for intr_in[14]" range="14" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_13" width="1" begin="13" end="13" resetval="0x0" description=" Enable (set) for intr_in[13]" range="13" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_12" width="1" begin="12" end="12" resetval="0x0" description=" Enable (set) for intr_in[12]" range="12" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_11" width="1" begin="11" end="11" resetval="0x0" description=" Enable (set) for intr_in[11]" range="11" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_10" width="1" begin="10" end="10" resetval="0x0" description=" Enable (set) for intr_in[10]" range="10" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_9" width="1" begin="9" end="9" resetval="0x0" description=" Enable (set) for intr_in[9]" range="9" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_8" width="1" begin="8" end="8" resetval="0x0" description=" Enable (set) for intr_in[8]" range="8" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_7" width="1" begin="7" end="7" resetval="0x0" description=" Enable (set) for intr_in[7]" range="7" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_6" width="1" begin="6" end="6" resetval="0x0" description=" Enable (set) for intr_in[6]" range="6" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_5" width="1" begin="5" end="5" resetval="0x0" description=" Enable (set) for intr_in[5]" range="5" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_4" width="1" begin="4" end="4" resetval="0x0" description=" Enable (set) for intr_in[4]" range="4" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_3" width="1" begin="3" end="3" resetval="0x0" description=" Enable (set) for intr_in[3]" range="3" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_2" width="1" begin="2" end="2" resetval="0x0" description=" Enable (set) for intr_in[2]" range="2" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_1" width="1" begin="1" end="1" resetval="0x0" description=" Enable (set) for intr_in[1]" range="1" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_0" width="1" begin="0" end="0" resetval="0x0" description=" Enable (set) for intr_in[0]" range="0" rwaccess="W1TS"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_REG1" offset="0x304" width="32" description="">
		<bitfield id="ENABLE_63" width="1" begin="31" end="31" resetval="0x0" description=" Enable (set) for intr_in[63]" range="31" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_62" width="1" begin="30" end="30" resetval="0x0" description=" Enable (set) for intr_in[62]" range="30" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_61" width="1" begin="29" end="29" resetval="0x0" description=" Enable (set) for intr_in[61]" range="29" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_60" width="1" begin="28" end="28" resetval="0x0" description=" Enable (set) for intr_in[60]" range="28" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_59" width="1" begin="27" end="27" resetval="0x0" description=" Enable (set) for intr_in[59]" range="27" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_58" width="1" begin="26" end="26" resetval="0x0" description=" Enable (set) for intr_in[58]" range="26" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_57" width="1" begin="25" end="25" resetval="0x0" description=" Enable (set) for intr_in[57]" range="25" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_56" width="1" begin="24" end="24" resetval="0x0" description=" Enable (set) for intr_in[56]" range="24" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_55" width="1" begin="23" end="23" resetval="0x0" description=" Enable (set) for intr_in[55]" range="23" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_54" width="1" begin="22" end="22" resetval="0x0" description=" Enable (set) for intr_in[54]" range="22" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_53" width="1" begin="21" end="21" resetval="0x0" description=" Enable (set) for intr_in[53]" range="21" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_52" width="1" begin="20" end="20" resetval="0x0" description=" Enable (set) for intr_in[52]" range="20" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_51" width="1" begin="19" end="19" resetval="0x0" description=" Enable (set) for intr_in[51]" range="19" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_50" width="1" begin="18" end="18" resetval="0x0" description=" Enable (set) for intr_in[50]" range="18" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_49" width="1" begin="17" end="17" resetval="0x0" description=" Enable (set) for intr_in[49]" range="17" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_48" width="1" begin="16" end="16" resetval="0x0" description=" Enable (set) for intr_in[48]" range="16" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_47" width="1" begin="15" end="15" resetval="0x0" description=" Enable (set) for intr_in[47]" range="15" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_46" width="1" begin="14" end="14" resetval="0x0" description=" Enable (set) for intr_in[46]" range="14" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_45" width="1" begin="13" end="13" resetval="0x0" description=" Enable (set) for intr_in[45]" range="13" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_44" width="1" begin="12" end="12" resetval="0x0" description=" Enable (set) for intr_in[44]" range="12" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_43" width="1" begin="11" end="11" resetval="0x0" description=" Enable (set) for intr_in[43]" range="11" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_42" width="1" begin="10" end="10" resetval="0x0" description=" Enable (set) for intr_in[42]" range="10" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_41" width="1" begin="9" end="9" resetval="0x0" description=" Enable (set) for intr_in[41]" range="9" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_40" width="1" begin="8" end="8" resetval="0x0" description=" Enable (set) for intr_in[40]" range="8" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_39" width="1" begin="7" end="7" resetval="0x0" description=" Enable (set) for intr_in[39]" range="7" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_38" width="1" begin="6" end="6" resetval="0x0" description=" Enable (set) for intr_in[38]" range="6" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_37" width="1" begin="5" end="5" resetval="0x0" description=" Enable (set) for intr_in[37]" range="5" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_36" width="1" begin="4" end="4" resetval="0x0" description=" Enable (set) for intr_in[36]" range="4" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_35" width="1" begin="3" end="3" resetval="0x0" description=" Enable (set) for intr_in[35]" range="3" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_34" width="1" begin="2" end="2" resetval="0x0" description=" Enable (set) for intr_in[34]" range="2" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_33" width="1" begin="1" end="1" resetval="0x0" description=" Enable (set) for intr_in[33]" range="1" rwaccess="W1TS"/> 
		<bitfield id="ENABLE_32" width="1" begin="0" end="0" resetval="0x0" description=" Enable (set) for intr_in[32]" range="0" rwaccess="W1TS"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG0" offset="0x380" width="32" description="">
		<bitfield id="ENABLE_31_CLR" width="1" begin="31" end="31" resetval="0x0" description=" Enable clear for intr_in[31]" range="31" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_30_CLR" width="1" begin="30" end="30" resetval="0x0" description=" Enable clear for intr_in[30]" range="30" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_29_CLR" width="1" begin="29" end="29" resetval="0x0" description=" Enable clear for intr_in[29]" range="29" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_28_CLR" width="1" begin="28" end="28" resetval="0x0" description=" Enable clear for intr_in[28]" range="28" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_27_CLR" width="1" begin="27" end="27" resetval="0x0" description=" Enable clear for intr_in[27]" range="27" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_26_CLR" width="1" begin="26" end="26" resetval="0x0" description=" Enable clear for intr_in[26]" range="26" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_25_CLR" width="1" begin="25" end="25" resetval="0x0" description=" Enable clear for intr_in[25]" range="25" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_24_CLR" width="1" begin="24" end="24" resetval="0x0" description=" Enable clear for intr_in[24]" range="24" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_23_CLR" width="1" begin="23" end="23" resetval="0x0" description=" Enable clear for intr_in[23]" range="23" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_22_CLR" width="1" begin="22" end="22" resetval="0x0" description=" Enable clear for intr_in[22]" range="22" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_21_CLR" width="1" begin="21" end="21" resetval="0x0" description=" Enable clear for intr_in[21]" range="21" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_20_CLR" width="1" begin="20" end="20" resetval="0x0" description=" Enable clear for intr_in[20]" range="20" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_19_CLR" width="1" begin="19" end="19" resetval="0x0" description=" Enable clear for intr_in[19]" range="19" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_18_CLR" width="1" begin="18" end="18" resetval="0x0" description=" Enable clear for intr_in[18]" range="18" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_17_CLR" width="1" begin="17" end="17" resetval="0x0" description=" Enable clear for intr_in[17]" range="17" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_16_CLR" width="1" begin="16" end="16" resetval="0x0" description=" Enable clear for intr_in[16]" range="16" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_15_CLR" width="1" begin="15" end="15" resetval="0x0" description=" Enable clear for intr_in[15]" range="15" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_14_CLR" width="1" begin="14" end="14" resetval="0x0" description=" Enable clear for intr_in[14]" range="14" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_13_CLR" width="1" begin="13" end="13" resetval="0x0" description=" Enable clear for intr_in[13]" range="13" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_12_CLR" width="1" begin="12" end="12" resetval="0x0" description=" Enable clear for intr_in[12]" range="12" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_11_CLR" width="1" begin="11" end="11" resetval="0x0" description=" Enable clear for intr_in[11]" range="11" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_10_CLR" width="1" begin="10" end="10" resetval="0x0" description=" Enable clear for intr_in[10]" range="10" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_9_CLR" width="1" begin="9" end="9" resetval="0x0" description=" Enable clear for intr_in[9]" range="9" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_8_CLR" width="1" begin="8" end="8" resetval="0x0" description=" Enable clear for intr_in[8]" range="8" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_7_CLR" width="1" begin="7" end="7" resetval="0x0" description=" Enable clear for intr_in[7]" range="7" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_6_CLR" width="1" begin="6" end="6" resetval="0x0" description=" Enable clear for intr_in[6]" range="6" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_5_CLR" width="1" begin="5" end="5" resetval="0x0" description=" Enable clear for intr_in[5]" range="5" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_4_CLR" width="1" begin="4" end="4" resetval="0x0" description=" Enable clear for intr_in[4]" range="4" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_3_CLR" width="1" begin="3" end="3" resetval="0x0" description=" Enable clear for intr_in[3]" range="3" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_2_CLR" width="1" begin="2" end="2" resetval="0x0" description=" Enable clear for intr_in[2]" range="2" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_1_CLR" width="1" begin="1" end="1" resetval="0x0" description=" Enable clear for intr_in[1]" range="1" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_0_CLR" width="1" begin="0" end="0" resetval="0x0" description=" Enable clear for intr_in[0]" range="0" rwaccess="W1TC"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG1" offset="0x384" width="32" description="">
		<bitfield id="ENABLE_63_CLR" width="1" begin="31" end="31" resetval="0x0" description=" Enable clear for intr_in[63]" range="31" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_62_CLR" width="1" begin="30" end="30" resetval="0x0" description=" Enable clear for intr_in[62]" range="30" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_61_CLR" width="1" begin="29" end="29" resetval="0x0" description=" Enable clear for intr_in[61]" range="29" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_60_CLR" width="1" begin="28" end="28" resetval="0x0" description=" Enable clear for intr_in[60]" range="28" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_59_CLR" width="1" begin="27" end="27" resetval="0x0" description=" Enable clear for intr_in[59]" range="27" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_58_CLR" width="1" begin="26" end="26" resetval="0x0" description=" Enable clear for intr_in[58]" range="26" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_57_CLR" width="1" begin="25" end="25" resetval="0x0" description=" Enable clear for intr_in[57]" range="25" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_56_CLR" width="1" begin="24" end="24" resetval="0x0" description=" Enable clear for intr_in[56]" range="24" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_55_CLR" width="1" begin="23" end="23" resetval="0x0" description=" Enable clear for intr_in[55]" range="23" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_54_CLR" width="1" begin="22" end="22" resetval="0x0" description=" Enable clear for intr_in[54]" range="22" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_53_CLR" width="1" begin="21" end="21" resetval="0x0" description=" Enable clear for intr_in[53]" range="21" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_52_CLR" width="1" begin="20" end="20" resetval="0x0" description=" Enable clear for intr_in[52]" range="20" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_51_CLR" width="1" begin="19" end="19" resetval="0x0" description=" Enable clear for intr_in[51]" range="19" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_50_CLR" width="1" begin="18" end="18" resetval="0x0" description=" Enable clear for intr_in[50]" range="18" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_49_CLR" width="1" begin="17" end="17" resetval="0x0" description=" Enable clear for intr_in[49]" range="17" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_48_CLR" width="1" begin="16" end="16" resetval="0x0" description=" Enable clear for intr_in[48]" range="16" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_47_CLR" width="1" begin="15" end="15" resetval="0x0" description=" Enable clear for intr_in[47]" range="15" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_46_CLR" width="1" begin="14" end="14" resetval="0x0" description=" Enable clear for intr_in[46]" range="14" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_45_CLR" width="1" begin="13" end="13" resetval="0x0" description=" Enable clear for intr_in[45]" range="13" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_44_CLR" width="1" begin="12" end="12" resetval="0x0" description=" Enable clear for intr_in[44]" range="12" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_43_CLR" width="1" begin="11" end="11" resetval="0x0" description=" Enable clear for intr_in[43]" range="11" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_42_CLR" width="1" begin="10" end="10" resetval="0x0" description=" Enable clear for intr_in[42]" range="10" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_41_CLR" width="1" begin="9" end="9" resetval="0x0" description=" Enable clear for intr_in[41]" range="9" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_40_CLR" width="1" begin="8" end="8" resetval="0x0" description=" Enable clear for intr_in[40]" range="8" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_39_CLR" width="1" begin="7" end="7" resetval="0x0" description=" Enable clear for intr_in[39]" range="7" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_38_CLR" width="1" begin="6" end="6" resetval="0x0" description=" Enable clear for intr_in[38]" range="6" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_37_CLR" width="1" begin="5" end="5" resetval="0x0" description=" Enable clear for intr_in[37]" range="5" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_36_CLR" width="1" begin="4" end="4" resetval="0x0" description=" Enable clear for intr_in[36]" range="4" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_35_CLR" width="1" begin="3" end="3" resetval="0x0" description=" Enable clear for intr_in[35]" range="3" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_34_CLR" width="1" begin="2" end="2" resetval="0x0" description=" Enable clear for intr_in[34]" range="2" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_33_CLR" width="1" begin="1" end="1" resetval="0x0" description=" Enable clear for intr_in[33]" range="1" rwaccess="W1TC"/> 
		<bitfield id="ENABLE_32_CLR" width="1" begin="0" end="0" resetval="0x0" description=" Enable clear for intr_in[32]" range="0" rwaccess="W1TC"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG0" offset="0x400" width="32" description="">
		<bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[3]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[2]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[1]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[0]" range="3 - 0" rwaccess="W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG1" offset="0x404" width="32" description="">
		<bitfield id="CH_MAP_7" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[7]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_6" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[6]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_5" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[5]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_4" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[4]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG2" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG2" offset="0x408" width="32" description="">
		<bitfield id="CH_MAP_11" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[11]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_10" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[10]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_9" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[9]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_8" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[8]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG3" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG3" offset="0x40C" width="32" description="">
		<bitfield id="CH_MAP_15" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[15]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_14" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[14]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_13" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[13]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_12" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[12]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG4" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG4" offset="0x410" width="32" description="">
		<bitfield id="CH_MAP_19" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[19]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_18" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[18]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_17" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[17]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_16" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[16]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG5" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG5" offset="0x414" width="32" description="">
		<bitfield id="CH_MAP_23" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[23]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_22" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[22]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_21" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[21]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_20" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[20]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG6" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG6" offset="0x418" width="32" description="">
		<bitfield id="CH_MAP_27" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[27]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_26" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[26]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_25" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[25]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_24" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[24]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG7" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG7" offset="0x41C" width="32" description="">
		<bitfield id="CH_MAP_31" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[31]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_30" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[30]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_29" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[29]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_28" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[28]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG8" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG8" offset="0x420" width="32" description="">
		<bitfield id="CH_MAP_35" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[35]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_34" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[34]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_33" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[33]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_32" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[32]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG9" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG9" offset="0x424" width="32" description="">
		<bitfield id="CH_MAP_39" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[39]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_38" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[38]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_37" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[37]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_36" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[36]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG10" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG10" offset="0x428" width="32" description="">
		<bitfield id="CH_MAP_43" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[43]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_42" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[42]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_41" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[41]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_40" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[40]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG11" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG11" offset="0x42C" width="32" description="">
		<bitfield id="CH_MAP_47" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[47]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_46" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[46]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_45" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[45]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_44" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[44]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG12" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG12" offset="0x430" width="32" description="">
		<bitfield id="CH_MAP_51" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[51]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_50" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[50]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_49" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[49]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_48" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[48]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG13" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG13" offset="0x434" width="32" description="">
		<bitfield id="CH_MAP_55" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[55]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_54" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[54]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_53" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[53]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_52" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[52]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG14" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG14" offset="0x438" width="32" description="">
		<bitfield id="CH_MAP_59" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[59]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_58" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[58]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_57" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[57]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_56" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[56]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG15" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_CH_MAP_REG15" offset="0x43C" width="32" description="">
		<bitfield id="CH_MAP_63" width="4" begin="27" end="24" resetval="0x0" description=" Interrupt Channel Map for intr_in[63]" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_62" width="4" begin="19" end="16" resetval="0x0" description=" Interrupt Channel Map for intr_in[62]" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_61" width="4" begin="11" end="8" resetval="0x0" description=" Interrupt Channel Map for intr_in[61]" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CH_MAP_60" width="4" begin="3" end="0" resetval="0x0" description=" Interrupt Channel Map for intr_in[60]" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_MAP_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_MAP_REG0" offset="0x800" width="32" description="">
		<bitfield id="HINT_MAP_3" width="4" begin="27" end="24" resetval="0x0" description=" Host Interrupt Map for Channel 3" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_2" width="4" begin="19" end="16" resetval="0x0" description=" Host Interrupt Map for Channel 2" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_1" width="4" begin="11" end="8" resetval="0x0" description=" Host Interrupt Map for Channel 1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_0" width="4" begin="3" end="0" resetval="0x0" description=" Host Interrupt Map for Channel 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_MAP_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_MAP_REG1" offset="0x804" width="32" description="">
		<bitfield id="HINT_MAP_7" width="4" begin="27" end="24" resetval="0x0" description=" Host Interrupt Map for Channel 7" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_6" width="4" begin="19" end="16" resetval="0x0" description=" Host Interrupt Map for Channel 6" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_5" width="4" begin="11" end="8" resetval="0x0" description=" Host Interrupt Map for Channel 5" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_4" width="4" begin="3" end="0" resetval="0x0" description=" Host Interrupt Map for Channel 4" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_MAP_REG2" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_HINT_MAP_REG2" offset="0x808" width="32" description="">
		<bitfield id="HINT_MAP_9" width="4" begin="11" end="8" resetval="0x0" description=" Host Interrupt Map for Channel 9" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="HINT_MAP_8" width="4" begin="3" end="0" resetval="0x0" description=" Host Interrupt Map for Channel 8" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG0" offset="0x900" width="32" description="">
		<bitfield id="NONE_HINT_0" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_0" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 0 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG1" offset="0x904" width="32" description="">
		<bitfield id="NONE_HINT_1" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_1" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 1 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG2" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG2" offset="0x908" width="32" description="">
		<bitfield id="NONE_HINT_2" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_2" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 2 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG3" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG3" offset="0x90C" width="32" description="">
		<bitfield id="NONE_HINT_3" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_3" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 3 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG4" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG4" offset="0x910" width="32" description="">
		<bitfield id="NONE_HINT_4" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_4" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 4 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG5" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG5" offset="0x914" width="32" description="">
		<bitfield id="NONE_HINT_5" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_5" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 5 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG6" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG6" offset="0x918" width="32" description="">
		<bitfield id="NONE_HINT_6" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_6" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 6 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG7" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG7" offset="0x91C" width="32" description="">
		<bitfield id="NONE_HINT_7" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_7" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 7 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG8" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG8" offset="0x920" width="32" description="">
		<bitfield id="NONE_HINT_8" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_8" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 8 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG9" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_PRI_HINT_REG9" offset="0x924" width="32" description="">
		<bitfield id="NONE_HINT_9" width="1" begin="31" end="31" resetval="0x1" description=" No interrupt pending flag" range="31" rwaccess="R"/> 
		<bitfield id="PRI_HINT_9" width="10" begin="9" end="0" resetval="0x0" description=" Host Int 9 Prioritized Interrupt" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_POLARITY_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_POLARITY_REG0" offset="0xD00" width="32" description="">
		<bitfield id="POLARITY_31" width="1" begin="31" end="31" resetval="0x1" description=" Polarity for intr_in[31] 0=low" range="31" rwaccess="R/W"/> 
		<bitfield id="POLARITY_30" width="1" begin="30" end="30" resetval="0x1" description=" Polarity for intr_in[30] 0=low" range="30" rwaccess="R/W"/> 
		<bitfield id="POLARITY_29" width="1" begin="29" end="29" resetval="0x1" description=" Polarity for intr_in[29] 0=low" range="29" rwaccess="R/W"/> 
		<bitfield id="POLARITY_28" width="1" begin="28" end="28" resetval="0x1" description=" Polarity for intr_in[28] 0=low" range="28" rwaccess="R/W"/> 
		<bitfield id="POLARITY_27" width="1" begin="27" end="27" resetval="0x1" description=" Polarity for intr_in[27] 0=low" range="27" rwaccess="R/W"/> 
		<bitfield id="POLARITY_26" width="1" begin="26" end="26" resetval="0x1" description=" Polarity for intr_in[26] 0=low" range="26" rwaccess="R/W"/> 
		<bitfield id="POLARITY_25" width="1" begin="25" end="25" resetval="0x1" description=" Polarity for intr_in[25] 0=low" range="25" rwaccess="R/W"/> 
		<bitfield id="POLARITY_24" width="1" begin="24" end="24" resetval="0x1" description=" Polarity for intr_in[24] 0=low" range="24" rwaccess="R/W"/> 
		<bitfield id="POLARITY_23" width="1" begin="23" end="23" resetval="0x1" description=" Polarity for intr_in[23] 0=low" range="23" rwaccess="R/W"/> 
		<bitfield id="POLARITY_22" width="1" begin="22" end="22" resetval="0x1" description=" Polarity for intr_in[22] 0=low" range="22" rwaccess="R/W"/> 
		<bitfield id="POLARITY_21" width="1" begin="21" end="21" resetval="0x1" description=" Polarity for intr_in[21] 0=low" range="21" rwaccess="R/W"/> 
		<bitfield id="POLARITY_20" width="1" begin="20" end="20" resetval="0x1" description=" Polarity for intr_in[20] 0=low" range="20" rwaccess="R/W"/> 
		<bitfield id="POLARITY_19" width="1" begin="19" end="19" resetval="0x1" description=" Polarity for intr_in[19] 0=low" range="19" rwaccess="R/W"/> 
		<bitfield id="POLARITY_18" width="1" begin="18" end="18" resetval="0x1" description=" Polarity for intr_in[18] 0=low" range="18" rwaccess="R/W"/> 
		<bitfield id="POLARITY_17" width="1" begin="17" end="17" resetval="0x1" description=" Polarity for intr_in[17] 0=low" range="17" rwaccess="R/W"/> 
		<bitfield id="POLARITY_16" width="1" begin="16" end="16" resetval="0x1" description=" Polarity for intr_in[16] 0=low" range="16" rwaccess="R/W"/> 
		<bitfield id="POLARITY_15" width="1" begin="15" end="15" resetval="0x1" description=" Polarity for intr_in[15] 0=low" range="15" rwaccess="R/W"/> 
		<bitfield id="POLARITY_14" width="1" begin="14" end="14" resetval="0x1" description=" Polarity for intr_in[14] 0=low" range="14" rwaccess="R/W"/> 
		<bitfield id="POLARITY_13" width="1" begin="13" end="13" resetval="0x1" description=" Polarity for intr_in[13] 0=low" range="13" rwaccess="R/W"/> 
		<bitfield id="POLARITY_12" width="1" begin="12" end="12" resetval="0x1" description=" Polarity for intr_in[12] 0=low" range="12" rwaccess="R/W"/> 
		<bitfield id="POLARITY_11" width="1" begin="11" end="11" resetval="0x1" description=" Polarity for intr_in[11] 0=low" range="11" rwaccess="R/W"/> 
		<bitfield id="POLARITY_10" width="1" begin="10" end="10" resetval="0x1" description=" Polarity for intr_in[10] 0=low" range="10" rwaccess="R/W"/> 
		<bitfield id="POLARITY_9" width="1" begin="9" end="9" resetval="0x1" description=" Polarity for intr_in[9] 0=low" range="9" rwaccess="R/W"/> 
		<bitfield id="POLARITY_8" width="1" begin="8" end="8" resetval="0x1" description=" Polarity for intr_in[8] 0=low" range="8" rwaccess="R/W"/> 
		<bitfield id="POLARITY_7" width="1" begin="7" end="7" resetval="0x1" description=" Polarity for intr_in[7] 0=low" range="7" rwaccess="R/W"/> 
		<bitfield id="POLARITY_6" width="1" begin="6" end="6" resetval="0x1" description=" Polarity for intr_in[6] 0=low" range="6" rwaccess="R/W"/> 
		<bitfield id="POLARITY_5" width="1" begin="5" end="5" resetval="0x1" description=" Polarity for intr_in[5] 0=low" range="5" rwaccess="R/W"/> 
		<bitfield id="POLARITY_4" width="1" begin="4" end="4" resetval="0x1" description=" Polarity for intr_in[4] 0=low" range="4" rwaccess="R/W"/> 
		<bitfield id="POLARITY_3" width="1" begin="3" end="3" resetval="0x1" description=" Polarity for intr_in[3] 0=low" range="3" rwaccess="R/W"/> 
		<bitfield id="POLARITY_2" width="1" begin="2" end="2" resetval="0x1" description=" Polarity for intr_in[2] 0=low" range="2" rwaccess="R/W"/> 
		<bitfield id="POLARITY_1" width="1" begin="1" end="1" resetval="0x1" description=" Polarity for intr_in[1] 0=low" range="1" rwaccess="R/W"/> 
		<bitfield id="POLARITY_0" width="1" begin="0" end="0" resetval="0x1" description=" Polarity for intr_in[0] 0=low" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_POLARITY_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_POLARITY_REG1" offset="0xD04" width="32" description="">
		<bitfield id="POLARITY_63" width="1" begin="31" end="31" resetval="0x1" description=" Polarity for intr_in[63] 0=low" range="31" rwaccess="R/W"/> 
		<bitfield id="POLARITY_62" width="1" begin="30" end="30" resetval="0x1" description=" Polarity for intr_in[62] 0=low" range="30" rwaccess="R/W"/> 
		<bitfield id="POLARITY_61" width="1" begin="29" end="29" resetval="0x1" description=" Polarity for intr_in[61] 0=low" range="29" rwaccess="R/W"/> 
		<bitfield id="POLARITY_60" width="1" begin="28" end="28" resetval="0x1" description=" Polarity for intr_in[60] 0=low" range="28" rwaccess="R/W"/> 
		<bitfield id="POLARITY_59" width="1" begin="27" end="27" resetval="0x1" description=" Polarity for intr_in[59] 0=low" range="27" rwaccess="R/W"/> 
		<bitfield id="POLARITY_58" width="1" begin="26" end="26" resetval="0x1" description=" Polarity for intr_in[58] 0=low" range="26" rwaccess="R/W"/> 
		<bitfield id="POLARITY_57" width="1" begin="25" end="25" resetval="0x1" description=" Polarity for intr_in[57] 0=low" range="25" rwaccess="R/W"/> 
		<bitfield id="POLARITY_56" width="1" begin="24" end="24" resetval="0x1" description=" Polarity for intr_in[56] 0=low" range="24" rwaccess="R/W"/> 
		<bitfield id="POLARITY_55" width="1" begin="23" end="23" resetval="0x1" description=" Polarity for intr_in[55] 0=low" range="23" rwaccess="R/W"/> 
		<bitfield id="POLARITY_54" width="1" begin="22" end="22" resetval="0x1" description=" Polarity for intr_in[54] 0=low" range="22" rwaccess="R/W"/> 
		<bitfield id="POLARITY_53" width="1" begin="21" end="21" resetval="0x1" description=" Polarity for intr_in[53] 0=low" range="21" rwaccess="R/W"/> 
		<bitfield id="POLARITY_52" width="1" begin="20" end="20" resetval="0x1" description=" Polarity for intr_in[52] 0=low" range="20" rwaccess="R/W"/> 
		<bitfield id="POLARITY_51" width="1" begin="19" end="19" resetval="0x1" description=" Polarity for intr_in[51] 0=low" range="19" rwaccess="R/W"/> 
		<bitfield id="POLARITY_50" width="1" begin="18" end="18" resetval="0x1" description=" Polarity for intr_in[50] 0=low" range="18" rwaccess="R/W"/> 
		<bitfield id="POLARITY_49" width="1" begin="17" end="17" resetval="0x1" description=" Polarity for intr_in[49] 0=low" range="17" rwaccess="R/W"/> 
		<bitfield id="POLARITY_48" width="1" begin="16" end="16" resetval="0x1" description=" Polarity for intr_in[48] 0=low" range="16" rwaccess="R/W"/> 
		<bitfield id="POLARITY_47" width="1" begin="15" end="15" resetval="0x1" description=" Polarity for intr_in[47] 0=low" range="15" rwaccess="R/W"/> 
		<bitfield id="POLARITY_46" width="1" begin="14" end="14" resetval="0x1" description=" Polarity for intr_in[46] 0=low" range="14" rwaccess="R/W"/> 
		<bitfield id="POLARITY_45" width="1" begin="13" end="13" resetval="0x1" description=" Polarity for intr_in[45] 0=low" range="13" rwaccess="R/W"/> 
		<bitfield id="POLARITY_44" width="1" begin="12" end="12" resetval="0x1" description=" Polarity for intr_in[44] 0=low" range="12" rwaccess="R/W"/> 
		<bitfield id="POLARITY_43" width="1" begin="11" end="11" resetval="0x1" description=" Polarity for intr_in[43] 0=low" range="11" rwaccess="R/W"/> 
		<bitfield id="POLARITY_42" width="1" begin="10" end="10" resetval="0x1" description=" Polarity for intr_in[42] 0=low" range="10" rwaccess="R/W"/> 
		<bitfield id="POLARITY_41" width="1" begin="9" end="9" resetval="0x1" description=" Polarity for intr_in[41] 0=low" range="9" rwaccess="R/W"/> 
		<bitfield id="POLARITY_40" width="1" begin="8" end="8" resetval="0x1" description=" Polarity for intr_in[40] 0=low" range="8" rwaccess="R/W"/> 
		<bitfield id="POLARITY_39" width="1" begin="7" end="7" resetval="0x1" description=" Polarity for intr_in[39] 0=low" range="7" rwaccess="R/W"/> 
		<bitfield id="POLARITY_38" width="1" begin="6" end="6" resetval="0x1" description=" Polarity for intr_in[38] 0=low" range="6" rwaccess="R/W"/> 
		<bitfield id="POLARITY_37" width="1" begin="5" end="5" resetval="0x1" description=" Polarity for intr_in[37] 0=low" range="5" rwaccess="R/W"/> 
		<bitfield id="POLARITY_36" width="1" begin="4" end="4" resetval="0x1" description=" Polarity for intr_in[36] 0=low" range="4" rwaccess="R/W"/> 
		<bitfield id="POLARITY_35" width="1" begin="3" end="3" resetval="0x1" description=" Polarity for intr_in[35] 0=low" range="3" rwaccess="R/W"/> 
		<bitfield id="POLARITY_34" width="1" begin="2" end="2" resetval="0x1" description=" Polarity for intr_in[34] 0=low" range="2" rwaccess="R/W"/> 
		<bitfield id="POLARITY_33" width="1" begin="1" end="1" resetval="0x1" description=" Polarity for intr_in[33] 0=low" range="1" rwaccess="R/W"/> 
		<bitfield id="POLARITY_32" width="1" begin="0" end="0" resetval="0x1" description=" Polarity for intr_in[32] 0=low" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG0" offset="0xD80" width="32" description="">
		<bitfield id="TYPE_31" width="1" begin="31" end="31" resetval="0x0" description=" Type for intr_in[31] 0=level" range="31" rwaccess="R/W"/> 
		<bitfield id="TYPE_30" width="1" begin="30" end="30" resetval="0x0" description=" Type for intr_in[30] 0=level" range="30" rwaccess="R/W"/> 
		<bitfield id="TYPE_29" width="1" begin="29" end="29" resetval="0x0" description=" Type for intr_in[29] 0=level" range="29" rwaccess="R/W"/> 
		<bitfield id="TYPE_28" width="1" begin="28" end="28" resetval="0x0" description=" Type for intr_in[28] 0=level" range="28" rwaccess="R/W"/> 
		<bitfield id="TYPE_27" width="1" begin="27" end="27" resetval="0x0" description=" Type for intr_in[27] 0=level" range="27" rwaccess="R/W"/> 
		<bitfield id="TYPE_26" width="1" begin="26" end="26" resetval="0x0" description=" Type for intr_in[26] 0=level" range="26" rwaccess="R/W"/> 
		<bitfield id="TYPE_25" width="1" begin="25" end="25" resetval="0x0" description=" Type for intr_in[25] 0=level" range="25" rwaccess="R/W"/> 
		<bitfield id="TYPE_24" width="1" begin="24" end="24" resetval="0x0" description=" Type for intr_in[24] 0=level" range="24" rwaccess="R/W"/> 
		<bitfield id="TYPE_23" width="1" begin="23" end="23" resetval="0x0" description=" Type for intr_in[23] 0=level" range="23" rwaccess="R/W"/> 
		<bitfield id="TYPE_22" width="1" begin="22" end="22" resetval="0x0" description=" Type for intr_in[22] 0=level" range="22" rwaccess="R/W"/> 
		<bitfield id="TYPE_21" width="1" begin="21" end="21" resetval="0x0" description=" Type for intr_in[21] 0=level" range="21" rwaccess="R/W"/> 
		<bitfield id="TYPE_20" width="1" begin="20" end="20" resetval="0x0" description=" Type for intr_in[20] 0=level" range="20" rwaccess="R/W"/> 
		<bitfield id="TYPE_19" width="1" begin="19" end="19" resetval="0x0" description=" Type for intr_in[19] 0=level" range="19" rwaccess="R/W"/> 
		<bitfield id="TYPE_18" width="1" begin="18" end="18" resetval="0x0" description=" Type for intr_in[18] 0=level" range="18" rwaccess="R/W"/> 
		<bitfield id="TYPE_17" width="1" begin="17" end="17" resetval="0x0" description=" Type for intr_in[17] 0=level" range="17" rwaccess="R/W"/> 
		<bitfield id="TYPE_16" width="1" begin="16" end="16" resetval="0x0" description=" Type for intr_in[16] 0=level" range="16" rwaccess="R/W"/> 
		<bitfield id="TYPE_15" width="1" begin="15" end="15" resetval="0x0" description=" Type for intr_in[15] 0=level" range="15" rwaccess="R/W"/> 
		<bitfield id="TYPE_14" width="1" begin="14" end="14" resetval="0x0" description=" Type for intr_in[14] 0=level" range="14" rwaccess="R/W"/> 
		<bitfield id="TYPE_13" width="1" begin="13" end="13" resetval="0x0" description=" Type for intr_in[13] 0=level" range="13" rwaccess="R/W"/> 
		<bitfield id="TYPE_12" width="1" begin="12" end="12" resetval="0x0" description=" Type for intr_in[12] 0=level" range="12" rwaccess="R/W"/> 
		<bitfield id="TYPE_11" width="1" begin="11" end="11" resetval="0x0" description=" Type for intr_in[11] 0=level" range="11" rwaccess="R/W"/> 
		<bitfield id="TYPE_10" width="1" begin="10" end="10" resetval="0x0" description=" Type for intr_in[10] 0=level" range="10" rwaccess="R/W"/> 
		<bitfield id="TYPE_9" width="1" begin="9" end="9" resetval="0x0" description=" Type for intr_in[9] 0=level" range="9" rwaccess="R/W"/> 
		<bitfield id="TYPE_8" width="1" begin="8" end="8" resetval="0x0" description=" Type for intr_in[8] 0=level" range="8" rwaccess="R/W"/> 
		<bitfield id="TYPE_7" width="1" begin="7" end="7" resetval="0x0" description=" Type for intr_in[7] 0=level" range="7" rwaccess="R/W"/> 
		<bitfield id="TYPE_6" width="1" begin="6" end="6" resetval="0x0" description=" Type for intr_in[6] 0=level" range="6" rwaccess="R/W"/> 
		<bitfield id="TYPE_5" width="1" begin="5" end="5" resetval="0x0" description=" Type for intr_in[5] 0=level" range="5" rwaccess="R/W"/> 
		<bitfield id="TYPE_4" width="1" begin="4" end="4" resetval="0x0" description=" Type for intr_in[4] 0=level" range="4" rwaccess="R/W"/> 
		<bitfield id="TYPE_3" width="1" begin="3" end="3" resetval="0x0" description=" Type for intr_in[3] 0=level" range="3" rwaccess="R/W"/> 
		<bitfield id="TYPE_2" width="1" begin="2" end="2" resetval="0x0" description=" Type for intr_in[2] 0=level" range="2" rwaccess="R/W"/> 
		<bitfield id="TYPE_1" width="1" begin="1" end="1" resetval="0x0" description=" Type for intr_in[1] 0=level" range="1" rwaccess="R/W"/> 
		<bitfield id="TYPE_0" width="1" begin="0" end="0" resetval="0x0" description=" Type for intr_in[0] 0=level" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG1" offset="0xD84" width="32" description="">
		<bitfield id="TYPE_63" width="1" begin="31" end="31" resetval="0x0" description=" Type for intr_in[63] 0=level" range="31" rwaccess="R/W"/> 
		<bitfield id="TYPE_62" width="1" begin="30" end="30" resetval="0x0" description=" Type for intr_in[62] 0=level" range="30" rwaccess="R/W"/> 
		<bitfield id="TYPE_61" width="1" begin="29" end="29" resetval="0x0" description=" Type for intr_in[61] 0=level" range="29" rwaccess="R/W"/> 
		<bitfield id="TYPE_60" width="1" begin="28" end="28" resetval="0x0" description=" Type for intr_in[60] 0=level" range="28" rwaccess="R/W"/> 
		<bitfield id="TYPE_59" width="1" begin="27" end="27" resetval="0x0" description=" Type for intr_in[59] 0=level" range="27" rwaccess="R/W"/> 
		<bitfield id="TYPE_58" width="1" begin="26" end="26" resetval="0x0" description=" Type for intr_in[58] 0=level" range="26" rwaccess="R/W"/> 
		<bitfield id="TYPE_57" width="1" begin="25" end="25" resetval="0x0" description=" Type for intr_in[57] 0=level" range="25" rwaccess="R/W"/> 
		<bitfield id="TYPE_56" width="1" begin="24" end="24" resetval="0x0" description=" Type for intr_in[56] 0=level" range="24" rwaccess="R/W"/> 
		<bitfield id="TYPE_55" width="1" begin="23" end="23" resetval="0x0" description=" Type for intr_in[55] 0=level" range="23" rwaccess="R/W"/> 
		<bitfield id="TYPE_54" width="1" begin="22" end="22" resetval="0x0" description=" Type for intr_in[54] 0=level" range="22" rwaccess="R/W"/> 
		<bitfield id="TYPE_53" width="1" begin="21" end="21" resetval="0x0" description=" Type for intr_in[53] 0=level" range="21" rwaccess="R/W"/> 
		<bitfield id="TYPE_52" width="1" begin="20" end="20" resetval="0x0" description=" Type for intr_in[52] 0=level" range="20" rwaccess="R/W"/> 
		<bitfield id="TYPE_51" width="1" begin="19" end="19" resetval="0x0" description=" Type for intr_in[51] 0=level" range="19" rwaccess="R/W"/> 
		<bitfield id="TYPE_50" width="1" begin="18" end="18" resetval="0x0" description=" Type for intr_in[50] 0=level" range="18" rwaccess="R/W"/> 
		<bitfield id="TYPE_49" width="1" begin="17" end="17" resetval="0x0" description=" Type for intr_in[49] 0=level" range="17" rwaccess="R/W"/> 
		<bitfield id="TYPE_48" width="1" begin="16" end="16" resetval="0x0" description=" Type for intr_in[48] 0=level" range="16" rwaccess="R/W"/> 
		<bitfield id="TYPE_47" width="1" begin="15" end="15" resetval="0x0" description=" Type for intr_in[47] 0=level" range="15" rwaccess="R/W"/> 
		<bitfield id="TYPE_46" width="1" begin="14" end="14" resetval="0x0" description=" Type for intr_in[46] 0=level" range="14" rwaccess="R/W"/> 
		<bitfield id="TYPE_45" width="1" begin="13" end="13" resetval="0x0" description=" Type for intr_in[45] 0=level" range="13" rwaccess="R/W"/> 
		<bitfield id="TYPE_44" width="1" begin="12" end="12" resetval="0x0" description=" Type for intr_in[44] 0=level" range="12" rwaccess="R/W"/> 
		<bitfield id="TYPE_43" width="1" begin="11" end="11" resetval="0x0" description=" Type for intr_in[43] 0=level" range="11" rwaccess="R/W"/> 
		<bitfield id="TYPE_42" width="1" begin="10" end="10" resetval="0x0" description=" Type for intr_in[42] 0=level" range="10" rwaccess="R/W"/> 
		<bitfield id="TYPE_41" width="1" begin="9" end="9" resetval="0x0" description=" Type for intr_in[41] 0=level" range="9" rwaccess="R/W"/> 
		<bitfield id="TYPE_40" width="1" begin="8" end="8" resetval="0x0" description=" Type for intr_in[40] 0=level" range="8" rwaccess="R/W"/> 
		<bitfield id="TYPE_39" width="1" begin="7" end="7" resetval="0x0" description=" Type for intr_in[39] 0=level" range="7" rwaccess="R/W"/> 
		<bitfield id="TYPE_38" width="1" begin="6" end="6" resetval="0x0" description=" Type for intr_in[38] 0=level" range="6" rwaccess="R/W"/> 
		<bitfield id="TYPE_37" width="1" begin="5" end="5" resetval="0x0" description=" Type for intr_in[37] 0=level" range="5" rwaccess="R/W"/> 
		<bitfield id="TYPE_36" width="1" begin="4" end="4" resetval="0x0" description=" Type for intr_in[36] 0=level" range="4" rwaccess="R/W"/> 
		<bitfield id="TYPE_35" width="1" begin="3" end="3" resetval="0x0" description=" Type for intr_in[35] 0=level" range="3" rwaccess="R/W"/> 
		<bitfield id="TYPE_34" width="1" begin="2" end="2" resetval="0x0" description=" Type for intr_in[34] 0=level" range="2" rwaccess="R/W"/> 
		<bitfield id="TYPE_33" width="1" begin="1" end="1" resetval="0x0" description=" Type for intr_in[33] 0=level" range="1" rwaccess="R/W"/> 
		<bitfield id="TYPE_32" width="1" begin="0" end="0" resetval="0x0" description=" Type for intr_in[32] 0=level" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG0" offset="0x1100" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_0" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 0 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG1" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG1" offset="0x1104" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_1" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 1 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG2" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG2" offset="0x1108" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_2" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 2 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG3" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG3" offset="0x110C" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_3" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 3 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG4" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG4" offset="0x1110" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_4" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 4 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG5" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG5" offset="0x1114" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_5" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 5 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG6" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG6" offset="0x1118" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_6" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 6 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG7" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG7" offset="0x111C" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_7" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 7 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG8" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG8" offset="0x1120" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_8" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 8 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG9" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_NEST_LEVEL_REG9" offset="0x1124" width="32" description="">
		<bitfield id="NEST_AUTO_OVR" width="1" begin="31" end="31" resetval="0x0" description=" Nesting Level Override Automatic" range="31" rwaccess="W"/> 
		<bitfield id="NEST_HINT_9" width="9" begin="8" end="0" resetval="0x256" description=" Host Int 9 Nesting Level" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_HINT_REG0" acronym="PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_HINT_REG0" offset="0x1500" width="32" description="">
		<bitfield id="ENABLE_HINT_9" width="1" begin="9" end="9" resetval="0x0" description=" Enable for Host Int 9" range="9" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_8" width="1" begin="8" end="8" resetval="0x0" description=" Enable for Host Int 8" range="8" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_7" width="1" begin="7" end="7" resetval="0x0" description=" Enable for Host Int 7" range="7" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_6" width="1" begin="6" end="6" resetval="0x0" description=" Enable for Host Int 6" range="6" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_5" width="1" begin="5" end="5" resetval="0x0" description=" Enable for Host Int 5" range="5" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_4" width="1" begin="4" end="4" resetval="0x0" description=" Enable for Host Int 4" range="4" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_3" width="1" begin="3" end="3" resetval="0x0" description=" Enable for Host Int 3" range="3" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_2" width="1" begin="2" end="2" resetval="0x0" description=" Enable for Host Int 2" range="2" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_1" width="1" begin="1" end="1" resetval="0x0" description=" Enable for Host Int 1" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE_HINT_0" width="1" begin="0" end="0" resetval="0x0" description=" Enable for Host Int 0" range="0" rwaccess="R/W"/>
	</register>
</module>