Analysis & Synthesis report for superEncriptador
Sat Oct 02 21:55:46 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for romXor:romXor|altsyncram:altsyncram_component|altsyncram_1if1:auto_generated
 14. Source assignments for romShift:romShift|altsyncram:altsyncram_component|altsyncram_6of1:auto_generated
 15. Source assignments for romSwap:romSwap|altsyncram:altsyncram_component|altsyncram_3lf1:auto_generated
 16. Source assignments for romDecXor:romDecXor|altsyncram:altsyncram_component|altsyncram_55g1:auto_generated
 17. Source assignments for romDecShift:romDecShift|altsyncram:altsyncram_component|altsyncram_abg1:auto_generated
 18. Source assignments for romDecSwap:romDecSwap|altsyncram:altsyncram_component|altsyncram_78g1:auto_generated
 19. Source assignments for ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated
 20. Parameter Settings for User Entity Instance: romXor:romXor|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: romShift:romShift|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: romSwap:romSwap|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: romDecXor:romDecXor|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: romDecShift:romDecShift|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: romDecSwap:romDecSwap|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: ram:ram|altsyncram:altsyncram_component
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "ram:ram"
 29. Port Connectivity Checks: "romDecSwap:romDecSwap"
 30. Port Connectivity Checks: "romDecShift:romDecShift"
 31. Port Connectivity Checks: "romDecXor:romDecXor"
 32. Port Connectivity Checks: "romSwap:romSwap"
 33. Port Connectivity Checks: "romShift:romShift"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Oct 02 21:55:46 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; superEncriptador                            ;
; Top-level Entity Name           ; superEncriptador                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7                                           ;
; Total pins                      ; 167                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 22,528                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; superEncriptador   ; superEncriptador   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; superEncriptador.sv              ; yes             ; User SystemVerilog HDL File            ; G:/arquiProyecto2/superEncriptador.sv                                        ;         ;
; romXor.v                         ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/romXor.v                                                   ;         ;
; romShift.v                       ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/romShift.v                                                 ;         ;
; romSwap.v                        ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/romSwap.v                                                  ;         ;
; romDecXor.v                      ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/romDecXor.v                                                ;         ;
; romDecShift.v                    ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/romDecShift.v                                              ;         ;
; romDecSwap.v                     ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/romDecSwap.v                                               ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File             ; G:/arquiProyecto2/ram.v                                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1if1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_1if1.tdf                                     ;         ;
; codexor.mif                      ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/codexor.mif                                                ;         ;
; db/altsyncram_6of1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_6of1.tdf                                     ;         ;
; codeshift.mif                    ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/codeshift.mif                                              ;         ;
; db/altsyncram_3lf1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_3lf1.tdf                                     ;         ;
; codeswap.mif                     ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/codeswap.mif                                               ;         ;
; db/altsyncram_55g1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_55g1.tdf                                     ;         ;
; codedecodexor.mif                ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/codedecodexor.mif                                          ;         ;
; db/altsyncram_abg1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_abg1.tdf                                     ;         ;
; codedecodeshift.mif              ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/codedecodeshift.mif                                        ;         ;
; db/altsyncram_78g1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_78g1.tdf                                     ;         ;
; codedecodeswap.mif               ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/codedecodeswap.mif                                         ;         ;
; db/altsyncram_fon1.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/arquiProyecto2/db/altsyncram_fon1.tdf                                     ;         ;
; ramImg.mif                       ; yes             ; Auto-Found Memory Initialization File  ; G:/arquiProyecto2/ramImg.mif                                                 ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 34         ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 59         ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 8          ;
;     -- 5 input functions                    ; 8          ;
;     -- 4 input functions                    ; 2          ;
;     -- <=3 input functions                  ; 41         ;
;                                             ;            ;
; Dedicated logic registers                   ; 7          ;
;                                             ;            ;
; I/O pins                                    ; 167        ;
; Total MLAB memory bits                      ; 0          ;
; Total block memory bits                     ; 22528      ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; wren~input ;
; Maximum fan-out                             ; 64         ;
; Total fan-out                               ; 1545       ;
; Average fan-out                             ; 3.02       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
; |superEncriptador                         ; 59 (59)             ; 7 (7)                     ; 22528             ; 0          ; 167  ; 0            ; |superEncriptador                                                                                        ; superEncriptador ; work         ;
;    |ram:ram|                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |superEncriptador|ram:ram                                                                                ; ram              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |superEncriptador|ram:ram|altsyncram:altsyncram_component                                                ; altsyncram       ; work         ;
;          |altsyncram_fon1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |superEncriptador|ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated                 ; altsyncram_fon1  ; work         ;
;    |romDecShift:romDecShift|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecShift:romDecShift                                                                ; romDecShift      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecShift:romDecShift|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;          |altsyncram_abg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecShift:romDecShift|altsyncram:altsyncram_component|altsyncram_abg1:auto_generated ; altsyncram_abg1  ; work         ;
;    |romDecSwap:romDecSwap|                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecSwap:romDecSwap                                                                  ; romDecSwap       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecSwap:romDecSwap|altsyncram:altsyncram_component                                  ; altsyncram       ; work         ;
;          |altsyncram_78g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecSwap:romDecSwap|altsyncram:altsyncram_component|altsyncram_78g1:auto_generated   ; altsyncram_78g1  ; work         ;
;    |romDecXor:romDecXor|                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecXor:romDecXor                                                                    ; romDecXor        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecXor:romDecXor|altsyncram:altsyncram_component                                    ; altsyncram       ; work         ;
;          |altsyncram_55g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romDecXor:romDecXor|altsyncram:altsyncram_component|altsyncram_55g1:auto_generated     ; altsyncram_55g1  ; work         ;
;    |romShift:romShift|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romShift:romShift                                                                      ; romShift         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romShift:romShift|altsyncram:altsyncram_component                                      ; altsyncram       ; work         ;
;          |altsyncram_6of1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romShift:romShift|altsyncram:altsyncram_component|altsyncram_6of1:auto_generated       ; altsyncram_6of1  ; work         ;
;    |romSwap:romSwap|                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romSwap:romSwap                                                                        ; romSwap          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romSwap:romSwap|altsyncram:altsyncram_component                                        ; altsyncram       ; work         ;
;          |altsyncram_3lf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romSwap:romSwap|altsyncram:altsyncram_component|altsyncram_3lf1:auto_generated         ; altsyncram_3lf1  ; work         ;
;    |romXor:romXor|                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romXor:romXor                                                                          ; romXor           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romXor:romXor|altsyncram:altsyncram_component                                          ; altsyncram       ; work         ;
;          |altsyncram_1if1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |superEncriptador|romXor:romXor|altsyncram:altsyncram_component|altsyncram_1if1:auto_generated           ; altsyncram_1if1  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port ; 256          ; 64           ; --           ; --           ; 16384 ; ramImg.mif          ;
; romDecShift:romDecShift|altsyncram:altsyncram_component|altsyncram_abg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 128          ; 8            ; --           ; --           ; 1024  ; codeDecodeShift.mif ;
; romDecSwap:romDecSwap|altsyncram:altsyncram_component|altsyncram_78g1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM         ; 128          ; 8            ; --           ; --           ; 1024  ; codeDecodeSwap.mif  ;
; romDecXor:romDecXor|altsyncram:altsyncram_component|altsyncram_55g1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM         ; 128          ; 8            ; --           ; --           ; 1024  ; codeDecodeXor.mif   ;
; romShift:romShift|altsyncram:altsyncram_component|altsyncram_6of1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM         ; 128          ; 8            ; --           ; --           ; 1024  ; codeShift.mif       ;
; romSwap:romSwap|altsyncram:altsyncram_component|altsyncram_3lf1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM         ; 128          ; 8            ; --           ; --           ; 1024  ; codeSwap.mif        ;
; romXor:romXor|altsyncram:altsyncram_component|altsyncram_1if1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM         ; 128          ; 8            ; --           ; --           ; 1024  ; codeXor.mif         ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|ram:ram                 ; ram.v           ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|romDecShift:romDecShift ; romDecShift.v   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|romDecSwap:romDecSwap   ; romDecSwap.v    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|romDecXor:romDecXor     ; romDecXor.v     ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|romShift:romShift       ; romShift.v      ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|romSwap:romSwap         ; romSwap.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |superEncriptador|romXor:romXor           ; romXor.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; actualInst[0]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[1]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[2]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[3]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[4]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[5]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[6]$latch                                 ; actualInst[15]      ; yes                    ;
; actualInst[7]$latch                                 ; actualInst[15]      ; yes                    ;
; flagXorRom                                          ; GND                 ; yes                    ;
; flagSwapRom                                         ; GND                 ; yes                    ;
; flagShiftRom                                        ; GND                 ; yes                    ;
; flagDecXorRom                                       ; GND                 ; yes                    ;
; flagDecShiftRom                                     ; GND                 ; yes                    ;
; flagDecSwapRom                                      ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |superEncriptador|actualInst[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for romXor:romXor|altsyncram:altsyncram_component|altsyncram_1if1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for romShift:romShift|altsyncram:altsyncram_component|altsyncram_6of1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for romSwap:romSwap|altsyncram:altsyncram_component|altsyncram_3lf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for romDecXor:romDecXor|altsyncram:altsyncram_component|altsyncram_55g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for romDecShift:romDecShift|altsyncram:altsyncram_component|altsyncram_abg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for romDecSwap:romDecSwap|altsyncram:altsyncram_component|altsyncram_78g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romXor:romXor|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; codeXor.mif          ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_1if1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romShift:romShift|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; codeShift.mif        ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6of1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romSwap:romSwap|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; codeSwap.mif         ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3lf1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romDecXor:romDecXor|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; codeDecodeXor.mif    ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_55g1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romDecShift:romDecShift|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; codeDecodeShift.mif  ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_abg1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: romDecSwap:romDecSwap|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; codeDecodeSwap.mif   ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_78g1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 64                   ; Signed Integer           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ramImg.mif           ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_fon1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 7                                                       ;
; Entity Instance                           ; romXor:romXor|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; romShift:romShift|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; romSwap:romSwap|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; romDecXor:romDecXor|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; romDecShift:romDecShift|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; romDecSwap:romDecSwap|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 128                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; ram:ram|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 64                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram"                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "romDecSwap:romDecSwap"                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "romDecShift:romDecShift"                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "romDecXor:romDecXor"                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "romSwap:romSwap"                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "romShift:romShift"                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 7                           ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 60                          ;
;     arith             ; 6                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 1                           ;
;     normal            ; 54                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 8                           ;
; boundary_port         ; 167                         ;
; stratixv_ram_block    ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Oct 02 21:55:39 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off superEncriptador -c superEncriptador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (10229): Verilog HDL Expression warning at superEncriptador.sv(115): truncated literal to match 7 bits File: G:/arquiProyecto2/superEncriptador.sv Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file superencriptador.sv
    Info (12023): Found entity 1: superEncriptador File: G:/arquiProyecto2/superEncriptador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file romxor.v
    Info (12023): Found entity 1: romXor File: G:/arquiProyecto2/romXor.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file romshift.v
    Info (12023): Found entity 1: romShift File: G:/arquiProyecto2/romShift.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file romswap.v
    Info (12023): Found entity 1: romSwap File: G:/arquiProyecto2/romSwap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file romdecxor.v
    Info (12023): Found entity 1: romDecXor File: G:/arquiProyecto2/romDecXor.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file romdecshift.v
    Info (12023): Found entity 1: romDecShift File: G:/arquiProyecto2/romDecShift.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file romdecswap.v
    Info (12023): Found entity 1: romDecSwap File: G:/arquiProyecto2/romDecSwap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: G:/arquiProyecto2/ram.v Line: 40
Info (12127): Elaborating entity "superEncriptador" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "flagXorRom", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "flagShiftRom", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "flagSwapRom", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "flagDecXorRom", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "flagDecShiftRom", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "flagDecSwapRom", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Warning (10240): Verilog HDL Always Construct warning at superEncriptador.sv(55): inferring latch(es) for variable "actualInst", which holds its previous value in one or more paths through the always construct File: G:/arquiProyecto2/superEncriptador.sv Line: 55
Info (10041): Inferred latch for "actualInst[0]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[1]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[2]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[3]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[4]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[5]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[6]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[7]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[8]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[9]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[10]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[11]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[12]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[13]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[14]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "actualInst[15]" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "flagDecSwapRom" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "flagDecShiftRom" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "flagDecXorRom" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "flagSwapRom" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "flagShiftRom" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (10041): Inferred latch for "flagXorRom" at superEncriptador.sv(64) File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (12128): Elaborating entity "romXor" for hierarchy "romXor:romXor" File: G:/arquiProyecto2/superEncriptador.sv Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "romXor:romXor|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romXor.v Line: 82
Info (12130): Elaborated megafunction instantiation "romXor:romXor|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romXor.v Line: 82
Info (12133): Instantiated megafunction "romXor:romXor|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/romXor.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "codeXor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1if1.tdf
    Info (12023): Found entity 1: altsyncram_1if1 File: G:/arquiProyecto2/db/altsyncram_1if1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1if1" for hierarchy "romXor:romXor|altsyncram:altsyncram_component|altsyncram_1if1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "romShift" for hierarchy "romShift:romShift" File: G:/arquiProyecto2/superEncriptador.sv Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "romShift:romShift|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romShift.v Line: 82
Info (12130): Elaborated megafunction instantiation "romShift:romShift|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romShift.v Line: 82
Info (12133): Instantiated megafunction "romShift:romShift|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/romShift.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "codeShift.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf
    Info (12023): Found entity 1: altsyncram_6of1 File: G:/arquiProyecto2/db/altsyncram_6of1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6of1" for hierarchy "romShift:romShift|altsyncram:altsyncram_component|altsyncram_6of1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "romSwap" for hierarchy "romSwap:romSwap" File: G:/arquiProyecto2/superEncriptador.sv Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "romSwap:romSwap|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romSwap.v Line: 82
Info (12130): Elaborated megafunction instantiation "romSwap:romSwap|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romSwap.v Line: 82
Info (12133): Instantiated megafunction "romSwap:romSwap|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/romSwap.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "codeSwap.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3lf1.tdf
    Info (12023): Found entity 1: altsyncram_3lf1 File: G:/arquiProyecto2/db/altsyncram_3lf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3lf1" for hierarchy "romSwap:romSwap|altsyncram:altsyncram_component|altsyncram_3lf1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "romDecXor" for hierarchy "romDecXor:romDecXor" File: G:/arquiProyecto2/superEncriptador.sv Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "romDecXor:romDecXor|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romDecXor.v Line: 82
Info (12130): Elaborated megafunction instantiation "romDecXor:romDecXor|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romDecXor.v Line: 82
Info (12133): Instantiated megafunction "romDecXor:romDecXor|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/romDecXor.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "codeDecodeXor.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_55g1.tdf
    Info (12023): Found entity 1: altsyncram_55g1 File: G:/arquiProyecto2/db/altsyncram_55g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_55g1" for hierarchy "romDecXor:romDecXor|altsyncram:altsyncram_component|altsyncram_55g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "romDecShift" for hierarchy "romDecShift:romDecShift" File: G:/arquiProyecto2/superEncriptador.sv Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "romDecShift:romDecShift|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romDecShift.v Line: 82
Info (12130): Elaborated megafunction instantiation "romDecShift:romDecShift|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romDecShift.v Line: 82
Info (12133): Instantiated megafunction "romDecShift:romDecShift|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/romDecShift.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "codeDecodeShift.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_abg1.tdf
    Info (12023): Found entity 1: altsyncram_abg1 File: G:/arquiProyecto2/db/altsyncram_abg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_abg1" for hierarchy "romDecShift:romDecShift|altsyncram:altsyncram_component|altsyncram_abg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "romDecSwap" for hierarchy "romDecSwap:romDecSwap" File: G:/arquiProyecto2/superEncriptador.sv Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "romDecSwap:romDecSwap|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romDecSwap.v Line: 82
Info (12130): Elaborated megafunction instantiation "romDecSwap:romDecSwap|altsyncram:altsyncram_component" File: G:/arquiProyecto2/romDecSwap.v Line: 82
Info (12133): Instantiated megafunction "romDecSwap:romDecSwap|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/romDecSwap.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "codeDecodeSwap.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_78g1.tdf
    Info (12023): Found entity 1: altsyncram_78g1 File: G:/arquiProyecto2/db/altsyncram_78g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_78g1" for hierarchy "romDecSwap:romDecSwap|altsyncram:altsyncram_component|altsyncram_78g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram" File: G:/arquiProyecto2/superEncriptador.sv Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram|altsyncram:altsyncram_component" File: G:/arquiProyecto2/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram:ram|altsyncram:altsyncram_component" File: G:/arquiProyecto2/ram.v Line: 86
Info (12133): Instantiated megafunction "ram:ram|altsyncram:altsyncram_component" with the following parameter: File: G:/arquiProyecto2/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ramImg.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fon1.tdf
    Info (12023): Found entity 1: altsyncram_fon1 File: G:/arquiProyecto2/db/altsyncram_fon1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fon1" for hierarchy "ram:ram|altsyncram:altsyncram_component|altsyncram_fon1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch actualInst[0]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[1]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[2]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[3]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[4]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[5]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[6]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13012): Latch actualInst[7]$latch has unsafe behavior File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13013): Ports D and ENA on the latch are fed by the same signal romSelect[2] File: G:/arquiProyecto2/superEncriptador.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "actualInst[8]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[9]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[10]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[11]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[12]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[13]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[14]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
    Warning (13410): Pin "actualInst[15]" is stuck at GND File: G:/arquiProyecto2/superEncriptador.sv Line: 64
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "address[8]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[9]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[10]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[11]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[12]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[13]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[14]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
    Warning (15610): No output dependent on input pin "address[15]" File: G:/arquiProyecto2/superEncriptador.sv Line: 6
Info (21057): Implemented 338 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 86 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 59 logic cells
    Info (21064): Implemented 112 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Sat Oct 02 21:55:46 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


