Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:22:04 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_29_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.799ns (23.844%)  route 2.552ns (76.156%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns = ( 6.183 - 4.000 ) 
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.836ns (routing 0.711ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.646ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=11417, routed)       1.836     2.773    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X145Y425       FDCE                                         r  Delay1No17_instance/Y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y425       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.852 r  Delay1No17_instance/Y_reg[17]/Q
                         net (fo=4, routed)           0.685     3.537    Delay1No16_instance/Y_reg[33]_0[17]
    SLICE_X133Y391       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     3.662 r  Delay1No16_instance/geqOp_carry__0_i_16__2/O
                         net (fo=1, routed)           0.013     3.675    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X133Y391       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.867 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.893    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X133Y392       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.945 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.482     4.427    Delay1No16_instance/CO[0]
    SLICE_X129Y414       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.479 f  Delay1No16_instance/shiftedFracY_d1[32]_i_5__2/O
                         net (fo=3, routed)           0.312     4.791    Delay1No16_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X129Y393       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     4.879 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.105     4.984    Delay1No16_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X129Y392       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.035 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__2/O
                         net (fo=32, routed)          0.340     5.375    Delay1No17_instance/Y_reg[23]_0
    SLICE_X133Y389       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     5.412 r  Delay1No17_instance/shiftedFracY_d1[17]_i_2__2/O
                         net (fo=5, routed)           0.232     5.644    Delay1No17_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X130Y391       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     5.767 r  Delay1No17_instance/shiftedFracY_d1[9]_i_1__2/O
                         net (fo=2, routed)           0.357     6.124    Sum10_3_impl_instance/FPAddSubOp_instance/level4__0[9]
    SLICE_X128Y389       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=11417, routed)       1.536     6.183    Sum10_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y389       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/C
                         clock pessimism              0.356     6.538    
                         clock uncertainty           -0.035     6.503    
    SLICE_X128Y389       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     6.528    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  0.404    




