
*** Running vivado
    with args -log tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tb.tcl -notrace
Command: synth_design -top tb -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8124 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 700.277 ; gain = 177.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tb' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/tb.vhd:41]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'shift_reg' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:34' bound to instance 'U1' of component 'shift_reg' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/tb.vhd:68]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:40]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FF' (1#1) [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:40]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:56]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/FF.vhd:34' bound to instance 'ELM' of component 'FF' [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (2#1) [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/shift_reg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tb' (3#1) [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/sources_1/new/tb.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 763.195 ; gain = 240.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 763.195 ; gain = 240.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 763.195 ; gain = 240.605
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DrexelStudy/ECE302/shiftregister/shiftregister.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 852.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 852.520 ; gain = 329.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 852.520 ; gain = 329.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 852.520 ; gain = 329.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'db_ns_reg' in module 'tb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 not_rdy |                              001 |                               00
                     rdy |                              010 |                               01
                   pulse |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'db_ns_reg' using encoding 'one-hot' in module 'tb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 852.520 ; gain = 329.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 852.520 ; gain = 329.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 857.898 ; gain = 335.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 857.898 ; gain = 335.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 867.430 ; gain = 344.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     1|
|3     |LUT5 |     3|
|4     |FDRE |    12|
|5     |IBUF |     4|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |    29|
|2     |  U1               |shift_reg |     8|
|3     |    \G0[0].G1.ELM  |FF        |     1|
|4     |    \G0[1].G1.ELM  |FF_0      |     1|
|5     |    \G0[2].G1.ELM  |FF_1      |     1|
|6     |    \G0[3].G1.ELM  |FF_2      |     1|
|7     |    \G0[4].G1.ELM  |FF_3      |     1|
|8     |    \G0[5].G1.ELM  |FF_4      |     1|
|9     |    \G0[6].G1.ELM  |FF_5      |     1|
|10    |    \G0[7].G2.ELM  |FF_6      |     1|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 883.230 ; gain = 271.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 883.230 ; gain = 360.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 897.098 ; gain = 606.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DrexelStudy/ECE302/shiftregister/shiftregister.runs/synth_1/tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_utilization_synth.rpt -pb tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 16:14:16 2019...
