/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [10:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_1z | in_data[78];
  assign celloutsig_0_3z = ~(in_data[8] ^ celloutsig_0_0z[0]);
  assign celloutsig_0_5z = ~(in_data[15] ^ celloutsig_0_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z ^ celloutsig_0_4z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ in_data[102]);
  assign celloutsig_1_10z = ~(celloutsig_1_4z[1] ^ celloutsig_1_6z[1]);
  reg [5:0] _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _07_ <= 6'h00;
    else _07_ <= { in_data[43:40], celloutsig_0_1z, celloutsig_0_8z };
  assign out_data[37:32] = _07_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_1_1z[10:7], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[129:122], celloutsig_1_3z } & celloutsig_1_1z[25:17];
  assign celloutsig_1_12z = { celloutsig_1_11z[3], celloutsig_1_8z, _00_, _00_ } / { 1'h1, celloutsig_1_1z[8:7], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_5z[9:0], celloutsig_1_12z } === in_data[144:123];
  assign celloutsig_1_0z = ! in_data[191:189];
  assign celloutsig_0_4z = celloutsig_0_2z[3] & ~(celloutsig_0_1z);
  assign celloutsig_1_1z = { in_data[122:98], celloutsig_1_0z } % { 1'h1, in_data[153:131], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_11z = - celloutsig_1_4z[7:1];
  assign celloutsig_0_1z = celloutsig_0_0z[10:2] !== celloutsig_0_0z[9:1];
  assign celloutsig_0_2z = celloutsig_0_0z[6:0] | in_data[62:56];
  assign celloutsig_1_8z = & { celloutsig_1_4z[6:1], _00_ };
  assign celloutsig_1_19z = & { celloutsig_1_16z[3], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[14:4] >> in_data[37:27];
  assign celloutsig_0_11z = { celloutsig_0_0z[8:3], celloutsig_0_8z } >> { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_6z = in_data[117:113] << { celloutsig_1_5z[10:8], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = { _00_[4:1], celloutsig_1_0z } << { _00_[3:0], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_1z[17:9] << { celloutsig_1_4z[8:1], celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_1z[14:4], celloutsig_1_0z, celloutsig_1_3z } <<< { celloutsig_1_4z[8], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~((celloutsig_1_1z[0] & celloutsig_1_11z[2]) | celloutsig_1_8z);
  assign { out_data[136:128], out_data[96], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
