sp2
latency
throughput
subsystem
switch
ibm
message
upgrade
interchange
benchmarks
collective
communication
gregorio
passing
processors
processor
interconnection
benchmark
beivide
irvine
software
researcher
supercomputing
assessing
massively
massive
communication subsystem
parallel applications
message length
performance switch
latency and
new switch
th o
long messages
point communication
message passing
interchange of
high performance
point communications
sp2 communication
native version
execution times
ibm sp2
average values
collective operations
new version
frequent interchange
parallel simulator
sp2 configurations
nas parallel
parallel benchmarks
parallel computer
throughput of
message size
applications requiring
asymptotic throughput
obtained running
grain parallel
interconnection network
ibm s
running parallel
execution time
built around
fine grain
difference discretization
mpi collective
message interface
numeric applications
communication tests
latency reduction
passing networks
software elements
32 kb
noticeably reduced
channel controller
simulated computational
acknowledgements section
parallel application
several mpi
communication software
approximately factored
passing paradigm
interchange very
random traffic
one half
point to point
latency and throughput
high performance switch
latency s message
version of mpi
message length kb
throughput mb s
native version of
sp2 communication subsystem
execution times of
grain parallel applications
n v4 throughput
length kb region
switch and adapters
message length figure
messages are short
results obtained running
frequent interchange of
v4 throughput mb
nas parallel benchmarks
new version of
obtained running the
sp2 parallel computer
change in the
hardware and software
one half of
performance of parallel
finite difference discretization
several mpi collective
reduction of latency
mpi collective operations
message passing networks
average values are
parallel applications the
asymptotic throughput of
characterization of latency
experiment a significant
v4 native version
implicit finite difference
running parallel applications
micro channel controller
regions that correspond
offers several alternatives
bi directional ports
equations resulting from
simulated computational fluid
performance switch which
latency is noticeably
communication subsystem we
throughput are the
times of parallel
message passing paradigm
difference discretization of
components of latency
point communication a
new communication subsystem
mpps including the
parallel applications is
regarding the hardware
communication subsystem will
mpi and mpl
3 parallel applications
achieved throughput is
large data structures
communication a first
fitted to equation
parallel applications in
reductions in execution
introduction of the
increase the throughput
communication subsystem of
run parallel applications
