#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0030E590 .scope module, "testorgate" "testorgate" 2 16;
 .timescale 0 0;
v00303160_0 .var "a", 0 0;
v003031B8_0 .var "b", 0 0;
v00303210_0 .net "s", 0 0, L_0030E6A0; 1 drivers
S_00302C58 .scope module, "OR1" "orgate" 2 21, 2 9, S_0030E590;
 .timescale 0 0;
L_0030E6A0 .functor OR 1, v00303160_0, v003031B8_0, C4<0>, C4<0>;
v00302CE0_0 .net "p", 0 0, v00303160_0; 1 drivers
v00302D38_0 .net "q", 0 0, v003031B8_0; 1 drivers
v00303108_0 .alias "s", 0 0, v00303210_0;
S_0030E618 .scope begin, "start" "start" 2 23, 2 23, S_0030E590;
 .timescale 0 0;
    .scope S_0030E590;
T_0 ;
    %fork t_1, S_0030E618;
    %jmp t_0;
    .scope S_0030E618;
t_1 ;
    %set/v v00303160_0, 0, 1;
    %set/v v003031B8_0, 0, 1;
    %end;
    .scope S_0030E590;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0030E590;
T_1 ;
    %vpi_call 2 28 "$display", "Exemplo0004 - Pedro Henrique Vilar Locatelli - 427453";
    %vpi_call 2 29 "$display", "Test OR gate";
    %vpi_call 2 30 "$display", "\012a & b = s\012";
    %set/v v00303160_0, 0, 1;
    %set/v v003031B8_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 32 "$display", "%b & %b = %b", v00303160_0, v003031B8_0, v00303210_0;
    %set/v v00303160_0, 0, 1;
    %set/v v003031B8_0, 1, 1;
    %delay 1, 0;
    %vpi_call 2 34 "$display", "%b & %b = %b", v00303160_0, v003031B8_0, v00303210_0;
    %set/v v00303160_0, 1, 1;
    %set/v v003031B8_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "%b & %b = %b", v00303160_0, v003031B8_0, v00303210_0;
    %set/v v00303160_0, 1, 1;
    %set/v v003031B8_0, 1, 1;
    %delay 1, 0;
    %vpi_call 2 38 "$display", "%b & %b = %b", v00303160_0, v003031B8_0, v00303210_0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Brock\pedLoc\Aulas\puccdc2\terrorVerilog\Guia01\Exemplo0004.v";
