{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623784358061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623784358077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 20:12:37 2021 " "Processing started: Tue Jun 15 20:12:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623784358077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784358077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dilation_filter_tb -c dilation_filter_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off dilation_filter_tb -c dilation_filter_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784358077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623784358578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623784358578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution3x3_dilation.v 1 1 " "Found 1 design units, including 1 entities, in source file convolution3x3_dilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution3x3_dilation " "Found entity 1: convolution3x3_dilation" {  } { { "convolution3x3_dilation.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilation_filter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dilation_filter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dilation_filter_tb " "Found entity 1: dilation_filter_tb" {  } { { "dilation_filter_tb.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer3x3_1bit " "Found entity 1: line_buffer3x3_1bit" {  } { { "line_buffer3x3_1bit.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_pixel_valid dilation_filter_tb.v(157) " "Verilog HDL Implicit Net warning at dilation_filter_tb.v(157): created implicit net for \"i_pixel_valid\"" {  } { { "dilation_filter_tb.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixelEnable_check dilation_filter_tb.v(162) " "Verilog HDL Implicit Net warning at dilation_filter_tb.v(162): created implicit net for \"pixelEnable_check\"" {  } { { "dilation_filter_tb.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/dilation_filter_tb.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution3x3_dilation " "Elaborating entity \"convolution3x3_dilation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623784370519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer3x3_1bit line_buffer3x3_1bit:lbuff " "Elaborating entity \"line_buffer3x3_1bit\" for hierarchy \"line_buffer3x3_1bit:lbuff\"" {  } { { "convolution3x3_dilation.v" "lbuff" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/convolution3x3_dilation.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "line_buffer3x3_1bit.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "line_buffer3x3_1bit.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623784370657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623784370657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623784370657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623784370657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 9 " "Parameter \"tap_distance\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623784370657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623784370657 ""}  } { { "line_buffer3x3_1bit.v" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/line_buffer3x3_1bit.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623784370657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dru.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dru.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dru " "Found entity 1: shift_taps_dru" {  } { { "db/shift_taps_dru.tdf" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/shift_taps_dru.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_dru line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated " "Elaborating entity \"shift_taps_dru\" for hierarchy \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5c1 " "Found entity 1: altsyncram_j5c1" {  } { { "db/altsyncram_j5c1.tdf" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/altsyncram_j5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5c1 line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|altsyncram_j5c1:altsyncram2 " "Elaborating entity \"altsyncram_j5c1\" for hierarchy \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|altsyncram_j5c1:altsyncram2\"" {  } { { "db/shift_taps_dru.tdf" "altsyncram2" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/shift_taps_dru.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_14f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_14f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_14f " "Found entity 1: cntr_14f" {  } { { "db/cntr_14f.tdf" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/cntr_14f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_14f line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|cntr_14f:cntr1 " "Elaborating entity \"cntr_14f\" for hierarchy \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|cntr_14f:cntr1\"" {  } { { "db/shift_taps_dru.tdf" "cntr1" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/shift_taps_dru.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/cmpr_frb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_frb line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|cntr_14f:cntr1\|cmpr_frb:cmpr7 " "Elaborating entity \"cmpr_frb\" for hierarchy \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|cntr_14f:cntr1\|cmpr_frb:cmpr7\"" {  } { { "db/cntr_14f.tdf" "cmpr7" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/cntr_14f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_njg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_njg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_njg " "Found entity 1: cntr_njg" {  } { { "db/cntr_njg.tdf" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/cntr_njg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623784370916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784370916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_njg line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|cntr_njg:cntr3 " "Elaborating entity \"cntr_njg\" for hierarchy \"line_buffer3x3_1bit:lbuff\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_dru:auto_generated\|cntr_njg:cntr3\"" {  } { { "db/shift_taps_dru.tdf" "cntr3" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/shift_taps_dru.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784370916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623784371460 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_dru.tdf" "" { Text "C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/morph_filter/dilation/db/shift_taps_dru.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1623784371470 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1623784371470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623784371577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623784371963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623784372140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623784372140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623784372208 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623784372208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623784372208 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623784372208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623784372208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623784372230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 20:12:52 2021 " "Processing ended: Tue Jun 15 20:12:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623784372230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623784372230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623784372230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623784372230 ""}
