#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014e28dcea50 .scope module, "uart_transmitter_tb" "uart_transmitter_tb" 2 6;
 .timescale -9 -12;
P_0000014e28d883a0 .param/l "NUM_DATA" 0 2 11, +C4<00000000000000000000000100000000>;
P_0000014e28d883d8 .param/l "PERIOD" 0 2 10, +C4<00000000000000000000000000001010>;
v0000014e28e48f20_0 .net "baud_rate_signal", 0 0, L_0000014e28e490d0;  1 drivers
v0000014e28e48fc0_0 .var "clk", 0 0;
v0000014e28e480c0_0 .var/i "count", 31 0;
v0000014e28e48340_0 .var "data", 7 0;
v0000014e28e48d40_0 .var/i "error", 31 0;
v0000014e28e48a20_0 .var/i "i", 31 0;
v0000014e28e483e0_0 .var/i "j", 31 0;
v0000014e28e48980_0 .var/i "k", 31 0;
v0000014e28e48b60_0 .var "rst", 0 0;
v0000014e28e48c00 .array "solution", 255 0, 9 0;
v0000014e28e48ca0_0 .var "start", 0 0;
v0000014e28e4a070_0 .net "uart_tx", 0 0, v0000014e28e488e0_0;  1 drivers
E_0000014e28dcfac0 .event posedge, v0000014e28de05b0_0;
E_0000014e28dd0240 .event anyedge, v0000014e28de05b0_0;
E_0000014e28dd02c0 .event anyedge, v0000014e28e48840_0;
E_0000014e28dd04c0 .event anyedge, v0000014e28e48de0_0;
S_0000014e28ddcb50 .scope module, "ins1" "baud_rate_generator" 2 32, 3 1 0, S_0000014e28dcea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_rate_signal";
P_0000014e28dd0340 .param/l "BAUD_RATE_NUMBER" 0 3 6, C4<00000000010100>;
v0000014e28dcc530_0 .net *"_ivl_0", 31 0, L_0000014e28e49cb0;  1 drivers
L_0000014e291d0088 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014e28dcc8f0_0 .net *"_ivl_3", 17 0, L_0000014e291d0088;  1 drivers
L_0000014e291d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014e28d87350_0 .net/2u *"_ivl_4", 31 0, L_0000014e291d00d0;  1 drivers
v0000014e28de05b0_0 .net "baud_rate_signal", 0 0, L_0000014e28e490d0;  alias, 1 drivers
v0000014e28d86f10_0 .net "clk", 0 0, v0000014e28e48fc0_0;  1 drivers
v0000014e28e48200_0 .var "count", 13 0;
v0000014e28e48de0_0 .net "rst", 0 0, v0000014e28e48b60_0;  1 drivers
E_0000014e28dd0380 .event posedge, v0000014e28e48de0_0, v0000014e28d86f10_0;
L_0000014e28e49cb0 .concat [ 14 18 0 0], v0000014e28e48200_0, L_0000014e291d0088;
L_0000014e28e490d0 .cmp/eq 32, L_0000014e28e49cb0, L_0000014e291d00d0;
S_0000014e28ddcce0 .scope module, "ins2" "uart_transmitter" 2 37, 4 1 0, S_0000014e28dcea50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "baud_rate_signal";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0000014e28d886a0 .param/l "idle" 0 4 10, +C4<00000000000000000000000000000000>;
P_0000014e28d886d8 .param/l "transmit" 0 4 11, +C4<00000000000000000000000000000001>;
v0000014e28e48480_0 .net "baud_rate_signal", 0 0, L_0000014e28e490d0;  alias, 1 drivers
v0000014e28e48520_0 .var "bit_counter", 3 0;
v0000014e28e48660_0 .net "clk", 0 0, v0000014e28e48fc0_0;  alias, 1 drivers
v0000014e28e485c0_0 .var "d", 9 0;
v0000014e28e48e80_0 .net "data", 7 0, v0000014e28e48340_0;  1 drivers
v0000014e28e482a0_0 .var "next_bit_counter", 3 0;
v0000014e28e487a0_0 .var "next_state", 0 0;
v0000014e28e48700_0 .net "rst", 0 0, v0000014e28e48b60_0;  alias, 1 drivers
v0000014e28e48840_0 .net "start", 0 0, v0000014e28e48ca0_0;  1 drivers
v0000014e28e48ac0_0 .var "state", 0 0;
v0000014e28e488e0_0 .var "uart_tx", 0 0;
v0000014e28e48160_0 .var "uart_tx_local", 0 0;
E_0000014e28dcffc0 .event posedge, v0000014e28d86f10_0;
E_0000014e28dd00c0/0 .event anyedge, v0000014e28e48ac0_0, v0000014e28e48840_0, v0000014e28de05b0_0, v0000014e28e48520_0;
E_0000014e28dd00c0/1 .event anyedge, v0000014e28e485c0_0;
E_0000014e28dd00c0 .event/or E_0000014e28dd00c0/0, E_0000014e28dd00c0/1;
E_0000014e28dd05c0 .event anyedge, v0000014e28e48840_0, v0000014e28e48e80_0;
    .scope S_0000014e28ddcb50;
T_0 ;
    %wait E_0000014e28dd0380;
    %load/vec4 v0000014e28e48de0_0;
    %load/vec4 v0000014e28de05b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 20, 0, 14;
    %assign/vec4 v0000014e28e48200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014e28e48200_0;
    %subi 1, 0, 14;
    %assign/vec4 v0000014e28e48200_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014e28ddcce0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014e28e48520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e48ac0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000014e28ddcce0;
T_2 ;
    %wait E_0000014e28dd05c0;
    %load/vec4 v0000014e28e48840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000014e28e48e80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000014e28e485c0_0, 0, 10;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000014e28e485c0_0, 0, 10;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000014e28ddcce0;
T_3 ;
    %wait E_0000014e28dd00c0;
    %load/vec4 v0000014e28e48ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000014e28e48840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e487a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e48160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014e28e482a0_0, 0, 4;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e487a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e48160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014e28e482a0_0, 0, 4;
T_3.4 ;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000014e28e48480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v0000014e28e48520_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e487a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e48160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014e28e482a0_0, 0, 4;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e487a0_0, 0, 1;
    %load/vec4 v0000014e28e485c0_0;
    %load/vec4 v0000014e28e48520_0;
    %part/u 1;
    %store/vec4 v0000014e28e48160_0, 0, 1;
    %load/vec4 v0000014e28e48520_0;
    %addi 1, 0, 4;
    %store/vec4 v0000014e28e482a0_0, 0, 4;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000014e28e48520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e48160_0, 0, 1;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000014e28e485c0_0;
    %load/vec4 v0000014e28e48520_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0000014e28e48160_0, 0, 1;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e487a0_0, 0, 1;
    %load/vec4 v0000014e28e48520_0;
    %store/vec4 v0000014e28e482a0_0, 0, 4;
T_3.6 ;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014e28ddcce0;
T_4 ;
    %wait E_0000014e28dcffc0;
    %load/vec4 v0000014e28e48700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e28e48ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014e28e48520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e28e488e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014e28e487a0_0;
    %assign/vec4 v0000014e28e48ac0_0, 0;
    %load/vec4 v0000014e28e482a0_0;
    %assign/vec4 v0000014e28e48520_0, 0;
    %load/vec4 v0000014e28e48160_0;
    %assign/vec4 v0000014e28e488e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014e28dcea50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e48fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e48ca0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000014e28dcea50;
T_6 ;
    %vpi_call 2 28 "$readmemb", "solution.dat", v0000014e28e48c00 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000014e28dcea50;
T_7 ;
    %vpi_call 2 48 "$dumpfile", "uart_transmitter_tb.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000014e28dcea50;
T_8 ;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0000014e28e48fc0_0;
    %inv;
    %store/vec4 v0000014e28e48fc0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000014e28dcea50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e48b60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e48b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e28e48b60_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000014e28dcea50;
T_10 ;
T_10.0 ;
    %load/vec4 v0000014e28e48b60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.1, 6;
    %wait E_0000014e28dd04c0;
    %jmp T_10.0;
T_10.1 ;
T_10.2 ;
    %load/vec4 v0000014e28e48b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.3, 6;
    %wait E_0000014e28dd04c0;
    %jmp T_10.2;
T_10.3 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e28e48ca0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000014e28dcea50;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e28e480c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014e28e48340_0, 0, 8;
T_11.0 ;
    %load/vec4 v0000014e28e48ca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.1, 6;
    %wait E_0000014e28dd02c0;
    %jmp T_11.0;
T_11.1 ;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e28e48a20_0, 0, 32;
T_11.3 ;
    %load/vec4 v0000014e28e48a20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.4, 5;
    %wait E_0000014e28dcfac0;
    %load/vec4 v0000014e28e480c0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.5, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e28e480c0_0, 0, 32;
    %load/vec4 v0000014e28e48340_0;
    %addi 1, 0, 8;
    %store/vec4 v0000014e28e48340_0, 0, 8;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0000014e28e480c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e28e480c0_0, 0, 32;
    %load/vec4 v0000014e28e48340_0;
    %store/vec4 v0000014e28e48340_0, 0, 8;
T_11.6 ;
    %load/vec4 v0000014e28e48a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e28e48a20_0, 0, 32;
    %jmp T_11.3;
T_11.4 ;
    %jmp T_11.2;
    %end;
    .thread T_11;
    .scope S_0000014e28dcea50;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e28e48d40_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000014e28e48f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.1, 6;
    %wait E_0000014e28dd0240;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e28e483e0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000014e28e483e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e28e48980_0, 0, 32;
T_12.4 ;
    %load/vec4 v0000014e28e48980_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_12.5, 5;
    %wait E_0000014e28dcfac0;
    %load/vec4 v0000014e28e4a070_0;
    %ix/getv/s 4, v0000014e28e483e0_0;
    %load/vec4a v0000014e28e48c00, 4;
    %load/vec4 v0000014e28e48980_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0000014e28e48d40_0;
    %store/vec4 v0000014e28e48d40_0, 0, 32;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000014e28e48d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e28e48d40_0, 0, 32;
    %vpi_call 2 108 "$display", "pattern number No.%d, bit.%d is wrong at time:%t", v0000014e28e483e0_0, v0000014e28e48980_0, $time {0 0 0};
    %ix/getv/s 4, v0000014e28e483e0_0;
    %load/vec4a v0000014e28e48c00, 4;
    %load/vec4 v0000014e28e48980_0;
    %part/s 1;
    %vpi_call 2 109 "$display", "your answer is %b, but the correct answer is %b", v0000014e28e4a070_0, S<0,vec4,u1> {1 0 0};
T_12.7 ;
    %load/vec4 v0000014e28e48980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e28e48980_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %load/vec4 v0000014e28e483e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e28e483e0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %load/vec4 v0000014e28e48d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 2 114 "$display", "Your answer is correct!" {0 0 0};
    %jmp T_12.9;
T_12.8 ;
    %vpi_call 2 116 "$display", "Your answer is wrong!" {0 0 0};
T_12.9 ;
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_transmitter_tb.v";
    "./baud_rate_generator.v";
    "./uart_transmitter.v";
