
Smart fuses.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004498  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004654  08004654  00014654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800470c  0800470c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800470c  0800470c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800470c  0800470c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800470c  0800470c  0001470c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08004714  08004714  00014714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800471c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  20000070  0800478c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  0800478c  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020ff2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035e1  00000000  00000000  00041092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  00044678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  00045490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030b8c  00000000  00000000  00046190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fdf3  00000000  00000000  00076d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b889  00000000  00000000  00086b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a2398  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b7c  00000000  00000000  001a23e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000070 	.word	0x20000070
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800463c 	.word	0x0800463c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000074 	.word	0x20000074
 80001f8:	0800463c 	.word	0x0800463c

080001fc <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000200:	4b16      	ldr	r3, [pc, #88]	; (800025c <MX_CAN1_Init+0x60>)
 8000202:	4a17      	ldr	r2, [pc, #92]	; (8000260 <MX_CAN1_Init+0x64>)
 8000204:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 64;
 8000206:	4b15      	ldr	r3, [pc, #84]	; (800025c <MX_CAN1_Init+0x60>)
 8000208:	2240      	movs	r2, #64	; 0x40
 800020a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800020c:	4b13      	ldr	r3, [pc, #76]	; (800025c <MX_CAN1_Init+0x60>)
 800020e:	2200      	movs	r2, #0
 8000210:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000212:	4b12      	ldr	r3, [pc, #72]	; (800025c <MX_CAN1_Init+0x60>)
 8000214:	2200      	movs	r2, #0
 8000216:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000218:	4b10      	ldr	r3, [pc, #64]	; (800025c <MX_CAN1_Init+0x60>)
 800021a:	2200      	movs	r2, #0
 800021c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800021e:	4b0f      	ldr	r3, [pc, #60]	; (800025c <MX_CAN1_Init+0x60>)
 8000220:	2200      	movs	r2, #0
 8000222:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000224:	4b0d      	ldr	r3, [pc, #52]	; (800025c <MX_CAN1_Init+0x60>)
 8000226:	2200      	movs	r2, #0
 8000228:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800022a:	4b0c      	ldr	r3, [pc, #48]	; (800025c <MX_CAN1_Init+0x60>)
 800022c:	2200      	movs	r2, #0
 800022e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000230:	4b0a      	ldr	r3, [pc, #40]	; (800025c <MX_CAN1_Init+0x60>)
 8000232:	2200      	movs	r2, #0
 8000234:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000236:	4b09      	ldr	r3, [pc, #36]	; (800025c <MX_CAN1_Init+0x60>)
 8000238:	2200      	movs	r2, #0
 800023a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800023c:	4b07      	ldr	r3, [pc, #28]	; (800025c <MX_CAN1_Init+0x60>)
 800023e:	2200      	movs	r2, #0
 8000240:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000242:	4b06      	ldr	r3, [pc, #24]	; (800025c <MX_CAN1_Init+0x60>)
 8000244:	2200      	movs	r2, #0
 8000246:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000248:	4804      	ldr	r0, [pc, #16]	; (800025c <MX_CAN1_Init+0x60>)
 800024a:	f002 faf3 	bl	8002834 <HAL_CAN_Init>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d001      	beq.n	8000258 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000254:	f001 ff28 	bl	80020a8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000258:	bf00      	nop
 800025a:	bd80      	pop	{r7, pc}
 800025c:	2000008c 	.word	0x2000008c
 8000260:	40006400 	.word	0x40006400

08000264 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b08a      	sub	sp, #40	; 0x28
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800026c:	f107 0314 	add.w	r3, r7, #20
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a20      	ldr	r2, [pc, #128]	; (8000304 <HAL_CAN_MspInit+0xa0>)
 8000282:	4293      	cmp	r3, r2
 8000284:	d139      	bne.n	80002fa <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000286:	4b20      	ldr	r3, [pc, #128]	; (8000308 <HAL_CAN_MspInit+0xa4>)
 8000288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800028a:	4a1f      	ldr	r2, [pc, #124]	; (8000308 <HAL_CAN_MspInit+0xa4>)
 800028c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000290:	6593      	str	r3, [r2, #88]	; 0x58
 8000292:	4b1d      	ldr	r3, [pc, #116]	; (8000308 <HAL_CAN_MspInit+0xa4>)
 8000294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800029a:	613b      	str	r3, [r7, #16]
 800029c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800029e:	4b1a      	ldr	r3, [pc, #104]	; (8000308 <HAL_CAN_MspInit+0xa4>)
 80002a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002a2:	4a19      	ldr	r2, [pc, #100]	; (8000308 <HAL_CAN_MspInit+0xa4>)
 80002a4:	f043 0301 	orr.w	r3, r3, #1
 80002a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002aa:	4b17      	ldr	r3, [pc, #92]	; (8000308 <HAL_CAN_MspInit+0xa4>)
 80002ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002ae:	f003 0301 	and.w	r3, r3, #1
 80002b2:	60fb      	str	r3, [r7, #12]
 80002b4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80002b6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80002ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002bc:	2302      	movs	r3, #2
 80002be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c0:	2300      	movs	r3, #0
 80002c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80002c4:	2303      	movs	r3, #3
 80002c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80002c8:	2309      	movs	r3, #9
 80002ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002cc:	f107 0314 	add.w	r3, r7, #20
 80002d0:	4619      	mov	r1, r3
 80002d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002d6:	f002 fef3 	bl	80030c0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80002da:	2200      	movs	r2, #0
 80002dc:	2100      	movs	r1, #0
 80002de:	2014      	movs	r0, #20
 80002e0:	f002 feb7 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80002e4:	2014      	movs	r0, #20
 80002e6:	f002 fed0 	bl	800308a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80002ea:	2200      	movs	r2, #0
 80002ec:	2100      	movs	r1, #0
 80002ee:	2015      	movs	r0, #21
 80002f0:	f002 feaf 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80002f4:	2015      	movs	r0, #21
 80002f6:	f002 fec8 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80002fa:	bf00      	nop
 80002fc:	3728      	adds	r7, #40	; 0x28
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	40006400 	.word	0x40006400
 8000308:	40021000 	.word	0x40021000

0800030c <_ZN16SmartFuseHandlerILm4EE9handleAllEv>:
{
	return this->fuses[size_t(fuse)].current;
}

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::handleAll()
 800030c:	b580      	push	{r7, lr}
 800030e:	b088      	sub	sp, #32
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 8000314:	2300      	movs	r3, #0
 8000316:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	617b      	str	r3, [r7, #20]
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	4618      	mov	r0, r3
 8000320:	f001 f9fc 	bl	800171c <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 8000324:	61b8      	str	r0, [r7, #24]
 8000326:	697b      	ldr	r3, [r7, #20]
 8000328:	4618      	mov	r0, r3
 800032a:	f001 fa03 	bl	8001734 <_ZN3etl7ivectorI9SmartFuseE3endEv>
 800032e:	6138      	str	r0, [r7, #16]
 8000330:	69ba      	ldr	r2, [r7, #24]
 8000332:	693b      	ldr	r3, [r7, #16]
 8000334:	429a      	cmp	r2, r3
 8000336:	d00f      	beq.n	8000358 <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x4c>
 8000338:	69bb      	ldr	r3, [r7, #24]
 800033a:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.handle();
 800033c:	68f8      	ldr	r0, [r7, #12]
 800033e:	f000 fbed 	bl	8000b1c <_ZN9SmartFuse6handleEv>
 8000342:	4603      	mov	r3, r0
 8000344:	72fb      	strb	r3, [r7, #11]
		if(x != SmartFuseState::Ok) result = x;
 8000346:	7afb      	ldrb	r3, [r7, #11]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x44>
 800034c:	7afb      	ldrb	r3, [r7, #11]
 800034e:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 8000350:	69bb      	ldr	r3, [r7, #24]
 8000352:	3390      	adds	r3, #144	; 0x90
 8000354:	61bb      	str	r3, [r7, #24]
 8000356:	e7eb      	b.n	8000330 <_ZN16SmartFuseHandlerILm4EE9handleAllEv+0x24>
	}

	return result;
 8000358:	7ffb      	ldrb	r3, [r7, #31]
}
 800035a:	4618      	mov	r0, r3
 800035c:	3720      	adds	r7, #32
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}

08000362 <_ZN16SmartFuseHandlerILm4EE7initAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::initAll()
 8000362:	b580      	push	{r7, lr}
 8000364:	b088      	sub	sp, #32
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 800036a:	2300      	movs	r3, #0
 800036c:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	617b      	str	r3, [r7, #20]
 8000372:	697b      	ldr	r3, [r7, #20]
 8000374:	4618      	mov	r0, r3
 8000376:	f001 f9d1 	bl	800171c <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 800037a:	61b8      	str	r0, [r7, #24]
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4618      	mov	r0, r3
 8000380:	f001 f9d8 	bl	8001734 <_ZN3etl7ivectorI9SmartFuseE3endEv>
 8000384:	6138      	str	r0, [r7, #16]
 8000386:	69ba      	ldr	r2, [r7, #24]
 8000388:	693b      	ldr	r3, [r7, #16]
 800038a:	429a      	cmp	r2, r3
 800038c:	d00f      	beq.n	80003ae <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x4c>
 800038e:	69bb      	ldr	r3, [r7, #24]
 8000390:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.init();
 8000392:	68f8      	ldr	r0, [r7, #12]
 8000394:	f000 fb67 	bl	8000a66 <_ZN9SmartFuse4initEv>
 8000398:	4603      	mov	r3, r0
 800039a:	72fb      	strb	r3, [r7, #11]
		if(x != SmartFuseState::Ok) result = x;
 800039c:	7afb      	ldrb	r3, [r7, #11]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x44>
 80003a2:	7afb      	ldrb	r3, [r7, #11]
 80003a4:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 80003a6:	69bb      	ldr	r3, [r7, #24]
 80003a8:	3390      	adds	r3, #144	; 0x90
 80003aa:	61bb      	str	r3, [r7, #24]
 80003ac:	e7eb      	b.n	8000386 <_ZN16SmartFuseHandlerILm4EE7initAllEv+0x24>
	}

	return result;
 80003ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	3720      	adds	r7, #32
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <_ZN16SmartFuseHandlerILm4EE9enableAllEv>:

template <uint32_t num_of_sf>
SmartFuseState SmartFuseHandler<num_of_sf>::enableAll()
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b088      	sub	sp, #32
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
{
	SmartFuseState result = SmartFuseState::Ok;
 80003c0:	2300      	movs	r3, #0
 80003c2:	77fb      	strb	r3, [r7, #31]

	for(auto &smart_fuse : smart_fuses)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	617b      	str	r3, [r7, #20]
 80003c8:	697b      	ldr	r3, [r7, #20]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f001 f9a6 	bl	800171c <_ZN3etl7ivectorI9SmartFuseE5beginEv>
 80003d0:	61b8      	str	r0, [r7, #24]
 80003d2:	697b      	ldr	r3, [r7, #20]
 80003d4:	4618      	mov	r0, r3
 80003d6:	f001 f9ad 	bl	8001734 <_ZN3etl7ivectorI9SmartFuseE3endEv>
 80003da:	6138      	str	r0, [r7, #16]
 80003dc:	69ba      	ldr	r2, [r7, #24]
 80003de:	693b      	ldr	r3, [r7, #16]
 80003e0:	429a      	cmp	r2, r3
 80003e2:	d012      	beq.n	800040a <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x52>
 80003e4:	69bb      	ldr	r3, [r7, #24]
 80003e6:	60fb      	str	r3, [r7, #12]
	{
		SmartFuseState x = smart_fuse.enable();
 80003e8:	68f8      	ldr	r0, [r7, #12]
 80003ea:	f000 fb57 	bl	8000a9c <_ZN9SmartFuse6enableEv>
 80003ee:	4603      	mov	r3, r0
 80003f0:	72fb      	strb	r3, [r7, #11]
		HAL_Delay(5);
 80003f2:	2005      	movs	r0, #5
 80003f4:	f002 f9fa 	bl	80027ec <HAL_Delay>
		if(x != SmartFuseState::Ok) result = x;
 80003f8:	7afb      	ldrb	r3, [r7, #11]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x4a>
 80003fe:	7afb      	ldrb	r3, [r7, #11]
 8000400:	77fb      	strb	r3, [r7, #31]
	for(auto &smart_fuse : smart_fuses)
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	3390      	adds	r3, #144	; 0x90
 8000406:	61bb      	str	r3, [r7, #24]
 8000408:	e7e8      	b.n	80003dc <_ZN16SmartFuseHandlerILm4EE9enableAllEv+0x24>
	}

	return result;
 800040a:	7ffb      	ldrb	r3, [r7, #31]
}
 800040c:	4618      	mov	r0, r3
 800040e:	3720      	adds	r7, #32
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}

08000414 <_ZN16SmartFuseHandlerILm4EE9getStatesEv>:

	return result;
}

template <uint32_t num_of_sf>
std::array < SmartFuseState, num_of_sf >  SmartFuseHandler<num_of_sf>::getStates()
 8000414:	b5b0      	push	{r4, r5, r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
{
	std::array < SmartFuseState, num_of_sf > x;

	for(size_t i = 0; i < num_of_sf; i++)
 800041c:	2300      	movs	r3, #0
 800041e:	617b      	str	r3, [r7, #20]
 8000420:	697b      	ldr	r3, [r7, #20]
 8000422:	2b03      	cmp	r3, #3
 8000424:	d815      	bhi.n	8000452 <_ZN16SmartFuseHandlerILm4EE9getStatesEv+0x3e>
	{
		x[i] = this->smart_fuses[i].getState();
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6979      	ldr	r1, [r7, #20]
 800042a:	4618      	mov	r0, r3
 800042c:	f001 f99d 	bl	800176a <_ZN3etl7ivectorI9SmartFuseEixEj>
 8000430:	4605      	mov	r5, r0
 8000432:	f107 030c 	add.w	r3, r7, #12
 8000436:	6979      	ldr	r1, [r7, #20]
 8000438:	4618      	mov	r0, r3
 800043a:	f001 f987 	bl	800174c <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>
 800043e:	4604      	mov	r4, r0
 8000440:	4628      	mov	r0, r5
 8000442:	f000 fddf 	bl	8001004 <_ZNK9SmartFuse8getStateEv>
 8000446:	4603      	mov	r3, r0
 8000448:	7023      	strb	r3, [r4, #0]
	for(size_t i = 0; i < num_of_sf; i++)
 800044a:	697b      	ldr	r3, [r7, #20]
 800044c:	3301      	adds	r3, #1
 800044e:	617b      	str	r3, [r7, #20]
 8000450:	e7e6      	b.n	8000420 <_ZN16SmartFuseHandlerILm4EE9getStatesEv+0xc>
	}

	return x;
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	613b      	str	r3, [r7, #16]
 8000456:	2300      	movs	r3, #0
 8000458:	7c3a      	ldrb	r2, [r7, #16]
 800045a:	f362 0307 	bfi	r3, r2, #0, #8
 800045e:	7c7a      	ldrb	r2, [r7, #17]
 8000460:	f362 230f 	bfi	r3, r2, #8, #8
 8000464:	7cba      	ldrb	r2, [r7, #18]
 8000466:	f362 4317 	bfi	r3, r2, #16, #8
 800046a:	7cfa      	ldrb	r2, [r7, #19]
 800046c:	f362 631f 	bfi	r3, r2, #24, #8
}
 8000470:	4618      	mov	r0, r3
 8000472:	3718      	adds	r7, #24
 8000474:	46bd      	mov	sp, r7
 8000476:	bdb0      	pop	{r4, r5, r7, pc}

08000478 <_ZN16SmartFuseHandlerILm4EE16getChanelsStatesEv>:

template <uint32_t num_of_sf>
std::array < std::array < FuseState, 6 >, num_of_sf > SmartFuseHandler<num_of_sf>::getChanelsStates()
 8000478:	b5b0      	push	{r4, r5, r7, lr}
 800047a:	b086      	sub	sp, #24
 800047c:	af00      	add	r7, sp, #0
 800047e:	60f8      	str	r0, [r7, #12]
 8000480:	60b9      	str	r1, [r7, #8]
{
	std::array < std::array < FuseState, 6 >, num_of_sf > x;

	for(size_t i = 0; i < num_of_sf; i++)
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]
 8000486:	697b      	ldr	r3, [r7, #20]
 8000488:	2b03      	cmp	r3, #3
 800048a:	d819      	bhi.n	80004c0 <_ZN16SmartFuseHandlerILm4EE16getChanelsStatesEv+0x48>
	{
		x[i] = this->smart_fuses[i].getFuseStates();
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	6979      	ldr	r1, [r7, #20]
 8000490:	4618      	mov	r0, r3
 8000492:	f001 f96a 	bl	800176a <_ZN3etl7ivectorI9SmartFuseEixEj>
 8000496:	4604      	mov	r4, r0
 8000498:	6979      	ldr	r1, [r7, #20]
 800049a:	68f8      	ldr	r0, [r7, #12]
 800049c:	f001 f978 	bl	8001790 <_ZNSt5arrayIS_I9FuseStateLj6EELj4EEixEj>
 80004a0:	4605      	mov	r5, r0
 80004a2:	463b      	mov	r3, r7
 80004a4:	4621      	mov	r1, r4
 80004a6:	4618      	mov	r0, r3
 80004a8:	f000 fdb9 	bl	800101e <_ZN9SmartFuse13getFuseStatesEv>
 80004ac:	462a      	mov	r2, r5
 80004ae:	463b      	mov	r3, r7
 80004b0:	6819      	ldr	r1, [r3, #0]
 80004b2:	6011      	str	r1, [r2, #0]
 80004b4:	889b      	ldrh	r3, [r3, #4]
 80004b6:	8093      	strh	r3, [r2, #4]
	for(size_t i = 0; i < num_of_sf; i++)
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	3301      	adds	r3, #1
 80004bc:	617b      	str	r3, [r7, #20]
 80004be:	e7e2      	b.n	8000486 <_ZN16SmartFuseHandlerILm4EE16getChanelsStatesEv+0xe>
	}

	return x;
 80004c0:	bf00      	nop
}
 80004c2:	68f8      	ldr	r0, [r7, #12]
 80004c4:	3718      	adds	r7, #24
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bdb0      	pop	{r4, r5, r7, pc}

080004ca <_ZNK3etl7ibitset5countEv>:
    }

    //*************************************************************************
    /// Count the number of bits set.
    //*************************************************************************
    size_t count() const
 80004ca:	b580      	push	{r7, lr}
 80004cc:	b084      	sub	sp, #16
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
    {
      size_t n = 0UL;
 80004d2:	2300      	movs	r3, #0
 80004d4:	60fb      	str	r3, [r7, #12]

      for (size_t i = 0UL; i < SIZE; ++i)
 80004d6:	2300      	movs	r3, #0
 80004d8:	60bb      	str	r3, [r7, #8]
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	689b      	ldr	r3, [r3, #8]
 80004de:	68ba      	ldr	r2, [r7, #8]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d210      	bcs.n	8000506 <_ZNK3etl7ibitset5countEv+0x3c>
      {
        n += etl::count_bits(pdata[i]);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	68da      	ldr	r2, [r3, #12]
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	4413      	add	r3, r2
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	4618      	mov	r0, r3
 80004f0:	f001 f86a 	bl	80015c8 <_ZN3etl10count_bitsIhEENS_9enable_ifIXaaaasrNS_11is_integralIT_EE5valuesrNS_11is_unsignedIS3_EE5valueeqsrNS_15integral_limitsIS3_EE4bitsLj8EEhE4typeES3_>
 80004f4:	4603      	mov	r3, r0
 80004f6:	461a      	mov	r2, r3
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	4413      	add	r3, r2
 80004fc:	60fb      	str	r3, [r7, #12]
      for (size_t i = 0UL; i < SIZE; ++i)
 80004fe:	68bb      	ldr	r3, [r7, #8]
 8000500:	3301      	adds	r3, #1
 8000502:	60bb      	str	r3, [r7, #8]
 8000504:	e7e9      	b.n	80004da <_ZNK3etl7ibitset5countEv+0x10>
      }

      return n;
 8000506:	68fb      	ldr	r3, [r7, #12]
    }
 8000508:	4618      	mov	r0, r3
 800050a:	3710      	adds	r7, #16
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <_ZN3etl7ibitset5resetEv>:
    }

    //*************************************************************************
    /// Resets the bitset.
    //*************************************************************************
    ibitset& reset()
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
    {
      for (size_t i = 0UL; i < SIZE; ++i)
 8000518:	2300      	movs	r3, #0
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	689b      	ldr	r3, [r3, #8]
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	429a      	cmp	r2, r3
 8000524:	d209      	bcs.n	800053a <_ZN3etl7ibitset5resetEv+0x2a>
      {
        pdata[i] = ALL_CLEAR;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	68da      	ldr	r2, [r3, #12]
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	4413      	add	r3, r2
 800052e:	2200      	movs	r2, #0
 8000530:	701a      	strb	r2, [r3, #0]
      for (size_t i = 0UL; i < SIZE; ++i)
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	3301      	adds	r3, #1
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	e7f0      	b.n	800051c <_ZN3etl7ibitset5resetEv+0xc>
      }

      return *this;
 800053a:	687b      	ldr	r3, [r7, #4]
    }
 800053c:	4618      	mov	r0, r3
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <_ZN3etl7ibitset10initialiseEy>:
  protected:

    //*************************************************************************
    /// Initialise from an unsigned long long.
    //*************************************************************************
    ibitset& initialise(unsigned long long value)
 8000548:	b580      	push	{r7, lr}
 800054a:	b086      	sub	sp, #24
 800054c:	af00      	add	r7, sp, #0
 800054e:	60f8      	str	r0, [r7, #12]
 8000550:	e9c7 2300 	strd	r2, r3, [r7]
    {
      reset();
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f7ff ffdb 	bl	8000510 <_ZN3etl7ibitset5resetEv>

      const size_t SHIFT = (integral_limits<unsigned long long>::bits <= (int)BITS_PER_ELEMENT) ? 0 : BITS_PER_ELEMENT;
 800055a:	2308      	movs	r3, #8
 800055c:	613b      	str	r3, [r7, #16]
      {
        pdata[0] = element_t(value);
      }
      else
      {
        size_t i = 0UL;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]

        while ((value != 0) && (i < SIZE))
 8000562:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000566:	4313      	orrs	r3, r2
 8000568:	d019      	beq.n	800059e <_ZN3etl7ibitset10initialiseEy+0x56>
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	689b      	ldr	r3, [r3, #8]
 800056e:	697a      	ldr	r2, [r7, #20]
 8000570:	429a      	cmp	r2, r3
 8000572:	d214      	bcs.n	800059e <_ZN3etl7ibitset10initialiseEy+0x56>
        {
          pdata[i++] = value & ALL_SET;
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	68da      	ldr	r2, [r3, #12]
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	1c59      	adds	r1, r3, #1
 800057c:	6179      	str	r1, [r7, #20]
 800057e:	4413      	add	r3, r2
 8000580:	783a      	ldrb	r2, [r7, #0]
 8000582:	701a      	strb	r2, [r3, #0]
          value = value >> SHIFT;
 8000584:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000588:	f04f 0200 	mov.w	r2, #0
 800058c:	f04f 0300 	mov.w	r3, #0
 8000590:	0a02      	lsrs	r2, r0, #8
 8000592:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000596:	0a0b      	lsrs	r3, r1, #8
 8000598:	e9c7 2300 	strd	r2, r3, [r7]
        while ((value != 0) && (i < SIZE))
 800059c:	e7e1      	b.n	8000562 <_ZN3etl7ibitset10initialiseEy+0x1a>
        }
      }

      pdata[SIZE - 1] &= TOP_MASK;
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	68da      	ldr	r2, [r3, #12]
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	689b      	ldr	r3, [r3, #8]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	4413      	add	r3, r2
 80005aa:	7819      	ldrb	r1, [r3, #0]
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	781a      	ldrb	r2, [r3, #0]
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	68d8      	ldr	r0, [r3, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	3b01      	subs	r3, #1
 80005ba:	4403      	add	r3, r0
 80005bc:	400a      	ands	r2, r1
 80005be:	b2d2      	uxtb	r2, r2
 80005c0:	701a      	strb	r2, [r3, #0]

      return *this;
 80005c2:	68fb      	ldr	r3, [r7, #12]
    }
 80005c4:	4618      	mov	r0, r3
 80005c6:	3718      	adds	r7, #24
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <_ZN3etl7ibitsetC1EjjPh>:
    }

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    ibitset(size_t nbits_, size_t size_, element_t* pdata_)
 80005cc:	b480      	push	{r7}
 80005ce:	b087      	sub	sp, #28
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	603b      	str	r3, [r7, #0]
      : NBITS(nbits_),
        SIZE(size_),
        pdata(pdata_)
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	68ba      	ldr	r2, [r7, #8]
 80005de:	605a      	str	r2, [r3, #4]
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	683a      	ldr	r2, [r7, #0]
 80005ea:	60da      	str	r2, [r3, #12]
    {
      size_t allocated_bits = SIZE * BITS_PER_ELEMENT;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	689b      	ldr	r3, [r3, #8]
 80005f0:	00db      	lsls	r3, r3, #3
 80005f2:	617b      	str	r3, [r7, #20]
      size_t top_mask_shift = ((BITS_PER_ELEMENT - (allocated_bits - NBITS)) % BITS_PER_ELEMENT);
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	685a      	ldr	r2, [r3, #4]
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	1ad3      	subs	r3, r2, r3
 80005fc:	f003 0307 	and.w	r3, r3, #7
 8000600:	613b      	str	r3, [r7, #16]
      TOP_MASK = element_t(top_mask_shift == 0 ? ALL_SET : ~(ALL_SET << top_mask_shift));
 8000602:	693b      	ldr	r3, [r7, #16]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d007      	beq.n	8000618 <_ZN3etl7ibitsetC1EjjPh+0x4c>
 8000608:	22ff      	movs	r2, #255	; 0xff
 800060a:	693b      	ldr	r3, [r7, #16]
 800060c:	fa02 f303 	lsl.w	r3, r2, r3
 8000610:	b2db      	uxtb	r3, r3
 8000612:	43db      	mvns	r3, r3
 8000614:	b2da      	uxtb	r2, r3
 8000616:	e000      	b.n	800061a <_ZN3etl7ibitsetC1EjjPh+0x4e>
 8000618:	22ff      	movs	r2, #255	; 0xff
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	701a      	strb	r2, [r3, #0]
    }
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	4618      	mov	r0, r3
 8000622:	371c      	adds	r7, #28
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <_ZN3etl7ibitsetD1Ev>:
    virtual ~ibitset()
    {
    }
#else
  protected:
    ~ibitset()
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    {
    }
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4618      	mov	r0, r3
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr

08000642 <_ZN3etl6bitsetILj8EED1Ev>:
  /// Does not use std::string.
  ///\tparam MAXN The number of bits.
  ///\ingroup bitset
  //*************************************************************************
  template <const size_t MAXN>
  class bitset : public etl::ibitset
 8000642:	b580      	push	{r7, lr}
 8000644:	b082      	sub	sp, #8
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff ffed 	bl	800062c <_ZN3etl7ibitsetD1Ev>
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4618      	mov	r0, r3
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}

0800065c <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev>:
   *
   *  @tparam  Tp  Type of element. Required to be a complete type.
   *  @tparam  Nm  Number of elements.
  */
  template<typename _Tp, std::size_t _Nm>
    struct array
 800065c:	b590      	push	{r4, r7, lr}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d00a      	beq.n	8000680 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x24>
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	429c      	cmp	r4, r3
 8000674:	d004      	beq.n	8000680 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x24>
 8000676:	3c14      	subs	r4, #20
 8000678:	4620      	mov	r0, r4
 800067a:	f7ff ffe2 	bl	8000642 <_ZN3etl6bitsetILj8EED1Ev>
 800067e:	e7f7      	b.n	8000670 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev+0x14>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4618      	mov	r0, r3
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	bd90      	pop	{r4, r7, pc}

0800068a <_ZL11checkParitySt5arrayIhLj3EE>:
{
 800068a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800068e:	b097      	sub	sp, #92	; 0x5c
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	size_t buff = 0;
 8000694:	2300      	movs	r3, #0
 8000696:	657b      	str	r3, [r7, #84]	; 0x54
	std::array< etl::bitset<8>, 3 > bits { x[0], x[1], x[2] };
 8000698:	f107 0408 	add.w	r4, r7, #8
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f000 ffb8 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80006a6:	4603      	mov	r3, r0
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	2200      	movs	r2, #0
 80006ae:	461d      	mov	r5, r3
 80006b0:	4616      	mov	r6, r2
 80006b2:	462a      	mov	r2, r5
 80006b4:	4633      	mov	r3, r6
 80006b6:	4620      	mov	r0, r4
 80006b8:	f000 ffbc 	bl	8001634 <_ZN3etl6bitsetILj8EEC1Ey>
 80006bc:	3414      	adds	r4, #20
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	2101      	movs	r1, #1
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 ffa7 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80006c8:	4603      	mov	r3, r0
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2200      	movs	r2, #0
 80006d0:	469a      	mov	sl, r3
 80006d2:	4693      	mov	fp, r2
 80006d4:	4652      	mov	r2, sl
 80006d6:	465b      	mov	r3, fp
 80006d8:	4620      	mov	r0, r4
 80006da:	f000 ffab 	bl	8001634 <_ZN3etl6bitsetILj8EEC1Ey>
 80006de:	3414      	adds	r4, #20
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2102      	movs	r1, #2
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 ff96 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80006ea:	4603      	mov	r3, r0
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	2200      	movs	r2, #0
 80006f2:	4698      	mov	r8, r3
 80006f4:	4691      	mov	r9, r2
 80006f6:	4642      	mov	r2, r8
 80006f8:	464b      	mov	r3, r9
 80006fa:	4620      	mov	r0, r4
 80006fc:	f000 ff9a 	bl	8001634 <_ZN3etl6bitsetILj8EEC1Ey>
	for (auto &bit : bits) buff += bit.count();
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000706:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000708:	f000 ffac 	bl	8001664 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE5beginEv>
 800070c:	6538      	str	r0, [r7, #80]	; 0x50
 800070e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8000710:	f000 ffb4 	bl	800167c <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE3endEv>
 8000714:	64b8      	str	r0, [r7, #72]	; 0x48
 8000716:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800071a:	429a      	cmp	r2, r3
 800071c:	d00d      	beq.n	800073a <_ZL11checkParitySt5arrayIhLj3EE+0xb0>
 800071e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000720:	647b      	str	r3, [r7, #68]	; 0x44
 8000722:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff fed0 	bl	80004ca <_ZNK3etl7ibitset5countEv>
 800072a:	4602      	mov	r2, r0
 800072c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800072e:	4413      	add	r3, r2
 8000730:	657b      	str	r3, [r7, #84]	; 0x54
 8000732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000734:	3314      	adds	r3, #20
 8000736:	653b      	str	r3, [r7, #80]	; 0x50
 8000738:	e7ed      	b.n	8000716 <_ZL11checkParitySt5arrayIhLj3EE+0x8c>
	return (buff % 2 == 0);
 800073a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	2b00      	cmp	r3, #0
 8000742:	bf0c      	ite	eq
 8000744:	2301      	moveq	r3, #1
 8000746:	2300      	movne	r3, #0
 8000748:	b2dc      	uxtb	r4, r3
	std::array< etl::bitset<8>, 3 > bits { x[0], x[1], x[2] };
 800074a:	f107 0308 	add.w	r3, r7, #8
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff ff84 	bl	800065c <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EED1Ev>
	return (buff % 2 == 0);
 8000754:	4623      	mov	r3, r4
}
 8000756:	4618      	mov	r0, r3
 8000758:	375c      	adds	r7, #92	; 0x5c
 800075a:	46bd      	mov	sp, r7
 800075c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000760 <_ZL18calculateParityBitRSt5arrayIhLj3EE>:
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	data[2] &= ~(1 << 0);
 8000768:	2102      	movs	r1, #2
 800076a:	6878      	ldr	r0, [r7, #4]
 800076c:	f000 ff53 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000770:	4603      	mov	r3, r0
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	f022 0201 	bic.w	r2, r2, #1
 8000778:	b2d2      	uxtb	r2, r2
 800077a:	701a      	strb	r2, [r3, #0]
	if (checkParity(data)) data[2] |= (1 << 0);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781a      	ldrb	r2, [r3, #0]
 8000780:	7859      	ldrb	r1, [r3, #1]
 8000782:	0209      	lsls	r1, r1, #8
 8000784:	430a      	orrs	r2, r1
 8000786:	789b      	ldrb	r3, [r3, #2]
 8000788:	041b      	lsls	r3, r3, #16
 800078a:	431a      	orrs	r2, r3
 800078c:	2300      	movs	r3, #0
 800078e:	f362 0317 	bfi	r3, r2, #0, #24
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff ff79 	bl	800068a <_ZL11checkParitySt5arrayIhLj3EE>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d009      	beq.n	80007b2 <_ZL18calculateParityBitRSt5arrayIhLj3EE+0x52>
 800079e:	2102      	movs	r1, #2
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f000 ff38 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80007a6:	4603      	mov	r3, r0
 80007a8:	781a      	ldrb	r2, [r3, #0]
 80007aa:	f042 0201 	orr.w	r2, r2, #1
 80007ae:	b2d2      	uxtb	r2, r2
 80007b0:	701a      	strb	r2, [r3, #0]
}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>:
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
 80007c2:	6039      	str	r1, [r7, #0]
	this->last_gsb = x[0];
 80007c4:	463b      	mov	r3, r7
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f000 ff24 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80007ce:	4603      	mov	r3, r0
 80007d0:	781a      	ldrb	r2, [r3, #0]
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	705a      	strb	r2, [r3, #1]
	if(x[0] & 0b10000000) return SmartFuseState::Ok; 		//at the beginning to save some computing time
 80007d6:	463b      	mov	r3, r7
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f000 ff1b 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80007e0:	4603      	mov	r3, r0
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	09db      	lsrs	r3, r3, #7
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x3a>
 80007f0:	2300      	movs	r3, #0
 80007f2:	e07e      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000001) return SmartFuseState::FailSafe;
 80007f4:	463b      	mov	r3, r7
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f000 ff0c 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80007fe:	4603      	mov	r3, r0
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	2b00      	cmp	r3, #0
 8000808:	bf14      	ite	ne
 800080a:	2301      	movne	r3, #1
 800080c:	2300      	moveq	r3, #0
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x5e>
 8000814:	2307      	movs	r3, #7
 8000816:	e06c      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000010) return SmartFuseState::OLOFF;
 8000818:	463b      	mov	r3, r7
 800081a:	2100      	movs	r1, #0
 800081c:	4618      	mov	r0, r3
 800081e:	f000 fefa 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000822:	4603      	mov	r3, r0
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	2b00      	cmp	r3, #0
 800082c:	bf14      	ite	ne
 800082e:	2301      	movne	r3, #1
 8000830:	2300      	moveq	r3, #0
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x82>
 8000838:	2306      	movs	r3, #6
 800083a:	e05a      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00000100) return SmartFuseState::LatchOff;
 800083c:	463b      	mov	r3, r7
 800083e:	2100      	movs	r1, #0
 8000840:	4618      	mov	r0, r3
 8000842:	f000 fee8 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000846:	4603      	mov	r3, r0
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	2b00      	cmp	r3, #0
 8000850:	bf14      	ite	ne
 8000852:	2301      	movne	r3, #1
 8000854:	2300      	moveq	r3, #0
 8000856:	b2db      	uxtb	r3, r3
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xa6>
 800085c:	2305      	movs	r3, #5
 800085e:	e048      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00001000) return SmartFuseState::TempFail;
 8000860:	463b      	mov	r3, r7
 8000862:	2100      	movs	r1, #0
 8000864:	4618      	mov	r0, r3
 8000866:	f000 fed6 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 800086a:	4603      	mov	r3, r0
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	f003 0308 	and.w	r3, r3, #8
 8000872:	2b00      	cmp	r3, #0
 8000874:	bf14      	ite	ne
 8000876:	2301      	movne	r3, #1
 8000878:	2300      	moveq	r3, #0
 800087a:	b2db      	uxtb	r3, r3
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xca>
 8000880:	2304      	movs	r3, #4
 8000882:	e036      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00010000) return SmartFuseState::OTPLVDS;
 8000884:	463b      	mov	r3, r7
 8000886:	2100      	movs	r1, #0
 8000888:	4618      	mov	r0, r3
 800088a:	f000 fec4 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 800088e:	4603      	mov	r3, r0
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	f003 0310 	and.w	r3, r3, #16
 8000896:	2b00      	cmp	r3, #0
 8000898:	bf14      	ite	ne
 800089a:	2301      	movne	r3, #1
 800089c:	2300      	moveq	r3, #0
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0xee>
 80008a4:	2303      	movs	r3, #3
 80008a6:	e024      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b00100000) return SmartFuseState::SPIError;
 80008a8:	463b      	mov	r3, r7
 80008aa:	2100      	movs	r1, #0
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 feb2 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80008b2:	4603      	mov	r3, r0
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	f003 0320 	and.w	r3, r3, #32
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	bf14      	ite	ne
 80008be:	2301      	movne	r3, #1
 80008c0:	2300      	moveq	r3, #0
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x112>
 80008c8:	2302      	movs	r3, #2
 80008ca:	e012      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	if(x[0] & 0b01000000) return SmartFuseState::ResetState;
 80008cc:	463b      	mov	r3, r7
 80008ce:	2100      	movs	r1, #0
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 fea0 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80008d6:	4603      	mov	r3, r0
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008de:	2b00      	cmp	r3, #0
 80008e0:	bf14      	ite	ne
 80008e2:	2301      	movne	r3, #1
 80008e4:	2300      	moveq	r3, #0
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x136>
 80008ec:	2301      	movs	r3, #1
 80008ee:	e000      	b.n	80008f2 <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE+0x138>
	return SmartFuseState::NotResponding;
 80008f0:	2308      	movs	r3, #8
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <_ZN9SmartFuse4FuseC1Ev>:
SmartFuse::Fuse::Fuse()
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b082      	sub	sp, #8
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	3304      	adds	r3, #4
 8000906:	4618      	mov	r0, r3
 8000908:	f000 fec5 	bl	8001696 <_ZNSt4pairIttEC1IttLb1EEEv>
	active = false;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2200      	movs	r2, #0
 8000910:	701a      	strb	r2, [r3, #0]
	current = 0x0000;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2200      	movs	r2, #0
 8000916:	805a      	strh	r2, [r3, #2]
	state = FuseState::Ok;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2200      	movs	r2, #0
 800091c:	721a      	strb	r2, [r3, #8]
}
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4618      	mov	r0, r3
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEC1Ev>:
 8000928:	b5b0      	push	{r4, r5, r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2405      	movs	r4, #5
 8000934:	461d      	mov	r5, r3
 8000936:	2c00      	cmp	r4, #0
 8000938:	db05      	blt.n	8000946 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEC1Ev+0x1e>
 800093a:	4628      	mov	r0, r5
 800093c:	f7ff ffdd 	bl	80008fa <_ZN9SmartFuse4FuseC1Ev>
 8000940:	350a      	adds	r5, #10
 8000942:	3c01      	subs	r4, #1
 8000944:	e7f7      	b.n	8000936 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEC1Ev+0xe>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4618      	mov	r0, r3
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bdb0      	pop	{r4, r5, r7, pc}

08000950 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK13FusesSettings>:
SmartFuse::SmartFuse(const GPIO_TypeDef * const port, const uint32_t pin, const SPI_HandleTypeDef * const hspi, const FusesSettings &fuses_settings) :
 8000950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000952:	b087      	sub	sp, #28
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
 800095c:	603b      	str	r3, [r7, #0]
					 port(port), pin(pin), hspi(hspi), fuses_settings(fuses_settings), toggle(false)
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	3308      	adds	r3, #8
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff ffda 	bl	8000928 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEC1Ev>
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	68ba      	ldr	r2, [r7, #8]
 8000978:	645a      	str	r2, [r3, #68]	; 0x44
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	683a      	ldr	r2, [r7, #0]
 800097e:	649a      	str	r2, [r3, #72]	; 0x48
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8000986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000988:	4610      	mov	r0, r2
 800098a:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800098e:	4602      	mov	r2, r0
 8000990:	4619      	mov	r1, r3
 8000992:	f8d1 c000 	ldr.w	ip, [r1]
 8000996:	684e      	ldr	r6, [r1, #4]
 8000998:	688d      	ldr	r5, [r1, #8]
 800099a:	68c9      	ldr	r1, [r1, #12]
 800099c:	f8c2 c000 	str.w	ip, [r2]
 80009a0:	6056      	str	r6, [r2, #4]
 80009a2:	6095      	str	r5, [r2, #8]
 80009a4:	60d1      	str	r1, [r2, #12]
 80009a6:	3310      	adds	r3, #16
 80009a8:	3010      	adds	r0, #16
 80009aa:	42a3      	cmp	r3, r4
 80009ac:	d1ef      	bne.n	800098e <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK13FusesSettings+0x3e>
 80009ae:	4602      	mov	r2, r0
 80009b0:	6819      	ldr	r1, [r3, #0]
 80009b2:	6011      	str	r1, [r2, #0]
 80009b4:	889b      	ldrh	r3, [r3, #4]
 80009b6:	8093      	strh	r3, [r2, #4]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	3384      	adds	r3, #132	; 0x84
 80009bc:	4618      	mov	r0, r3
 80009be:	f001 fe4b 	bl	8002658 <_ZN5TimerC1Ev>
	for (int i = 0; i < 6; i++)
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	2b05      	cmp	r3, #5
 80009ca:	dc22      	bgt.n	8000a12 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK13FusesSettings+0xc2>
		this->fuses[i].clamping_currents = fuses_settings.clamping_currents[i];
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	3308      	adds	r3, #8
 80009d0:	697a      	ldr	r2, [r7, #20]
 80009d2:	4611      	mov	r1, r2
 80009d4:	4618      	mov	r0, r3
 80009d6:	f000 fe6f 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 80009da:	4603      	mov	r3, r0
 80009dc:	1d18      	adds	r0, r3, #4
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3306      	adds	r3, #6
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80009e6:	4413      	add	r3, r2
 80009e8:	3306      	adds	r3, #6
 80009ea:	4619      	mov	r1, r3
 80009ec:	f000 fe73 	bl	80016d6 <_ZNSt4pairIttEaSERKS0_>
		this->fuses[i].active = fuses_settings.active[i];
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	3308      	adds	r3, #8
 80009f4:	697a      	ldr	r2, [r7, #20]
 80009f6:	4611      	mov	r1, r2
 80009f8:	4618      	mov	r0, r3
 80009fa:	f000 fe5d 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 80009fe:	4601      	mov	r1, r0
 8000a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	4413      	add	r3, r2
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	700b      	strb	r3, [r1, #0]
	for (int i = 0; i < 6; i++)
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	617b      	str	r3, [r7, #20]
 8000a10:	e7d9      	b.n	80009c6 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK13FusesSettings+0x76>
	slaveDeselect();
 8000a12:	68f8      	ldr	r0, [r7, #12]
 8000a14:	f000 f816 	bl	8000a44 <_ZN9SmartFuse13slaveDeselectEv>
}
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	371c      	adds	r7, #28
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a22 <_ZN9SmartFuse11slaveSelectEv>:
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, GPIO_PIN_RESET);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	2200      	movs	r2, #0
 8000a36:	4619      	mov	r1, r3
 8000a38:	f002 fcec 	bl	8003414 <HAL_GPIO_WritePin>
}
 8000a3c:	bf00      	nop
 8000a3e:	3708      	adds	r7, #8
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <_ZN9SmartFuse13slaveDeselectEv>:
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, GPIO_PIN_SET);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	2201      	movs	r2, #1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f002 fcdb 	bl	8003414 <HAL_GPIO_WritePin>
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <_ZN9SmartFuse4initEv>:
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b082      	sub	sp, #8
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
	this->reset();
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f000 fb1a 	bl	80010a8 <_ZN9SmartFuse5resetEv>
	this->setUpAllDutyCycles();
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	f000 fb85 	bl	8001184 <_ZN9SmartFuse18setUpAllDutyCyclesEv>
	this->setUpAllSamplingModes();
 8000a7a:	6878      	ldr	r0, [r7, #4]
 8000a7c:	f000 fbd8 	bl	8001230 <_ZN9SmartFuse21setUpAllSamplingModesEv>
	this->setUpAllLatchOffTimers();
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f000 fc49 	bl	8001318 <_ZN9SmartFuse22setUpAllLatchOffTimersEv>
	this->setUpAllChanelsStates();
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f000 fcce 	bl	8001428 <_ZN9SmartFuse21setUpAllChanelsStatesEv>
	return this->state;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <_ZN9SmartFuse6enableEv>:
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	tx_data = { WRITE_RAM(0x14), 1 << 6, 0 };
 8000aa4:	4a1b      	ldr	r2, [pc, #108]	; (8000b14 <_ZN9SmartFuse6enableEv+0x78>)
 8000aa6:	f107 030c 	add.w	r3, r7, #12
 8000aaa:	6812      	ldr	r2, [r2, #0]
 8000aac:	4611      	mov	r1, r2
 8000aae:	8019      	strh	r1, [r3, #0]
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	0c12      	lsrs	r2, r2, #16
 8000ab4:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	461a      	mov	r2, r3
 8000abc:	68f9      	ldr	r1, [r7, #12]
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	f000 fd0e 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data = { WRITE_RAM(0x14), 1 << 3, 0 };
 8000ac4:	4a14      	ldr	r2, [pc, #80]	; (8000b18 <_ZN9SmartFuse6enableEv+0x7c>)
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	6812      	ldr	r2, [r2, #0]
 8000acc:	4611      	mov	r1, r2
 8000ace:	8019      	strh	r1, [r3, #0]
 8000ad0:	3302      	adds	r3, #2
 8000ad2:	0c12      	lsrs	r2, r2, #16
 8000ad4:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	461a      	mov	r2, r3
 8000adc:	68f9      	ldr	r1, [r7, #12]
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f000 fcfe 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->watch_dog.restart();
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3384      	adds	r3, #132	; 0x84
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f001 fdc6 	bl	800267a <_ZN5Timer7restartEv>
	this->toggle = false;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
	this->state = getGSB(rx_data);
 8000af4:	68b9      	ldr	r1, [r7, #8]
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff fe5f 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8000afc:	4603      	mov	r3, r0
 8000afe:	461a      	mov	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	return this->state;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	08004654 	.word	0x08004654
 8000b18:	08004658 	.word	0x08004658

08000b1c <_ZN9SmartFuse6handleEv>:
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b08f      	sub	sp, #60	; 0x3c
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
	bool lock_state = false;
 8000b24:	2300      	movs	r3, #0
 8000b26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	bool fuse_state_changed = false;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	std::array < bool, 6 > read_fuses_states { false };
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	809a      	strh	r2, [r3, #4]
	std::array < uint8_t, 3 > tx_data { 0 };
 8000b3a:	4aa2      	ldr	r2, [pc, #648]	; (8000dc4 <_ZN9SmartFuse6handleEv+0x2a8>)
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	4611      	mov	r1, r2
 8000b44:	8019      	strh	r1, [r3, #0]
 8000b46:	3302      	adds	r3, #2
 8000b48:	0c12      	lsrs	r2, r2, #16
 8000b4a:	701a      	strb	r2, [r3, #0]
	std::array < uint8_t, 3 > rx_data { 0 };
 8000b4c:	4a9d      	ldr	r2, [pc, #628]	; (8000dc4 <_ZN9SmartFuse6handleEv+0x2a8>)
 8000b4e:	f107 030c 	add.w	r3, r7, #12
 8000b52:	6812      	ldr	r2, [r2, #0]
 8000b54:	4611      	mov	r1, r2
 8000b56:	8019      	strh	r1, [r3, #0]
 8000b58:	3302      	adds	r3, #2
 8000b5a:	0c12      	lsrs	r2, r2, #16
 8000b5c:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < 6; i++) this->fuses[i].state = FuseState::Ok;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	633b      	str	r3, [r7, #48]	; 0x30
 8000b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b64:	2b05      	cmp	r3, #5
 8000b66:	d80c      	bhi.n	8000b82 <_ZN9SmartFuse6handleEv+0x66>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 fda2 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2200      	movs	r2, #0
 8000b78:	721a      	strb	r2, [r3, #8]
 8000b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	633b      	str	r3, [r7, #48]	; 0x30
 8000b80:	e7ef      	b.n	8000b62 <_ZN9SmartFuse6handleEv+0x46>
	if(watch_dog.getPassedTime() >= 31)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	3384      	adds	r3, #132	; 0x84
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 fd84 	bl	8002694 <_ZN5Timer13getPassedTimeEv>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b1e      	cmp	r3, #30
 8000b90:	bf8c      	ite	hi
 8000b92:	2301      	movhi	r3, #1
 8000b94:	2300      	movls	r3, #0
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d04d      	beq.n	8000c38 <_ZN9SmartFuse6handleEv+0x11c>
		this->toggle = !this->toggle;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	f083 0301 	eor.w	r3, r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	701a      	strb	r2, [r3, #0]
		tx_data[0] = READ_RAM(0x13);
 8000baa:	f107 0310 	add.w	r3, r7, #16
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 fd30 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2253      	movs	r2, #83	; 0x53
 8000bba:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	6939      	ldr	r1, [r7, #16]
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f000 fc8b 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		rx_data[2] &= ~(1 << 1);
 8000bca:	f107 030c 	add.w	r3, r7, #12
 8000bce:	2102      	movs	r1, #2
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f000 fd20 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	781a      	ldrb	r2, [r3, #0]
 8000bda:	f022 0202 	bic.w	r2, r2, #2
 8000bde:	b2d2      	uxtb	r2, r2
 8000be0:	701a      	strb	r2, [r3, #0]
		tx_data = { WRITE_RAM(0x13), rx_data[1], rx_data[2] |= (toggle << 1) };
 8000be2:	f107 030c 	add.w	r3, r7, #12
 8000be6:	2101      	movs	r1, #1
 8000be8:	4618      	mov	r0, r3
 8000bea:	f000 fd14 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	781c      	ldrb	r4, [r3, #0]
 8000bf2:	f107 030c 	add.w	r3, r7, #12
 8000bf6:	2102      	movs	r1, #2
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fd0c 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	781a      	ldrb	r2, [r3, #0]
 8000c02:	b251      	sxtb	r1, r2
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	7812      	ldrb	r2, [r2, #0]
 8000c08:	0052      	lsls	r2, r2, #1
 8000c0a:	b252      	sxtb	r2, r2
 8000c0c:	430a      	orrs	r2, r1
 8000c0e:	b252      	sxtb	r2, r2
 8000c10:	b2d2      	uxtb	r2, r2
 8000c12:	701a      	strb	r2, [r3, #0]
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2213      	movs	r2, #19
 8000c18:	743a      	strb	r2, [r7, #16]
 8000c1a:	4622      	mov	r2, r4
 8000c1c:	747a      	strb	r2, [r7, #17]
 8000c1e:	74bb      	strb	r3, [r7, #18]
		this->transmitReceiveData(tx_data, rx_data);
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	461a      	mov	r2, r3
 8000c26:	6939      	ldr	r1, [r7, #16]
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f000 fc59 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		this->watch_dog.restart();
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	3384      	adds	r3, #132	; 0x84
 8000c32:	4618      	mov	r0, r3
 8000c34:	f001 fd21 	bl	800267a <_ZN5Timer7restartEv>
	for(size_t i = 0; i < 6; i++)
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c3e:	2b05      	cmp	r3, #5
 8000c40:	d850      	bhi.n	8000ce4 <_ZN9SmartFuse6handleEv+0x1c8>
		tx_data[0] = READ_RAM(0x28 + i);
 8000c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	3328      	adds	r3, #40	; 0x28
 8000c48:	b2dc      	uxtb	r4, r3
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 fce0 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000c56:	4603      	mov	r3, r0
 8000c58:	f044 0240 	orr.w	r2, r4, #64	; 0x40
 8000c5c:	b2d2      	uxtb	r2, r2
 8000c5e:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	461a      	mov	r2, r3
 8000c66:	6939      	ldr	r1, [r7, #16]
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f000 fc39 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		this->fuses[i].current = uint16_t(rx_data[1]) << 4 | uint16_t(rx_data[2]) >> 4;
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2101      	movs	r1, #1
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 fcce 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	011b      	lsls	r3, r3, #4
 8000c80:	b21c      	sxth	r4, r3
 8000c82:	f107 030c 	add.w	r3, r7, #12
 8000c86:	2102      	movs	r1, #2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 fcc4 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	091b      	lsrs	r3, r3, #4
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	b21b      	sxth	r3, r3
 8000c98:	4323      	orrs	r3, r4
 8000c9a:	b21c      	sxth	r4, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3308      	adds	r3, #8
 8000ca0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 fd08 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	b2a2      	uxth	r2, r4
 8000cac:	805a      	strh	r2, [r3, #2]
		read_fuses_states[i] = bool(rx_data[2] & (1 << 2));
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	2102      	movs	r1, #2
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 fcae 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	f003 0404 	and.w	r4, r3, #4
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 fd18 	bl	80016fe <_ZNSt5arrayIbLj6EEixEj>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2c00      	cmp	r4, #0
 8000cd2:	bf14      	ite	ne
 8000cd4:	2201      	movne	r2, #1
 8000cd6:	2200      	moveq	r2, #0
 8000cd8:	b2d2      	uxtb	r2, r2
 8000cda:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < 6; i++)
 8000cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cde:	3301      	adds	r3, #1
 8000ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ce2:	e7ab      	b.n	8000c3c <_ZN9SmartFuse6handleEv+0x120>
	for(size_t i = 0; i < 6; i++)
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cea:	2b05      	cmp	r3, #5
 8000cec:	d86c      	bhi.n	8000dc8 <_ZN9SmartFuse6handleEv+0x2ac>
		if (this->fuses[i].current < this->fuses[i].clamping_currents.first)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3308      	adds	r3, #8
 8000cf2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 fcdf 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	885c      	ldrh	r4, [r3, #2]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3308      	adds	r3, #8
 8000d02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d04:	4618      	mov	r0, r3
 8000d06:	f000 fcd7 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	889b      	ldrh	r3, [r3, #4]
 8000d0e:	429c      	cmp	r4, r3
 8000d10:	bf34      	ite	cc
 8000d12:	2301      	movcc	r3, #1
 8000d14:	2300      	movcs	r3, #0
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d01b      	beq.n	8000d54 <_ZN9SmartFuse6handleEv+0x238>
			this->fuses[i].active = false;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	3308      	adds	r3, #8
 8000d20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 fcc8 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
			lock_state = true;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			fuse_state_changed = true;
 8000d34:	2301      	movs	r3, #1
 8000d36:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			this->state = SmartFuseState::OTPLVDS;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			this->fuses[i].state = FuseState::UnderCurrent;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	3308      	adds	r3, #8
 8000d46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 fcb5 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2201      	movs	r2, #1
 8000d52:	721a      	strb	r2, [r3, #8]
		if (this->fuses[i].current > this->fuses[i].clamping_currents.second)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	3308      	adds	r3, #8
 8000d58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f000 fcac 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000d60:	4603      	mov	r3, r0
 8000d62:	885c      	ldrh	r4, [r3, #2]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3308      	adds	r3, #8
 8000d68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 fca4 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000d70:	4603      	mov	r3, r0
 8000d72:	88db      	ldrh	r3, [r3, #6]
 8000d74:	429c      	cmp	r4, r3
 8000d76:	bf8c      	ite	hi
 8000d78:	2301      	movhi	r3, #1
 8000d7a:	2300      	movls	r3, #0
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d01b      	beq.n	8000dba <_ZN9SmartFuse6handleEv+0x29e>
			this->fuses[i].active = false;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3308      	adds	r3, #8
 8000d86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f000 fc95 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
			lock_state = true;
 8000d94:	2301      	movs	r3, #1
 8000d96:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			fuse_state_changed = true;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
			this->state = SmartFuseState::OTPLVDS;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2203      	movs	r2, #3
 8000da4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			this->fuses[i].state = FuseState::OverCurrent;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	3308      	adds	r3, #8
 8000dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 fc82 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2202      	movs	r2, #2
 8000db8:	721a      	strb	r2, [r3, #8]
	for(size_t i = 0; i < 6; i++)
 8000dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8000dc0:	e792      	b.n	8000ce8 <_ZN9SmartFuse6handleEv+0x1cc>
 8000dc2:	bf00      	nop
 8000dc4:	0800465c 	.word	0x0800465c
	if(fuse_state_changed)
 8000dc8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d049      	beq.n	8000e64 <_ZN9SmartFuse6handleEv+0x348>
		tx_data[0] = WRITE_RAM(0x13);
 8000dd0:	f107 0310 	add.w	r3, r7, #16
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 fc1d 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2213      	movs	r2, #19
 8000de0:	701a      	strb	r2, [r3, #0]
		tx_data[1] = 0x00;
 8000de2:	f107 0310 	add.w	r3, r7, #16
 8000de6:	2101      	movs	r1, #1
 8000de8:	4618      	mov	r0, r3
 8000dea:	f000 fc14 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2200      	movs	r2, #0
 8000df2:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 6; i++) tx_data[1] |= this->fuses[i].active << i;
 8000df4:	2300      	movs	r3, #0
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	2b05      	cmp	r3, #5
 8000dfc:	dc1e      	bgt.n	8000e3c <_ZN9SmartFuse6handleEv+0x320>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	3308      	adds	r3, #8
 8000e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e04:	4611      	mov	r1, r2
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fc56 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	461a      	mov	r2, r3
 8000e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e14:	fa02 f403 	lsl.w	r4, r2, r3
 8000e18:	f107 0310 	add.w	r3, r7, #16
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 fbf9 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000e24:	4603      	mov	r3, r0
 8000e26:	781a      	ldrb	r2, [r3, #0]
 8000e28:	b251      	sxtb	r1, r2
 8000e2a:	b262      	sxtb	r2, r4
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	b252      	sxtb	r2, r2
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	701a      	strb	r2, [r3, #0]
 8000e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e36:	3301      	adds	r3, #1
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
 8000e3a:	e7dd      	b.n	8000df8 <_ZN9SmartFuse6handleEv+0x2dc>
		tx_data[2] = this->toggle << 1;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	461c      	mov	r4, r3
 8000e42:	f107 0310 	add.w	r3, r7, #16
 8000e46:	2102      	movs	r1, #2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f000 fbe4 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	0062      	lsls	r2, r4, #1
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8000e56:	f107 030c 	add.w	r3, r7, #12
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	6939      	ldr	r1, [r7, #16]
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f000 fb3e 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < 6; i++)
 8000e64:	2300      	movs	r3, #0
 8000e66:	623b      	str	r3, [r7, #32]
 8000e68:	6a3b      	ldr	r3, [r7, #32]
 8000e6a:	2b05      	cmp	r3, #5
 8000e6c:	d82a      	bhi.n	8000ec4 <_ZN9SmartFuse6handleEv+0x3a8>
		if(this->fuses[i].active != read_fuses_states[i])
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3308      	adds	r3, #8
 8000e72:	6a39      	ldr	r1, [r7, #32]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f000 fc1f 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	781c      	ldrb	r4, [r3, #0]
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	6a39      	ldr	r1, [r7, #32]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fc3a 	bl	80016fe <_ZNSt5arrayIbLj6EEixEj>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	429c      	cmp	r4, r3
 8000e90:	bf14      	ite	ne
 8000e92:	2301      	movne	r3, #1
 8000e94:	2300      	moveq	r3, #0
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d00f      	beq.n	8000ebc <_ZN9SmartFuse6handleEv+0x3a0>
			this->fuses[i].state = FuseState::ShortedToGround;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3308      	adds	r3, #8
 8000ea0:	6a39      	ldr	r1, [r7, #32]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 fc08 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2203      	movs	r2, #3
 8000eac:	721a      	strb	r2, [r3, #8]
			lock_state = true;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			this->state = SmartFuseState::OLOFF;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2206      	movs	r2, #6
 8000eb8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	for(size_t i = 0; i < 6; i++)
 8000ebc:	6a3b      	ldr	r3, [r7, #32]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	623b      	str	r3, [r7, #32]
 8000ec2:	e7d1      	b.n	8000e68 <_ZN9SmartFuse6handleEv+0x34c>
	for(size_t i = 0; i < 6; i++)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	2b05      	cmp	r3, #5
 8000ecc:	f200 8082 	bhi.w	8000fd4 <_ZN9SmartFuse6handleEv+0x4b8>
		tx_data[0] = READ_AND_CLEAR(0x20 + i);
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	3320      	adds	r3, #32
 8000ed6:	b2dc      	uxtb	r4, r3
 8000ed8:	f107 0310 	add.w	r3, r7, #16
 8000edc:	2100      	movs	r1, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 fb99 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	f064 027f 	orn	r2, r4, #127	; 0x7f
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 8000eee:	f107 030c 	add.w	r3, r7, #12
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	6939      	ldr	r1, [r7, #16]
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f000 faf2 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		if(rx_data[1] & (1 << 0)) this->fuses[i].state = FuseState::LatchOff;
 8000efc:	f107 030c 	add.w	r3, r7, #12
 8000f00:	2101      	movs	r1, #1
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 fb87 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	bf14      	ite	ne
 8000f14:	2301      	movne	r3, #1
 8000f16:	2300      	moveq	r3, #0
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d008      	beq.n	8000f30 <_ZN9SmartFuse6handleEv+0x414>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3308      	adds	r3, #8
 8000f22:	69f9      	ldr	r1, [r7, #28]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 fbc7 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	721a      	strb	r2, [r3, #8]
		if(rx_data[1] & (1 << 2)) this->fuses[i].state = FuseState::STKFLTR;
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	2101      	movs	r1, #1
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fb6d 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	f003 0304 	and.w	r3, r3, #4
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	bf14      	ite	ne
 8000f48:	2301      	movne	r3, #1
 8000f4a:	2300      	moveq	r3, #0
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d008      	beq.n	8000f64 <_ZN9SmartFuse6handleEv+0x448>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3308      	adds	r3, #8
 8000f56:	69f9      	ldr	r1, [r7, #28]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f000 fbad 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2205      	movs	r2, #5
 8000f62:	721a      	strb	r2, [r3, #8]
		if(rx_data[1] & (1 << 3)) this->fuses[i].state = FuseState::VDSFS;
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	2101      	movs	r1, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 fb53 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000f70:	4603      	mov	r3, r0
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	f003 0308 	and.w	r3, r3, #8
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	bf14      	ite	ne
 8000f7c:	2301      	movne	r3, #1
 8000f7e:	2300      	moveq	r3, #0
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d008      	beq.n	8000f98 <_ZN9SmartFuse6handleEv+0x47c>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	3308      	adds	r3, #8
 8000f8a:	69f9      	ldr	r1, [r7, #28]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 fb93 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2206      	movs	r2, #6
 8000f96:	721a      	strb	r2, [r3, #8]
		if(rx_data[1] & (1 << 4)) this->fuses[i].state = FuseState::CHFBSR;
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 fb39 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	f003 0310 	and.w	r3, r3, #16
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	bf14      	ite	ne
 8000fb0:	2301      	movne	r3, #1
 8000fb2:	2300      	moveq	r3, #0
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d008      	beq.n	8000fcc <_ZN9SmartFuse6handleEv+0x4b0>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	3308      	adds	r3, #8
 8000fbe:	69f9      	ldr	r1, [r7, #28]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fb79 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2207      	movs	r2, #7
 8000fca:	721a      	strb	r2, [r3, #8]
	for(size_t i = 0; i < 6; i++)
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	61fb      	str	r3, [r7, #28]
 8000fd2:	e779      	b.n	8000ec8 <_ZN9SmartFuse6handleEv+0x3ac>
	if (!lock_state) this->state = getGSB(rx_data);
 8000fd4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000fd8:	f083 0301 	eor.w	r3, r3, #1
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d008      	beq.n	8000ff4 <_ZN9SmartFuse6handleEv+0x4d8>
 8000fe2:	68f9      	ldr	r1, [r7, #12]
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff fbe8 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8000fea:	4603      	mov	r3, r0
 8000fec:	461a      	mov	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	return this->state;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	373c      	adds	r7, #60	; 0x3c
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd90      	pop	{r4, r7, pc}
 8001002:	bf00      	nop

08001004 <_ZNK9SmartFuse8getStateEv>:
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	return this->state;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
}
 8001012:	4618      	mov	r0, r3
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <_ZN9SmartFuse13getFuseStatesEv>:
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
 8001026:	6039      	str	r1, [r7, #0]
	return { this->fuses[0].state, this->fuses[1].state, this->fuses[2].state,
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	3308      	adds	r3, #8
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f000 fb42 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8001034:	4603      	mov	r3, r0
 8001036:	7a1a      	ldrb	r2, [r3, #8]
			 this->fuses[3].state, this->fuses[4].state, this->fuses[5].state };
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	701a      	strb	r2, [r3, #0]
	return { this->fuses[0].state, this->fuses[1].state, this->fuses[2].state,
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	3308      	adds	r3, #8
 8001040:	2101      	movs	r1, #1
 8001042:	4618      	mov	r0, r3
 8001044:	f000 fb38 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8001048:	4603      	mov	r3, r0
 800104a:	7a1a      	ldrb	r2, [r3, #8]
			 this->fuses[3].state, this->fuses[4].state, this->fuses[5].state };
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	705a      	strb	r2, [r3, #1]
	return { this->fuses[0].state, this->fuses[1].state, this->fuses[2].state,
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	3308      	adds	r3, #8
 8001054:	2102      	movs	r1, #2
 8001056:	4618      	mov	r0, r3
 8001058:	f000 fb2e 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 800105c:	4603      	mov	r3, r0
 800105e:	7a1a      	ldrb	r2, [r3, #8]
			 this->fuses[3].state, this->fuses[4].state, this->fuses[5].state };
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	709a      	strb	r2, [r3, #2]
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	3308      	adds	r3, #8
 8001068:	2103      	movs	r1, #3
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fb24 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8001070:	4603      	mov	r3, r0
 8001072:	7a1a      	ldrb	r2, [r3, #8]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	70da      	strb	r2, [r3, #3]
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	3308      	adds	r3, #8
 800107c:	2104      	movs	r1, #4
 800107e:	4618      	mov	r0, r3
 8001080:	f000 fb1a 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8001084:	4603      	mov	r3, r0
 8001086:	7a1a      	ldrb	r2, [r3, #8]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	711a      	strb	r2, [r3, #4]
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	3308      	adds	r3, #8
 8001090:	2105      	movs	r1, #5
 8001092:	4618      	mov	r0, r3
 8001094:	f000 fb10 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 8001098:	4603      	mov	r3, r0
 800109a:	7a1a      	ldrb	r2, [r3, #8]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	715a      	strb	r2, [r3, #5]
}
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <_ZN9SmartFuse5resetEv>:
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	tx_data = { RESET_SMARTFUSE(), 0, 0 };
 80010b0:	23ff      	movs	r3, #255	; 0xff
 80010b2:	743b      	strb	r3, [r7, #16]
 80010b4:	2300      	movs	r3, #0
 80010b6:	747b      	strb	r3, [r7, #17]
 80010b8:	2300      	movs	r3, #0
 80010ba:	74bb      	strb	r3, [r7, #18]
	this->transmitReceiveData(tx_data, rx_data);
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	461a      	mov	r2, r3
 80010c2:	6939      	ldr	r1, [r7, #16]
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f000 fa0b 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data = { READ_ROM(0x01), 0, 0 };
 80010ca:	23c1      	movs	r3, #193	; 0xc1
 80010cc:	743b      	strb	r3, [r7, #16]
 80010ce:	2300      	movs	r3, #0
 80010d0:	747b      	strb	r3, [r7, #17]
 80010d2:	2300      	movs	r3, #0
 80010d4:	74bb      	strb	r3, [r7, #18]
	for (size_t i = 0; i < fuse_timeout; i++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	2b05      	cmp	r3, #5
 80010de:	d844      	bhi.n	800116a <_ZN9SmartFuse5resetEv+0xc2>
		if(!IF_RESET_STATE(rx_data)) break;
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f000 fa95 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80010ec:	4603      	mov	r3, r0
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d113      	bne.n	800111c <_ZN9SmartFuse5resetEv+0x74>
 80010f4:	f107 030c 	add.w	r3, r7, #12
 80010f8:	2101      	movs	r1, #1
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 fa8b 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001100:	4603      	mov	r3, r0
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d109      	bne.n	800111c <_ZN9SmartFuse5resetEv+0x74>
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	2102      	movs	r1, #2
 800110e:	4618      	mov	r0, r3
 8001110:	f000 fa81 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001114:	4603      	mov	r3, r0
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d00d      	beq.n	8001138 <_ZN9SmartFuse5resetEv+0x90>
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fa77 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001128:	4603      	mov	r3, r0
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001130:	2b00      	cmp	r3, #0
 8001132:	d101      	bne.n	8001138 <_ZN9SmartFuse5resetEv+0x90>
 8001134:	2301      	movs	r3, #1
 8001136:	e000      	b.n	800113a <_ZN9SmartFuse5resetEv+0x92>
 8001138:	2300      	movs	r3, #0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d114      	bne.n	8001168 <_ZN9SmartFuse5resetEv+0xc0>
		else if(i == fuse_timeout - 1)
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2b05      	cmp	r3, #5
 8001142:	d103      	bne.n	800114c <_ZN9SmartFuse5resetEv+0xa4>
			this->state = SmartFuseState::NotResponding;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2208      	movs	r2, #8
 8001148:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
		this->transmitReceiveData(tx_data, rx_data);
 800114c:	f107 030c 	add.w	r3, r7, #12
 8001150:	461a      	mov	r2, r3
 8001152:	6939      	ldr	r1, [r7, #16]
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f000 f9c3 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
		HAL_Delay(1);
 800115a:	2001      	movs	r0, #1
 800115c:	f001 fb46 	bl	80027ec <HAL_Delay>
	for (size_t i = 0; i < fuse_timeout; i++)
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	3301      	adds	r3, #1
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	e7b8      	b.n	80010da <_ZN9SmartFuse5resetEv+0x32>
		if(!IF_RESET_STATE(rx_data)) break;
 8001168:	bf00      	nop
	this->state = getGSB(rx_data);
 800116a:	68f9      	ldr	r1, [r7, #12]
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fb24 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800117c:	bf00      	nop
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <_ZN9SmartFuse18setUpAllDutyCyclesEv>:
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b087      	sub	sp, #28
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	for(size_t i = 0; i < 6; i++)
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	2b05      	cmp	r3, #5
 8001194:	d83e      	bhi.n	8001214 <_ZN9SmartFuse18setUpAllDutyCyclesEv+0x90>
		tx_data[0] = WRITE_RAM(0x00 + i);
 8001196:	f107 0310 	add.w	r3, r7, #16
 800119a:	2100      	movs	r1, #0
 800119c:	4618      	mov	r0, r3
 800119e:	f000 fa3a 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80011a2:	4603      	mov	r3, r0
 80011a4:	697a      	ldr	r2, [r7, #20]
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	701a      	strb	r2, [r3, #0]
		tx_data[1] = uint8_t(this->fuses_settings.duty_cycle[i] >> 4);
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	332c      	adds	r3, #44	; 0x2c
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	4413      	add	r3, r2
 80011b4:	88db      	ldrh	r3, [r3, #6]
 80011b6:	091b      	lsrs	r3, r3, #4
 80011b8:	b29c      	uxth	r4, r3
 80011ba:	f107 0310 	add.w	r3, r7, #16
 80011be:	2101      	movs	r1, #1
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fa28 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80011c6:	4603      	mov	r3, r0
 80011c8:	b2e2      	uxtb	r2, r4
 80011ca:	701a      	strb	r2, [r3, #0]
		tx_data[2] = uint8_t(this->fuses_settings.duty_cycle[i] << 4) | this->toggle << 1;
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	332c      	adds	r3, #44	; 0x2c
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	4413      	add	r3, r2
 80011d6:	88db      	ldrh	r3, [r3, #6]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	011b      	lsls	r3, r3, #4
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	b25a      	sxtb	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	b25b      	sxtb	r3, r3
 80011e8:	4313      	orrs	r3, r2
 80011ea:	b25c      	sxtb	r4, r3
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	2102      	movs	r1, #2
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 fa0f 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80011f8:	4603      	mov	r3, r0
 80011fa:	b2e2      	uxtb	r2, r4
 80011fc:	701a      	strb	r2, [r3, #0]
		this->transmitReceiveData(tx_data, rx_data);
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	461a      	mov	r2, r3
 8001204:	6939      	ldr	r1, [r7, #16]
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f000 f96a 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < 6; i++)
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	3301      	adds	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	e7bd      	b.n	8001190 <_ZN9SmartFuse18setUpAllDutyCyclesEv+0xc>
	this->state = getGSB(rx_data);
 8001214:	68f9      	ldr	r1, [r7, #12]
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff facf 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8001226:	bf00      	nop
 8001228:	371c      	adds	r7, #28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd90      	pop	{r4, r7, pc}
	...

08001230 <_ZN9SmartFuse21setUpAllSamplingModesEv>:
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	std::array < uint8_t, 3 > tx_data = { 0, 0, 0 };
 8001238:	4a36      	ldr	r2, [pc, #216]	; (8001314 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xe4>)
 800123a:	f107 0310 	add.w	r3, r7, #16
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	4611      	mov	r1, r2
 8001242:	8019      	strh	r1, [r3, #0]
 8001244:	3302      	adds	r3, #2
 8001246:	0c12      	lsrs	r2, r2, #16
 8001248:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < 6; i++)
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b05      	cmp	r3, #5
 8001252:	d852      	bhi.n	80012fa <_ZN9SmartFuse21setUpAllSamplingModesEv+0xca>
		tx_data[0] = WRITE_RAM(0x08 + i);
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	b2dc      	uxtb	r4, r3
 8001258:	f107 0310 	add.w	r3, r7, #16
 800125c:	2100      	movs	r1, #0
 800125e:	4618      	mov	r0, r3
 8001260:	f000 f9d9 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001264:	4603      	mov	r3, r0
 8001266:	f104 0208 	add.w	r2, r4, #8
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	701a      	strb	r2, [r3, #0]
		switch (this->fuses_settings.sampling_mode[i])
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	4413      	add	r3, r2
 8001274:	3358      	adds	r3, #88	; 0x58
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b03      	cmp	r3, #3
 800127a:	d833      	bhi.n	80012e4 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
 800127c:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <_ZN9SmartFuse21setUpAllSamplingModesEv+0x54>)
 800127e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001282:	bf00      	nop
 8001284:	08001295 	.word	0x08001295
 8001288:	080012a9 	.word	0x080012a9
 800128c:	080012bd 	.word	0x080012bd
 8001290:	080012d1 	.word	0x080012d1
			case SamplingMode::Stop: tx_data[2] = 0x00; break;
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	2102      	movs	r1, #2
 800129a:	4618      	mov	r0, r3
 800129c:	f000 f9bb 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
 80012a6:	e01d      	b.n	80012e4 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
			case SamplingMode::Start: tx_data[2] = 0x40; break;
 80012a8:	f107 0310 	add.w	r3, r7, #16
 80012ac:	2102      	movs	r1, #2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f9b1 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2240      	movs	r2, #64	; 0x40
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	e013      	b.n	80012e4 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
			case SamplingMode::Continuous: tx_data[2] = 0x80; break;
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	2102      	movs	r1, #2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 f9a7 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2280      	movs	r2, #128	; 0x80
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	e009      	b.n	80012e4 <_ZN9SmartFuse21setUpAllSamplingModesEv+0xb4>
			case SamplingMode::Filtered: tx_data[2] = 0xc0; break;
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	2102      	movs	r1, #2
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 f99d 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80012dc:	4603      	mov	r3, r0
 80012de:	22c0      	movs	r2, #192	; 0xc0
 80012e0:	701a      	strb	r2, [r3, #0]
 80012e2:	bf00      	nop
		this->transmitReceiveData(tx_data, rx_data);
 80012e4:	f107 030c 	add.w	r3, r7, #12
 80012e8:	461a      	mov	r2, r3
 80012ea:	6939      	ldr	r1, [r7, #16]
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 f8f7 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	for(size_t i = 0; i < 6; i++)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	e7a9      	b.n	800124e <_ZN9SmartFuse21setUpAllSamplingModesEv+0x1e>
	this->state = getGSB(rx_data);
 80012fa:	68f9      	ldr	r1, [r7, #12]
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff fa5c 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800130c:	bf00      	nop
 800130e:	371c      	adds	r7, #28
 8001310:	46bd      	mov	sp, r7
 8001312:	bd90      	pop	{r4, r7, pc}
 8001314:	08004660 	.word	0x08004660

08001318 <_ZN9SmartFuse22setUpAllLatchOffTimersEv>:
{
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	std::array < uint8_t, 3 > tx_data { 0, 0, 0 };
 8001320:	4a40      	ldr	r2, [pc, #256]	; (8001424 <_ZN9SmartFuse22setUpAllLatchOffTimersEv+0x10c>)
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	6812      	ldr	r2, [r2, #0]
 8001328:	4611      	mov	r1, r2
 800132a:	8019      	strh	r1, [r3, #0]
 800132c:	3302      	adds	r3, #2
 800132e:	0c12      	lsrs	r2, r2, #16
 8001330:	701a      	strb	r2, [r3, #0]
	std::array < uint8_t, 3 > rx_data { 0, 0, 0 };
 8001332:	4a3c      	ldr	r2, [pc, #240]	; (8001424 <_ZN9SmartFuse22setUpAllLatchOffTimersEv+0x10c>)
 8001334:	f107 0308 	add.w	r3, r7, #8
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	4611      	mov	r1, r2
 800133c:	8019      	strh	r1, [r3, #0]
 800133e:	3302      	adds	r3, #2
 8001340:	0c12      	lsrs	r2, r2, #16
 8001342:	701a      	strb	r2, [r3, #0]
	tx_data[1] = this->fuses_settings.latch_off_time_out[2] << 4 |
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	b25a      	sxtb	r2, r3
		   this->fuses_settings.latch_off_time_out[1];
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8001354:	b25b      	sxtb	r3, r3
	tx_data[1] = this->fuses_settings.latch_off_time_out[2] << 4 |
 8001356:	4313      	orrs	r3, r2
 8001358:	b25c      	sxtb	r4, r3
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	2101      	movs	r1, #1
 8001360:	4618      	mov	r0, r3
 8001362:	f000 f958 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001366:	4603      	mov	r3, r0
 8001368:	b2e2      	uxtb	r2, r4
 800136a:	701a      	strb	r2, [r3, #0]
	tx_data[2] = this->fuses_settings.latch_off_time_out[1] << 4;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f893 4053 	ldrb.w	r4, [r3, #83]	; 0x53
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	2102      	movs	r1, #2
 8001378:	4618      	mov	r0, r3
 800137a:	f000 f94c 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 800137e:	4603      	mov	r3, r0
 8001380:	0122      	lsls	r2, r4, #4
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	701a      	strb	r2, [r3, #0]
	tx_data[0] = WRITE_RAM(0x10);
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	2100      	movs	r1, #0
 800138c:	4618      	mov	r0, r3
 800138e:	f000 f942 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001392:	4603      	mov	r3, r0
 8001394:	2210      	movs	r2, #16
 8001396:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 8001398:	f107 0308 	add.w	r3, r7, #8
 800139c:	461a      	mov	r2, r3
 800139e:	68f9      	ldr	r1, [r7, #12]
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 f89d 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	tx_data[1] = this->fuses_settings.latch_off_time_out[5] << 4 |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	b25a      	sxtb	r2, r3
	       this->fuses_settings.latch_off_time_out[4];
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80013b6:	b25b      	sxtb	r3, r3
	tx_data[1] = this->fuses_settings.latch_off_time_out[5] << 4 |
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b25c      	sxtb	r4, r3
 80013bc:	f107 030c 	add.w	r3, r7, #12
 80013c0:	2101      	movs	r1, #1
 80013c2:	4618      	mov	r0, r3
 80013c4:	f000 f927 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80013c8:	4603      	mov	r3, r0
 80013ca:	b2e2      	uxtb	r2, r4
 80013cc:	701a      	strb	r2, [r3, #0]
	tx_data[2] = this->fuses_settings.latch_off_time_out[3] << 4;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 4055 	ldrb.w	r4, [r3, #85]	; 0x55
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	2102      	movs	r1, #2
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 f91b 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80013e0:	4603      	mov	r3, r0
 80013e2:	0122      	lsls	r2, r4, #4
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	701a      	strb	r2, [r3, #0]
	tx_data[0] = WRITE_RAM(0x11);
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f911 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2211      	movs	r2, #17
 80013f8:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 80013fa:	f107 0308 	add.w	r3, r7, #8
 80013fe:	461a      	mov	r2, r3
 8001400:	68f9      	ldr	r1, [r7, #12]
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f000 f86c 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 8001408:	68b9      	ldr	r1, [r7, #8]
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff f9d5 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	bd90      	pop	{r4, r7, pc}
 8001422:	bf00      	nop
 8001424:	08004660 	.word	0x08004660

08001428 <_ZN9SmartFuse21setUpAllChanelsStatesEv>:
{
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	tx_data[0] = WRITE_RAM(0x13);
 8001430:	f107 0310 	add.w	r3, r7, #16
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f8ed 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 800143c:	4603      	mov	r3, r0
 800143e:	2213      	movs	r2, #19
 8001440:	701a      	strb	r2, [r3, #0]
	tx_data[1] = 0x00;
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	2101      	movs	r1, #1
 8001448:	4618      	mov	r0, r3
 800144a:	f000 f8e4 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 800144e:	4603      	mov	r3, r0
 8001450:	2200      	movs	r2, #0
 8001452:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 6; i++) tx_data[1] |= this->fuses[i].active << i;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	2b05      	cmp	r3, #5
 800145c:	dc1e      	bgt.n	800149c <_ZN9SmartFuse21setUpAllChanelsStatesEv+0x74>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3308      	adds	r3, #8
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	4611      	mov	r1, r2
 8001466:	4618      	mov	r0, r3
 8001468:	f000 f926 	bl	80016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>
 800146c:	4603      	mov	r3, r0
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	fa02 f403 	lsl.w	r4, r2, r3
 8001478:	f107 0310 	add.w	r3, r7, #16
 800147c:	2101      	movs	r1, #1
 800147e:	4618      	mov	r0, r3
 8001480:	f000 f8c9 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001484:	4603      	mov	r3, r0
 8001486:	781a      	ldrb	r2, [r3, #0]
 8001488:	b251      	sxtb	r1, r2
 800148a:	b262      	sxtb	r2, r4
 800148c:	430a      	orrs	r2, r1
 800148e:	b252      	sxtb	r2, r2
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	701a      	strb	r2, [r3, #0]
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	3301      	adds	r3, #1
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e7dd      	b.n	8001458 <_ZN9SmartFuse21setUpAllChanelsStatesEv+0x30>
	tx_data[2] = this->toggle << 1;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	461c      	mov	r4, r3
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	2102      	movs	r1, #2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 f8b4 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80014ae:	4603      	mov	r3, r0
 80014b0:	0062      	lsls	r2, r4, #1
 80014b2:	b2d2      	uxtb	r2, r2
 80014b4:	701a      	strb	r2, [r3, #0]
	this->transmitReceiveData(tx_data, rx_data);
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	461a      	mov	r2, r3
 80014bc:	6939      	ldr	r1, [r7, #16]
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f000 f80e 	bl	80014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>
	this->state = getGSB(rx_data);
 80014c4:	68f9      	ldr	r1, [r7, #12]
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff f977 	bl	80007ba <_ZN9SmartFuse6getGSBESt5arrayIhLj3EE>
 80014cc:	4603      	mov	r3, r0
 80014ce:	461a      	mov	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 80014d6:	bf00      	nop
 80014d8:	371c      	adds	r7, #28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd90      	pop	{r4, r7, pc}
	...

080014e0 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_>:
{
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
	if (((&hspi1)->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE) __HAL_SPI_ENABLE(&hspi1);
 80014ec:	4b35      	ldr	r3, [pc, #212]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014f6:	2b40      	cmp	r3, #64	; 0x40
 80014f8:	bf14      	ite	ne
 80014fa:	2301      	movne	r3, #1
 80014fc:	2300      	moveq	r3, #0
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	d007      	beq.n	8001514 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x34>
 8001504:	4b2f      	ldr	r3, [pc, #188]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4b2e      	ldr	r3, [pc, #184]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001512:	601a      	str	r2, [r3, #0]
	calculateParityBit(tx_data);
 8001514:	f107 0308 	add.w	r3, r7, #8
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f921 	bl	8000760 <_ZL18calculateParityBitRSt5arrayIhLj3EE>
	this->slaveSelect();
 800151e:	68f8      	ldr	r0, [r7, #12]
 8001520:	f7ff fa7f 	bl	8000a22 <_ZN9SmartFuse11slaveSelectEv>
	for (uint8_t tx = 0, rx = 0; tx < 3 || rx < 3;)
 8001524:	2300      	movs	r3, #0
 8001526:	75fb      	strb	r3, [r7, #23]
 8001528:	2300      	movs	r3, #0
 800152a:	75bb      	strb	r3, [r7, #22]
 800152c:	7dfb      	ldrb	r3, [r7, #23]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d902      	bls.n	8001538 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x58>
 8001532:	7dbb      	ldrb	r3, [r7, #22]
 8001534:	2b02      	cmp	r3, #2
 8001536:	d83e      	bhi.n	80015b6 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xd6>
		if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) && rx < 3)
 8001538:	4b22      	ldr	r3, [pc, #136]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b01      	cmp	r3, #1
 8001544:	d104      	bne.n	8001550 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x70>
 8001546:	7dbb      	ldrb	r3, [r7, #22]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d801      	bhi.n	8001550 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x70>
 800154c:	2301      	movs	r3, #1
 800154e:	e000      	b.n	8001552 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x72>
 8001550:	2300      	movs	r3, #0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d00f      	beq.n	8001576 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x96>
			(*(uint8_t*) &rx_data[rx]) = *(__IO uint8_t *) &(&hspi1)->Instance->DR;
 8001556:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f103 040c 	add.w	r4, r3, #12
 800155e:	7dbb      	ldrb	r3, [r7, #22]
 8001560:	4619      	mov	r1, r3
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f857 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 8001568:	4603      	mov	r3, r0
 800156a:	7822      	ldrb	r2, [r4, #0]
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	701a      	strb	r2, [r3, #0]
			rx++;
 8001570:	7dbb      	ldrb	r3, [r7, #22]
 8001572:	3301      	adds	r3, #1
 8001574:	75bb      	strb	r3, [r7, #22]
		if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) && tx < 3)
 8001576:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 0302 	and.w	r3, r3, #2
 8001580:	2b02      	cmp	r3, #2
 8001582:	d104      	bne.n	800158e <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xae>
 8001584:	7dfb      	ldrb	r3, [r7, #23]
 8001586:	2b02      	cmp	r3, #2
 8001588:	d801      	bhi.n	800158e <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xae>
 800158a:	2301      	movs	r3, #1
 800158c:	e000      	b.n	8001590 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xb0>
 800158e:	2300      	movs	r3, #0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0cb      	beq.n	800152c <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x4c>
			*(__IO uint8_t *) &(&hspi1)->Instance->DR = tx_data[tx];
 8001594:	7dfa      	ldrb	r2, [r7, #23]
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f83a 	bl	8001616 <_ZNSt5arrayIhLj3EEixEj>
 80015a2:	4602      	mov	r2, r0
 80015a4:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0xe4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	330c      	adds	r3, #12
 80015aa:	7812      	ldrb	r2, [r2, #0]
 80015ac:	701a      	strb	r2, [r3, #0]
			tx++;
 80015ae:	7dfb      	ldrb	r3, [r7, #23]
 80015b0:	3301      	adds	r3, #1
 80015b2:	75fb      	strb	r3, [r7, #23]
	for (uint8_t tx = 0, rx = 0; tx < 3 || rx < 3;)
 80015b4:	e7ba      	b.n	800152c <_ZN9SmartFuse19transmitReceiveDataESt5arrayIhLj3EERS1_+0x4c>
	this->slaveDeselect();
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f7ff fa44 	bl	8000a44 <_ZN9SmartFuse13slaveDeselectEv>
}
 80015bc:	bf00      	nop
 80015be:	371c      	adds	r7, #28
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd90      	pop	{r4, r7, pc}
 80015c4:	200001a4 	.word	0x200001a4

080015c8 <_ZN3etl10count_bitsIhEENS_9enable_ifIXaaaasrNS_11is_integralIT_EE5valuesrNS_11is_unsignedIS3_EE5valueeqsrNS_15integral_limitsIS3_EE4bitsLj8EEhE4typeES3_>:
  ///\ingroup binary
  //***************************************************************************
  template <typename T>
  ETL_CONSTEXPR14
    typename etl::enable_if<etl::is_integral<T>::value && etl::is_unsigned<T>::value && (etl::integral_limits<T>::bits == 8U), uint_least8_t>::type
    count_bits(T value)
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
  {
#if ETL_CPP23_SUPPORTED && ETL_USING_STL
    return std::popcount(value);
#else
    uint32_t count = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]

    count = value - ((value >> 1U) & 0x55U);
 80015d6:	79fa      	ldrb	r2, [r7, #7]
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	085b      	lsrs	r3, r3, #1
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	60fb      	str	r3, [r7, #12]
    count = ((count >> 2U) & 0x33U) + (count & 0x33U);
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	089b      	lsrs	r3, r3, #2
 80015ea:	f003 0233 	and.w	r2, r3, #51	; 0x33
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f003 0333 	and.w	r3, r3, #51	; 0x33
 80015f4:	4413      	add	r3, r2
 80015f6:	60fb      	str	r3, [r7, #12]
    count = ((count >> 4U) + count) & 0x0FU;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	091a      	lsrs	r2, r3, #4
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4413      	add	r3, r2
 8001600:	f003 030f 	and.w	r3, r3, #15
 8001604:	60fb      	str	r3, [r7, #12]

    return uint_least8_t(count);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	b2db      	uxtb	r3, r3
#endif
  }
 800160a:	4618      	mov	r0, r3
 800160c:	3714      	adds	r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <_ZNSt5arrayIhLj3EEixEj>:
      _GLIBCXX_NODISCARD constexpr bool
      empty() const noexcept { return size() == 0; }

      // Element access.
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
 800161e:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6839      	ldr	r1, [r7, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f000 f8c2 	bl	80017ae <_ZNSt14__array_traitsIhLj3EE6_S_refERA3_Khj>
 800162a:	4603      	mov	r3, r0
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <_ZN3etl6bitsetILj8EEC1Ey>:
    }

    //*************************************************************************
    /// Construct from a value.
    //*************************************************************************
    bitset(unsigned long long value)
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	e9c7 2300 	strd	r2, r3, [r7]
      : etl::ibitset(MAXN, ARRAY_SIZE, data)
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	3310      	adds	r3, #16
 8001646:	2201      	movs	r2, #1
 8001648:	2108      	movs	r1, #8
 800164a:	f7fe ffbf 	bl	80005cc <_ZN3etl7ibitsetC1EjjPh>
    {
      initialise(value);
 800164e:	68f9      	ldr	r1, [r7, #12]
 8001650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001654:	4608      	mov	r0, r1
 8001656:	f7fe ff77 	bl	8000548 <_ZN3etl7ibitset10initialiseEy>
    }
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}

08001664 <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE5beginEv>:
      begin() noexcept
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f8ac 	bl	80017ca <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>
 8001672:	4603      	mov	r3, r0
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE3endEv>:
      end() noexcept
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f000 f8a0 	bl	80017ca <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>
 800168a:	4603      	mov	r3, r0
 800168c:	333c      	adds	r3, #60	; 0x3c
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <_ZNSt4pairIttEC1IttLb1EEEv>:
                typename enable_if<__and_<
                                     __is_implicitly_default_constructible<_U1>,
                                     __is_implicitly_default_constructible<_U2>>
                                   ::value, bool>::type = true>
#endif
      _GLIBCXX_CONSTEXPR pair()
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
      : first(), second() { }
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	801a      	strh	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	805a      	strh	r2, [r3, #2]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4618      	mov	r0, r3
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <_ZNSt5arrayIN9SmartFuse4FuseELj6EEixEj>:
      operator[](size_type __n) noexcept
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6839      	ldr	r1, [r7, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 f88c 	bl	80017e4 <_ZNSt14__array_traitsIN9SmartFuse4FuseELj6EE6_S_refERA6_KS1_j>
 80016cc:	4603      	mov	r3, r0
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <_ZNSt4pairIttEaSERKS0_>:
      template<typename... _Args1, typename... _Args2>
	_GLIBCXX20_CONSTEXPR
        pair(piecewise_construct_t, tuple<_Args1...>, tuple<_Args2...>);

      _GLIBCXX20_CONSTEXPR pair&
      operator=(typename conditional<
 80016d6:	b480      	push	{r7}
 80016d8:	b083      	sub	sp, #12
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	6039      	str	r1, [r7, #0]
		__and_<is_copy_assignable<_T1>,
		       is_copy_assignable<_T2>>::value,
		const pair&, const __nonesuch&>::type __p)
      {
	first = __p.first;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	881a      	ldrh	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	801a      	strh	r2, [r3, #0]
	second = __p.second;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	885a      	ldrh	r2, [r3, #2]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	805a      	strh	r2, [r3, #2]
	return *this;
 80016f0:	687b      	ldr	r3, [r7, #4]
      }
 80016f2:	4618      	mov	r0, r3
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <_ZNSt5arrayIbLj6EEixEj>:
      operator[](size_type __n) noexcept
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6839      	ldr	r1, [r7, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f000 f87b 	bl	8001808 <_ZNSt14__array_traitsIbLj6EE6_S_refERA6_Kbj>
 8001712:	4603      	mov	r3, r0
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <_ZN3etl7ivectorI9SmartFuseE5beginEv>:

    //*********************************************************************
    /// Returns an iterator to the beginning of the vector.
    ///\return An iterator to the beginning of the vector.
    //*********************************************************************
    iterator begin()
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    {
      return p_buffer;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
    }
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <_ZN3etl7ivectorI9SmartFuseE3endEv>:

    //*********************************************************************
    /// Returns an iterator to the end of the vector.
    ///\return An iterator to the end of the vector.
    //*********************************************************************
    iterator end()
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
    {
      return p_end;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
    }
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <_ZNSt5arrayI14SmartFuseStateLj4EEixEj>:
      operator[](size_type __n) noexcept
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6839      	ldr	r1, [r7, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f000 f862 	bl	8001824 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_refERA4_KS0_j>
 8001760:	4603      	mov	r3, r0
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <_ZN3etl7ivectorI9SmartFuseEixEj>:
    //*********************************************************************
    /// Returns a reference to the value at index 'i'
    ///\param i The index.
    ///\return A reference to the value at index 'i'
    //*********************************************************************
    reference operator [](size_t i)
 800176a:	b480      	push	{r7}
 800176c:	b083      	sub	sp, #12
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	6039      	str	r1, [r7, #0]
    {
      return p_buffer[i];
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6859      	ldr	r1, [r3, #4]
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	4613      	mov	r3, r2
 800177c:	00db      	lsls	r3, r3, #3
 800177e:	4413      	add	r3, r2
 8001780:	011b      	lsls	r3, r3, #4
 8001782:	440b      	add	r3, r1
    }
 8001784:	4618      	mov	r0, r3
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <_ZNSt5arrayIS_I9FuseStateLj6EELj4EEixEj>:
      operator[](size_type __n) noexcept
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6839      	ldr	r1, [r7, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f84e 	bl	8001840 <_ZNSt14__array_traitsISt5arrayI9FuseStateLj6EELj4EE6_S_refERA4_KS2_j>
 80017a4:	4603      	mov	r3, r0
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <_ZNSt14__array_traitsIhLj3EE6_S_refERA3_Khj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
 80017b6:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	4413      	add	r3, r2
 80017be:	4618      	mov	r0, r3
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <_ZNSt5arrayIN3etl6bitsetILj8EEELj3EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 f845 	bl	8001864 <_ZNSt14__array_traitsIN3etl6bitsetILj8EEELj3EE6_S_ptrERA3_KS2_>
 80017da:	4603      	mov	r3, r0
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_ZNSt14__array_traitsIN9SmartFuse4FuseELj6EE6_S_refERA6_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	4613      	mov	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	4413      	add	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	4413      	add	r3, r2
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <_ZNSt14__array_traitsIbLj6EE6_S_refERA6_Kbj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4618      	mov	r0, r3
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <_ZNSt14__array_traitsI14SmartFuseStateLj4EE6_S_refERA4_KS0_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	4413      	add	r3, r2
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <_ZNSt14__array_traitsISt5arrayI9FuseStateLj6EELj4EE6_S_refERA4_KS2_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	4613      	mov	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	4413      	add	r3, r2
 8001858:	4618      	mov	r0, r3
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_ZNSt14__array_traitsIN3etl6bitsetILj8EEELj3EE6_S_ptrERA3_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <_ZN11GpioElementD1Ev>:
{
	public:
		GpioElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted);

		//virtual void handle();
		virtual ~GpioElement() { };
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	4a04      	ldr	r2, [pc, #16]	; (8001898 <_ZN11GpioElementD1Ev+0x1c>)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	080046c4 	.word	0x080046c4

0800189c <_ZN11GpioElementD0Ev>:
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ffe9 	bl	800187c <_ZN11GpioElementD1Ev>
 80018aa:	2110      	movs	r1, #16
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f002 fe32 	bl	8004516 <_ZdlPvj>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>:
 *      Author: Piotr Lesicki
 */

#include "gpio elements.hpp"

GpioElement::GpioElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted) :
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	60b9      	str	r1, [r7, #8]
 80018c6:	607a      	str	r2, [r7, #4]
 80018c8:	70fb      	strb	r3, [r7, #3]
						 port(port), pin(pin), is_inverted(is_inverted) { }
 80018ca:	4a09      	ldr	r2, [pc, #36]	; (80018f0 <_ZN11GpioElementC1EPK12GPIO_TypeDefmb+0x34>)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	715a      	strb	r2, [r3, #5]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4618      	mov	r0, r3
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	080046c4 	.word	0x080046c4

080018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>:

GpioOutElement::GpioOutElement(const GPIO_TypeDef *port, const uint32_t pin) :
							   GpioElement(port, pin, false) { }

GpioOutElement::GpioOutElement(const GPIO_TypeDef *port, const uint32_t pin, const bool is_inverted) :
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
 8001900:	70fb      	strb	r3, [r7, #3]
							   GpioElement(port, pin, is_inverted) { }
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	78fb      	ldrb	r3, [r7, #3]
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	68b9      	ldr	r1, [r7, #8]
 800190a:	f7ff ffd7 	bl	80018bc <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>
 800190e:	4a04      	ldr	r2, [pc, #16]	; (8001920 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb+0x2c>)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4618      	mov	r0, r3
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	080046b4 	.word	0x080046b4

08001924 <_ZN14GpioOutElement8activateEv>:

void GpioOutElement::activate()
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, (this->is_inverted ? GPIO_PIN_RESET : GPIO_PIN_SET));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68d8      	ldr	r0, [r3, #12]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	b299      	uxth	r1, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	795b      	ldrb	r3, [r3, #5]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <_ZN14GpioOutElement8activateEv+0x1e>
 800193e:	2300      	movs	r3, #0
 8001940:	e000      	b.n	8001944 <_ZN14GpioOutElement8activateEv+0x20>
 8001942:	2301      	movs	r3, #1
 8001944:	461a      	mov	r2, r3
 8001946:	f001 fd65 	bl	8003414 <HAL_GPIO_WritePin>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <_ZN14GpioOutElement10deactivateEv>:

void GpioOutElement::deactivate()
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin((GPIO_TypeDef*)(this->port), this->pin, (this->is_inverted ? GPIO_PIN_SET : GPIO_PIN_RESET));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68d8      	ldr	r0, [r3, #12]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	b299      	uxth	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	795b      	ldrb	r3, [r3, #5]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <_ZN14GpioOutElement10deactivateEv+0x1e>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <_ZN14GpioOutElement10deactivateEv+0x20>
 8001970:	2300      	movs	r3, #0
 8001972:	461a      	mov	r2, r3
 8001974:	f001 fd4e 	bl	8003414 <HAL_GPIO_WritePin>
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>:
}

GpioInElement::GpioInElement(const GPIO_TypeDef * const port, const uint32_t pin) :
							 GpioElement(port, pin, false) { }

GpioInElement::GpioInElement(const GPIO_TypeDef * const port, const uint32_t pin, const bool is_inverted) :
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
 800198c:	70fb      	strb	r3, [r7, #3]
							 GpioElement(port, pin, is_inverted) { }
 800198e:	68f8      	ldr	r0, [r7, #12]
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	68b9      	ldr	r1, [r7, #8]
 8001996:	f7ff ff91 	bl	80018bc <_ZN11GpioElementC1EPK12GPIO_TypeDefmb>
 800199a:	4a04      	ldr	r2, [pc, #16]	; (80019ac <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb+0x2c>)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	080046a4 	.word	0x080046a4

080019b0 <_ZN13GpioInElement8isActiveEv>:

bool GpioInElement::isActive()
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	 *		  1  |    1   |  0
	 *
	 *	  basically a XOR operation
	 *
	 */
	return ((HAL_GPIO_ReadPin((GPIO_TypeDef*)(this->port), this->pin) == GPIO_PIN_SET) != this->is_inverted);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4619      	mov	r1, r3
 80019c4:	4610      	mov	r0, r2
 80019c6:	f001 fd0d 	bl	80033e4 <HAL_GPIO_ReadPin>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	bf0c      	ite	eq
 80019d0:	2301      	moveq	r3, #1
 80019d2:	2300      	movne	r3, #0
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	795b      	ldrb	r3, [r3, #5]
 80019dc:	429a      	cmp	r2, r3
 80019de:	bf14      	ite	ne
 80019e0:	2301      	movne	r3, #1
 80019e2:	2300      	moveq	r3, #0
 80019e4:	b2db      	uxtb	r3, r3
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <_ZN13GpioInElementD1Ev>:

		//void handle() override;
		void toggle();
};

class GpioInElement : public GpioElement
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	4a05      	ldr	r2, [pc, #20]	; (8001a10 <_ZN13GpioInElementD1Ev+0x20>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff ff3b 	bl	800187c <_ZN11GpioElementD1Ev>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	080046a4 	.word	0x080046a4

08001a14 <_ZN13GpioInElementD0Ev>:
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ffe7 	bl	80019f0 <_ZN13GpioInElementD1Ev>
 8001a22:	2110      	movs	r1, #16
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f002 fd76 	bl	8004516 <_ZdlPvj>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <_ZN14GpioOutElementD1Ev>:
class GpioOutElement : public GpioElement
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	4a05      	ldr	r2, [pc, #20]	; (8001a54 <_ZN14GpioOutElementD1Ev+0x20>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff ff19 	bl	800187c <_ZN11GpioElementD1Ev>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	080046b4 	.word	0x080046b4

08001a58 <_ZN14GpioOutElementD0Ev>:
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff ffe7 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
 8001a66:	2110      	movs	r1, #16
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f002 fd54 	bl	8004516 <_ZdlPvj>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4618      	mov	r0, r3
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	; 0x28
 8001a7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8e:	4b64      	ldr	r3, [pc, #400]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a92:	4a63      	ldr	r2, [pc, #396]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001a94:	f043 0304 	orr.w	r3, r3, #4
 8001a98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a9a:	4b61      	ldr	r3, [pc, #388]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9e:	f003 0304 	and.w	r3, r3, #4
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aa6:	4b5e      	ldr	r3, [pc, #376]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aaa:	4a5d      	ldr	r2, [pc, #372]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab2:	4b5b      	ldr	r3, [pc, #364]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	4b58      	ldr	r3, [pc, #352]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac2:	4a57      	ldr	r2, [pc, #348]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aca:	4b55      	ldr	r3, [pc, #340]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	4b52      	ldr	r3, [pc, #328]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a51      	ldr	r2, [pc, #324]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b4f      	ldr	r3, [pc, #316]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aee:	4b4c      	ldr	r3, [pc, #304]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	4a4b      	ldr	r2, [pc, #300]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001af4:	f043 0308 	orr.w	r3, r3, #8
 8001af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afa:	4b49      	ldr	r3, [pc, #292]	; (8001c20 <MX_GPIO_Init+0x1a8>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	f003 0308 	and.w	r3, r3, #8
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	210f      	movs	r1, #15
 8001b0a:	4846      	ldr	r0, [pc, #280]	; (8001c24 <MX_GPIO_Init+0x1ac>)
 8001b0c:	f001 fc82 	bl	8003414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8001b10:	2200      	movs	r2, #0
 8001b12:	211e      	movs	r1, #30
 8001b14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b18:	f001 fc7c 	bl	8003414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8001b22:	4841      	ldr	r0, [pc, #260]	; (8001c28 <MX_GPIO_Init+0x1b0>)
 8001b24:	f001 fc76 	bl	8003414 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 8001b28:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001b2c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4839      	ldr	r0, [pc, #228]	; (8001c24 <MX_GPIO_Init+0x1ac>)
 8001b3e:	f001 fabf 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001b42:	230f      	movs	r3, #15
 8001b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	4832      	ldr	r0, [pc, #200]	; (8001c24 <MX_GPIO_Init+0x1ac>)
 8001b5a:	f001 fab1 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA8 PA9 PA10
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001b5e:	f248 7301 	movw	r3, #34561	; 0x8701
 8001b62:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b64:	2303      	movs	r3, #3
 8001b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	4619      	mov	r1, r3
 8001b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b76:	f001 faa3 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001b7a:	231e      	movs	r3, #30
 8001b7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b86:	2300      	movs	r3, #0
 8001b88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b94:	f001 fa94 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB4
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001b98:	2357      	movs	r3, #87	; 0x57
 8001b9a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	481f      	ldr	r0, [pc, #124]	; (8001c28 <MX_GPIO_Init+0x1b0>)
 8001bac:	f001 fa88 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001bb0:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 8001bb4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4818      	ldr	r0, [pc, #96]	; (8001c28 <MX_GPIO_Init+0x1b0>)
 8001bc6:	f001 fa7b 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bca:	2304      	movs	r3, #4
 8001bcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bd6:	f107 0314 	add.w	r3, r7, #20
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4813      	ldr	r0, [pc, #76]	; (8001c2c <MX_GPIO_Init+0x1b4>)
 8001bde:	f001 fa6f 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_9;
 8001be2:	f44f 7328 	mov.w	r3, #672	; 0x2a0
 8001be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be8:	2301      	movs	r3, #1
 8001bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	480b      	ldr	r0, [pc, #44]	; (8001c28 <MX_GPIO_Init+0x1b0>)
 8001bfc:	f001 fa60 	bl	80030c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c00:	2308      	movs	r3, #8
 8001c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c04:	2303      	movs	r3, #3
 8001c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	4619      	mov	r1, r3
 8001c12:	4807      	ldr	r0, [pc, #28]	; (8001c30 <MX_GPIO_Init+0x1b8>)
 8001c14:	f001 fa54 	bl	80030c0 <HAL_GPIO_Init>

}
 8001c18:	bf00      	nop
 8001c1a:	3728      	adds	r7, #40	; 0x28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000
 8001c24:	48000800 	.word	0x48000800
 8001c28:	48000400 	.word	0x48000400
 8001c2c:	48000c00 	.word	0x48000c00
 8001c30:	48001c00 	.word	0x48001c00

08001c34 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	601a      	str	r2, [r3, #0]
    {
    }
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <_ZN16SmartFuseHandlerILm4EEC1Ev>:

		SmartFuseState getGSB(std::array < uint8_t, 3 > x);
};

template <uint32_t num_of_sf>
class SmartFuseHandler
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f000 fa31 	bl	80020dc <_ZN3etl6vectorI9SmartFuseLj4EEC1Ev>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_ZN11GpioElementC1ERKS_>:
class GpioElement
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
 8001c8e:	4a0d      	ldr	r2, [pc, #52]	; (8001cc4 <_ZN11GpioElementC1ERKS_+0x40>)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	791a      	ldrb	r2, [r3, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	711a      	strb	r2, [r3, #4]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	795a      	ldrb	r2, [r3, #5]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	715a      	strb	r2, [r3, #5]
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	080046c4 	.word	0x080046c4

08001cc8 <_ZN13GpioInElementC1ERKS_>:
class GpioInElement : public GpioElement
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff ffd3 	bl	8001c84 <_ZN11GpioElementC1ERKS_>
 8001cde:	4a04      	ldr	r2, [pc, #16]	; (8001cf0 <_ZN13GpioInElementC1ERKS_+0x28>)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	080046a4 	.word	0x080046a4

08001cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf4:	b5b0      	push	{r4, r5, r7, lr}
 8001cf6:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
 8001cfa:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	SmartFuseHandler<4> sf_handler;
 8001cfc:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ffb2 	bl	8001c6a <_ZN16SmartFuseHandlerILm4EEC1Ev>

	FusesSettings fuses_settings
 8001d06:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8001d0a:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8001d0e:	4aa7      	ldr	r2, [pc, #668]	; (8001fac <main+0x2b8>)
 8001d10:	461c      	mov	r4, r3
 8001d12:	4615      	mov	r5, r2
 8001d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d20:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d24:	6020      	str	r0, [r4, #0]
 8001d26:	3404      	adds	r4, #4
 8001d28:	8021      	strh	r1, [r4, #0]
		  SamplingMode::Continuous, SamplingMode::Continuous, SamplingMode::Continuous },
		{ 0x03ff, 0x03ff, 0x03ff, 0x03ff, 0x03ff, 0x03ff },
		{ { 0x0000, 0xffff },  { 0x0000, 0xffff }, { 0x0000, 0xffff }, { 0x0000, 0xffff }, { 0x0000, 0xffff }, { 0x0000, 0xffff } }
	};

	sf_handler.smart_fuses.emplace_back(GPIOA, GPIO_PIN_1, &hspi1, fuses_settings);
 8001d2a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001d2e:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
 8001d32:	2302      	movs	r3, #2
 8001d34:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 8001d38:	4b9d      	ldr	r3, [pc, #628]	; (8001fb0 <main+0x2bc>)
 8001d3a:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 8001d3e:	f507 743d 	add.w	r4, r7, #756	; 0x2f4
 8001d42:	f207 22f2 	addw	r2, r7, #754	; 0x2f2
 8001d46:	f507 713b 	add.w	r1, r7, #748	; 0x2ec
 8001d4a:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001d4e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	4623      	mov	r3, r4
 8001d56:	f000 f9f6 	bl	8002146 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJP12GPIO_TypeDeftP19__SPI_HandleTypeDefR13FusesSettingsEEEvDpOT_>
	sf_handler.smart_fuses.emplace_back(GPIOA, GPIO_PIN_2, &hspi1, fuses_settings);
 8001d5a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001d5e:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
 8001d62:	2304      	movs	r3, #4
 8001d64:	f8a7 32fe 	strh.w	r3, [r7, #766]	; 0x2fe
 8001d68:	4b91      	ldr	r3, [pc, #580]	; (8001fb0 <main+0x2bc>)
 8001d6a:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
 8001d6e:	f507 7440 	add.w	r4, r7, #768	; 0x300
 8001d72:	f207 22fe 	addw	r2, r7, #766	; 0x2fe
 8001d76:	f507 713e 	add.w	r1, r7, #760	; 0x2f8
 8001d7a:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001d7e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	4623      	mov	r3, r4
 8001d86:	f000 f9de 	bl	8002146 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJP12GPIO_TypeDeftP19__SPI_HandleTypeDefR13FusesSettingsEEEvDpOT_>
	sf_handler.smart_fuses.emplace_back(GPIOA, GPIO_PIN_3, &hspi1, fuses_settings);
 8001d8a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001d8e:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
 8001d92:	2308      	movs	r3, #8
 8001d94:	f8a7 330a 	strh.w	r3, [r7, #778]	; 0x30a
 8001d98:	4b85      	ldr	r3, [pc, #532]	; (8001fb0 <main+0x2bc>)
 8001d9a:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
 8001d9e:	f507 7443 	add.w	r4, r7, #780	; 0x30c
 8001da2:	f207 320a 	addw	r2, r7, #778	; 0x30a
 8001da6:	f507 7141 	add.w	r1, r7, #772	; 0x304
 8001daa:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001dae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	4623      	mov	r3, r4
 8001db6:	f000 f9c6 	bl	8002146 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJP12GPIO_TypeDeftP19__SPI_HandleTypeDefR13FusesSettingsEEEvDpOT_>
	sf_handler.smart_fuses.emplace_back(GPIOA, GPIO_PIN_4, &hspi1, fuses_settings);
 8001dba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001dbe:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8001dc2:	2310      	movs	r3, #16
 8001dc4:	f8a7 3316 	strh.w	r3, [r7, #790]	; 0x316
 8001dc8:	4b79      	ldr	r3, [pc, #484]	; (8001fb0 <main+0x2bc>)
 8001dca:	f8c7 3318 	str.w	r3, [r7, #792]	; 0x318
 8001dce:	f507 7446 	add.w	r4, r7, #792	; 0x318
 8001dd2:	f207 3216 	addw	r2, r7, #790	; 0x316
 8001dd6:	f507 7144 	add.w	r1, r7, #784	; 0x310
 8001dda:	f107 00a0 	add.w	r0, r7, #160	; 0xa0
 8001dde:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	4623      	mov	r3, r4
 8001de6:	f000 f9ae 	bl	8002146 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJP12GPIO_TypeDeftP19__SPI_HandleTypeDefR13FusesSettingsEEEvDpOT_>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dea:	f000 fc8a 	bl	8002702 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dee:	f000 f8fb 	bl	8001fe8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001df2:	f7ff fe41 	bl	8001a78 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001df6:	f7fe fa01 	bl	80001fc <MX_CAN1_Init>
  MX_SPI1_Init();
 8001dfa:	f000 fb23 	bl	8002444 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	sf_handler.initAll();
 8001dfe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe faad 	bl	8000362 <_ZN16SmartFuseHandlerILm4EE7initAllEv>

	led_ok.deactivate();
 8001e08:	486a      	ldr	r0, [pc, #424]	; (8001fb4 <main+0x2c0>)
 8001e0a:	f7ff fda2 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
	led_warning_1.deactivate();
 8001e0e:	486a      	ldr	r0, [pc, #424]	; (8001fb8 <main+0x2c4>)
 8001e10:	f7ff fd9f 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
	led_warning_2.deactivate();
 8001e14:	4869      	ldr	r0, [pc, #420]	; (8001fbc <main+0x2c8>)
 8001e16:	f7ff fd9c 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
	led_error.deactivate();
 8001e1a:	4869      	ldr	r0, [pc, #420]	; (8001fc0 <main+0x2cc>)
 8001e1c:	f7ff fd99 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>

	std::array < GpioInElement, 5 > optos { safety_ams, safety_spare, safety_tms, safety_td, safety_hvd };
 8001e20:	f107 0418 	add.w	r4, r7, #24
 8001e24:	4967      	ldr	r1, [pc, #412]	; (8001fc4 <main+0x2d0>)
 8001e26:	4620      	mov	r0, r4
 8001e28:	f7ff ff4e 	bl	8001cc8 <_ZN13GpioInElementC1ERKS_>
 8001e2c:	3410      	adds	r4, #16
 8001e2e:	4966      	ldr	r1, [pc, #408]	; (8001fc8 <main+0x2d4>)
 8001e30:	4620      	mov	r0, r4
 8001e32:	f7ff ff49 	bl	8001cc8 <_ZN13GpioInElementC1ERKS_>
 8001e36:	3410      	adds	r4, #16
 8001e38:	4964      	ldr	r1, [pc, #400]	; (8001fcc <main+0x2d8>)
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	f7ff ff44 	bl	8001cc8 <_ZN13GpioInElementC1ERKS_>
 8001e40:	3410      	adds	r4, #16
 8001e42:	4963      	ldr	r1, [pc, #396]	; (8001fd0 <main+0x2dc>)
 8001e44:	4620      	mov	r0, r4
 8001e46:	f7ff ff3f 	bl	8001cc8 <_ZN13GpioInElementC1ERKS_>
 8001e4a:	f104 0310 	add.w	r3, r4, #16
 8001e4e:	4961      	ldr	r1, [pc, #388]	; (8001fd4 <main+0x2e0>)
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff39 	bl	8001cc8 <_ZN13GpioInElementC1ERKS_>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	sf_handler.enableAll();
 8001e56:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7fe faac 	bl	80003b8 <_ZN16SmartFuseHandlerILm4EE9enableAllEv>
	enable_mosfets.activate();
 8001e60:	485d      	ldr	r0, [pc, #372]	; (8001fd8 <main+0x2e4>)
 8001e62:	f7ff fd5f 	bl	8001924 <_ZN14GpioOutElement8activateEv>

	led_ok.activate();
 8001e66:	4853      	ldr	r0, [pc, #332]	; (8001fb4 <main+0x2c0>)
 8001e68:	f7ff fd5c 	bl	8001924 <_ZN14GpioOutElement8activateEv>

	map_test.elems[0] = FuseState::Ok;
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	485b      	ldr	r0, [pc, #364]	; (8001fdc <main+0x2e8>)
 8001e70:	f000 f99c 	bl	80021ac <_ZNSt5arrayI9FuseStateLj3EEixEj>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
	map_test.elems[1] = FuseState::Error;
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	4857      	ldr	r0, [pc, #348]	; (8001fdc <main+0x2e8>)
 8001e7e:	f000 f995 	bl	80021ac <_ZNSt5arrayI9FuseStateLj3EEixEj>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2208      	movs	r2, #8
 8001e86:	701a      	strb	r2, [r3, #0]
	map_test.elems[2] = FuseState::Ok;
 8001e88:	2102      	movs	r1, #2
 8001e8a:	4854      	ldr	r0, [pc, #336]	; (8001fdc <main+0x2e8>)
 8001e8c:	f000 f98e 	bl	80021ac <_ZNSt5arrayI9FuseStateLj3EEixEj>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		//----------------------------------------------------------------------------------------
		// handle smart fuses and show as Ok/Warnings/Error
		auto state = sf_handler.handleAll();
 8001e96:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fa36 	bl	800030c <_ZN16SmartFuseHandlerILm4EE9handleAllEv>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f887 332b 	strb.w	r3, [r7, #811]	; 0x32b
		switch (state)
 8001ea6:	f897 332b 	ldrb.w	r3, [r7, #811]	; 0x32b
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	2b07      	cmp	r3, #7
 8001eae:	d833      	bhi.n	8001f18 <main+0x224>
 8001eb0:	a201      	add	r2, pc, #4	; (adr r2, 8001eb8 <main+0x1c4>)
 8001eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb6:	bf00      	nop
 8001eb8:	08001ee1 	.word	0x08001ee1
 8001ebc:	08001f09 	.word	0x08001f09
 8001ec0:	08001ef1 	.word	0x08001ef1
 8001ec4:	08001ef9 	.word	0x08001ef9
 8001ec8:	08001ed9 	.word	0x08001ed9
 8001ecc:	08001ee9 	.word	0x08001ee9
 8001ed0:	08001f11 	.word	0x08001f11
 8001ed4:	08001f01 	.word	0x08001f01
		{
			case SmartFuseState::LatchOff: led_warning_1.activate(); break;
 8001ed8:	4837      	ldr	r0, [pc, #220]	; (8001fb8 <main+0x2c4>)
 8001eda:	f7ff fd23 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001ede:	e024      	b.n	8001f2a <main+0x236>
			case SmartFuseState::ResetState: led_warning_2.activate(); break;
 8001ee0:	4836      	ldr	r0, [pc, #216]	; (8001fbc <main+0x2c8>)
 8001ee2:	f7ff fd1f 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001ee6:	e020      	b.n	8001f2a <main+0x236>
			case SmartFuseState::OLOFF: led_warning_2.activate(); break;
 8001ee8:	4834      	ldr	r0, [pc, #208]	; (8001fbc <main+0x2c8>)
 8001eea:	f7ff fd1b 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001eee:	e01c      	b.n	8001f2a <main+0x236>
			case SmartFuseState::OTPLVDS: led_warning_2.activate(); break;
 8001ef0:	4832      	ldr	r0, [pc, #200]	; (8001fbc <main+0x2c8>)
 8001ef2:	f7ff fd17 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001ef6:	e018      	b.n	8001f2a <main+0x236>
			case SmartFuseState::TempFail: led_warning_2.activate(); break;
 8001ef8:	4830      	ldr	r0, [pc, #192]	; (8001fbc <main+0x2c8>)
 8001efa:	f7ff fd13 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001efe:	e014      	b.n	8001f2a <main+0x236>
			case SmartFuseState::NotResponding: led_error.activate(); break;
 8001f00:	482f      	ldr	r0, [pc, #188]	; (8001fc0 <main+0x2cc>)
 8001f02:	f7ff fd0f 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001f06:	e010      	b.n	8001f2a <main+0x236>
			case SmartFuseState::SPIError: led_error.activate(); break;
 8001f08:	482d      	ldr	r0, [pc, #180]	; (8001fc0 <main+0x2cc>)
 8001f0a:	f7ff fd0b 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001f0e:	e00c      	b.n	8001f2a <main+0x236>
			case SmartFuseState::FailSafe: led_error.activate(); break;
 8001f10:	482b      	ldr	r0, [pc, #172]	; (8001fc0 <main+0x2cc>)
 8001f12:	f7ff fd07 	bl	8001924 <_ZN14GpioOutElement8activateEv>
 8001f16:	e008      	b.n	8001f2a <main+0x236>
			default:
			{
				led_warning_1.deactivate();
 8001f18:	4827      	ldr	r0, [pc, #156]	; (8001fb8 <main+0x2c4>)
 8001f1a:	f7ff fd1a 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
				led_warning_2.deactivate();
 8001f1e:	4827      	ldr	r0, [pc, #156]	; (8001fbc <main+0x2c8>)
 8001f20:	f7ff fd17 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
				led_error.deactivate();
 8001f24:	4826      	ldr	r0, [pc, #152]	; (8001fc0 <main+0x2cc>)
 8001f26:	f7ff fd14 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
			}
		}
		// debug stuff
		states = sf_handler.getStates();
 8001f2a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7fe fa70 	bl	8000414 <_ZN16SmartFuseHandlerILm4EE9getStatesEv>
 8001f34:	4603      	mov	r3, r0
 8001f36:	4a2a      	ldr	r2, [pc, #168]	; (8001fe0 <main+0x2ec>)
 8001f38:	6013      	str	r3, [r2, #0]
		chanel_states = sf_handler.getChanelsStates();
 8001f3a:	4c2a      	ldr	r4, [pc, #168]	; (8001fe4 <main+0x2f0>)
 8001f3c:	463b      	mov	r3, r7
 8001f3e:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fa97 	bl	8000478 <_ZN16SmartFuseHandlerILm4EE16getChanelsStatesEv>
 8001f4a:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8001f4e:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 8001f52:	461d      	mov	r5, r3
 8001f54:	6828      	ldr	r0, [r5, #0]
 8001f56:	6869      	ldr	r1, [r5, #4]
 8001f58:	68aa      	ldr	r2, [r5, #8]
 8001f5a:	68eb      	ldr	r3, [r5, #12]
 8001f5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f5e:	6928      	ldr	r0, [r5, #16]
 8001f60:	6969      	ldr	r1, [r5, #20]
 8001f62:	c403      	stmia	r4!, {r0, r1}

		//----------------------------------------------------------------------------------------
		// handle safety
		for (auto& safety : optos)
 8001f64:	f107 0318 	add.w	r3, r7, #24
 8001f68:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
 8001f6c:	f8d7 0324 	ldr.w	r0, [r7, #804]	; 0x324
 8001f70:	f000 f92b 	bl	80021ca <_ZNSt5arrayI13GpioInElementLj5EE5beginEv>
 8001f74:	f8c7 032c 	str.w	r0, [r7, #812]	; 0x32c
 8001f78:	f8d7 0324 	ldr.w	r0, [r7, #804]	; 0x324
 8001f7c:	f000 f931 	bl	80021e2 <_ZNSt5arrayI13GpioInElementLj5EE3endEv>
 8001f80:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
 8001f84:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 8001f88:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d082      	beq.n	8001e96 <main+0x1a2>
 8001f90:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8001f94:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
		{
			safety.isActive();
 8001f98:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
 8001f9c:	f7ff fd08 	bl	80019b0 <_ZN13GpioInElement8isActiveEv>
		for (auto& safety : optos)
 8001fa0:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
 8001fa4:	3310      	adds	r3, #16
 8001fa6:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
 8001faa:	e7eb      	b.n	8001f84 <main+0x290>
 8001fac:	08004664 	.word	0x08004664
 8001fb0:	200001a4 	.word	0x200001a4
 8001fb4:	200000b4 	.word	0x200000b4
 8001fb8:	200000c4 	.word	0x200000c4
 8001fbc:	200000d4 	.word	0x200000d4
 8001fc0:	200000e4 	.word	0x200000e4
 8001fc4:	20000134 	.word	0x20000134
 8001fc8:	20000144 	.word	0x20000144
 8001fcc:	20000154 	.word	0x20000154
 8001fd0:	20000164 	.word	0x20000164
 8001fd4:	20000174 	.word	0x20000174
 8001fd8:	20000124 	.word	0x20000124
 8001fdc:	200001a0 	.word	0x200001a0
 8001fe0:	20000184 	.word	0x20000184
 8001fe4:	20000188 	.word	0x20000188

08001fe8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b098      	sub	sp, #96	; 0x60
 8001fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fee:	f107 0318 	add.w	r3, r7, #24
 8001ff2:	2248      	movs	r2, #72	; 0x48
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f002 fabe 	bl	8004578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ffc:	1d3b      	adds	r3, r7, #4
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	609a      	str	r2, [r3, #8]
 8002006:	60da      	str	r2, [r3, #12]
 8002008:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800200a:	2000      	movs	r0, #0
 800200c:	f001 fa3a 	bl	8003484 <HAL_PWREx_ControlVoltageScaling>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	bf14      	ite	ne
 8002016:	2301      	movne	r3, #1
 8002018:	2300      	moveq	r3, #0
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <_Z18SystemClock_Configv+0x3c>
  {
    Error_Handler();
 8002020:	f000 f842 	bl	80020a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002024:	2310      	movs	r3, #16
 8002026:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002028:	2301      	movs	r3, #1
 800202a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002030:	2360      	movs	r3, #96	; 0x60
 8002032:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002034:	2302      	movs	r3, #2
 8002036:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002038:	2301      	movs	r3, #1
 800203a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 800203c:	2301      	movs	r3, #1
 800203e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8002040:	233c      	movs	r3, #60	; 0x3c
 8002042:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002044:	2302      	movs	r3, #2
 8002046:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002048:	2302      	movs	r3, #2
 800204a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800204c:	2302      	movs	r3, #2
 800204e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002050:	f107 0318 	add.w	r3, r7, #24
 8002054:	4618      	mov	r0, r3
 8002056:	f001 fab9 	bl	80035cc <HAL_RCC_OscConfig>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	bf14      	ite	ne
 8002060:	2301      	movne	r3, #1
 8002062:	2300      	moveq	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 800206a:	f000 f81d 	bl	80020a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800206e:	230f      	movs	r3, #15
 8002070:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002072:	2303      	movs	r3, #3
 8002074:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	2105      	movs	r1, #5
 8002086:	4618      	mov	r0, r3
 8002088:	f001 ff28 	bl	8003edc <HAL_RCC_ClockConfig>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	bf14      	ite	ne
 8002092:	2301      	movne	r3, #1
 8002094:	2300      	moveq	r3, #0
 8002096:	b2db      	uxtb	r3, r3
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 800209c:	f000 f804 	bl	80020a8 <Error_Handler>
  }
}
 80020a0:	bf00      	nop
 80020a2:	3760      	adds	r7, #96	; 0x60
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/*User can add his own implementation to report the HAL error return state */
	led_ok.deactivate();
 80020ac:	4807      	ldr	r0, [pc, #28]	; (80020cc <Error_Handler+0x24>)
 80020ae:	f7ff fc50 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
	led_warning_1.deactivate();
 80020b2:	4807      	ldr	r0, [pc, #28]	; (80020d0 <Error_Handler+0x28>)
 80020b4:	f7ff fc4d 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
	led_warning_2.deactivate();
 80020b8:	4806      	ldr	r0, [pc, #24]	; (80020d4 <Error_Handler+0x2c>)
 80020ba:	f7ff fc4a 	bl	8001952 <_ZN14GpioOutElement10deactivateEv>
	led_error.activate();
 80020be:	4806      	ldr	r0, [pc, #24]	; (80020d8 <Error_Handler+0x30>)
 80020c0:	f7ff fc30 	bl	8001924 <_ZN14GpioOutElement8activateEv>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c4:	b672      	cpsid	i
}
 80020c6:	bf00      	nop

	__disable_irq();
	while (1) {}
 80020c8:	e7fe      	b.n	80020c8 <Error_Handler+0x20>
 80020ca:	bf00      	nop
 80020cc:	200000b4 	.word	0x200000b4
 80020d0:	200000c4 	.word	0x200000c4
 80020d4:	200000d4 	.word	0x200000d4
 80020d8:	200000e4 	.word	0x200000e4

080020dc <_ZN3etl6vectorI9SmartFuseLj4EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	330c      	adds	r3, #12
 80020ea:	2204      	movs	r2, #4
 80020ec:	4619      	mov	r1, r3
 80020ee:	f000 f885 	bl	80021fc <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>
    {
      this->initialise();
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 f897 	bl	8002228 <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>
    }
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4618      	mov	r0, r3
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <_ZN3etl7forwardIP12GPIO_TypeDefEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 800210c:	687b      	ldr	r3, [r7, #4]
  }
 800210e:	4618      	mov	r0, r3
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <_ZN3etl7forwardItEEOT_RNS_16remove_referenceIS1_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8002122:	687b      	ldr	r3, [r7, #4]
  }
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_ZN3etl7forwardIP19__SPI_HandleTypeDefEEOT_RNS_16remove_referenceIS3_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8002138:	687b      	ldr	r3, [r7, #4]
  }
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_ZN3etl7ivectorI9SmartFuseE12emplace_backIJP12GPIO_TypeDeftP19__SPI_HandleTypeDefR13FusesSettingsEEEvDpOT_>:
    void emplace_back(Args && ... args)
 8002146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af02      	add	r7, sp, #8
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
 8002154:	603b      	str	r3, [r7, #0]
      ::new (p_end) T(etl::forward<Args>(args)...);
 8002156:	68b8      	ldr	r0, [r7, #8]
 8002158:	f7ff ffd4 	bl	8002104 <_ZN3etl7forwardIP12GPIO_TypeDefEEOT_RNS_16remove_referenceIS3_E4typeE>
 800215c:	4603      	mov	r3, r0
 800215e:	681c      	ldr	r4, [r3, #0]
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff ffda 	bl	800211a <_ZN3etl7forwardItEEOT_RNS_16remove_referenceIS1_E4typeE>
 8002166:	4603      	mov	r3, r0
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	4698      	mov	r8, r3
 800216c:	6838      	ldr	r0, [r7, #0]
 800216e:	f7ff ffdf 	bl	8002130 <_ZN3etl7forwardIP19__SPI_HandleTypeDefEEOT_RNS_16remove_referenceIS3_E4typeE>
 8002172:	4603      	mov	r3, r0
 8002174:	681d      	ldr	r5, [r3, #0]
 8002176:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002178:	f000 f86a 	bl	8002250 <_ZN3etl7forwardIR13FusesSettingsEEOT_RNS_16remove_referenceIS3_E4typeE>
 800217c:	4606      	mov	r6, r0
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	4619      	mov	r1, r3
 8002184:	2090      	movs	r0, #144	; 0x90
 8002186:	f7ff fd55 	bl	8001c34 <_ZnwjPv>
 800218a:	9600      	str	r6, [sp, #0]
 800218c:	462b      	mov	r3, r5
 800218e:	4642      	mov	r2, r8
 8002190:	4621      	mov	r1, r4
 8002192:	f7fe fbdd 	bl	8000950 <_ZN9SmartFuseC1EPK12GPIO_TypeDefmPK19__SPI_HandleTypeDefRK13FusesSettings>
      ++p_end;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	609a      	str	r2, [r3, #8]
    }
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080021ac <_ZNSt5arrayI9FuseStateLj3EEixEj>:
      operator[](size_type __n) noexcept
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6839      	ldr	r1, [r7, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 f853 	bl	8002266 <_ZNSt14__array_traitsI9FuseStateLj3EE6_S_refERA3_KS0_j>
 80021c0:	4603      	mov	r3, r0
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <_ZNSt5arrayI13GpioInElementLj5EE5beginEv>:
      begin() noexcept
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f855 	bl	8002282 <_ZNSt5arrayI13GpioInElementLj5EE4dataEv>
 80021d8:	4603      	mov	r3, r0
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <_ZNSt5arrayI13GpioInElementLj5EE3endEv>:
      end() noexcept
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f849 	bl	8002282 <_ZNSt5arrayI13GpioInElementLj5EE4dataEv>
 80021f0:	4603      	mov	r3, r0
 80021f2:	3350      	adds	r3, #80	; 0x50
 80021f4:	4618      	mov	r0, r3
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <_ZN3etl7ivectorI9SmartFuseEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fd1d 	bl	8001c4c <_ZN3etl11vector_baseC1Ej>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	68ba      	ldr	r2, [r7, #8]
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	609a      	str	r2, [r3, #8]
    }
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	4618      	mov	r0, r3
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <_ZN3etl7ivectorI9SmartFuseE10initialiseEv>:
    void initialise()
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	4619      	mov	r1, r3
 800223a:	4610      	mov	r0, r2
 800223c:	f000 f82e 	bl	800229c <_ZN3etl7destroyIP9SmartFuseEENS_9enable_ifIXsrNS_25is_trivially_destructibleINS_15iterator_traitsIT_NS3_IXntsrNS_14is_fundamentalIS6_EE5valueEvE4typeEE10value_typeEEE5valueEvE4typeES6_S6_>
      p_end = p_buffer;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	609a      	str	r2, [r3, #8]
    }
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <_ZN3etl7forwardIR13FusesSettingsEEOT_RNS_16remove_referenceIS3_E4typeE>:
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
    return static_cast<T&&>(t);
 8002258:	687b      	ldr	r3, [r7, #4]
  }
 800225a:	4618      	mov	r0, r3
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <_ZNSt14__array_traitsI9FuseStateLj3EE6_S_refERA3_KS0_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
 800226e:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	4413      	add	r3, r2
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <_ZNSt5arrayI13GpioInElementLj5EE4dataEv>:
      data() noexcept
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4618      	mov	r0, r3
 800228e:	f000 f810 	bl	80022b2 <_ZNSt14__array_traitsI13GpioInElementLj5EE6_S_ptrERA5_KS0_>
 8002292:	4603      	mov	r3, r0
 8002294:	4618      	mov	r0, r3
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <_ZN3etl7destroyIP9SmartFuseEENS_9enable_ifIXsrNS_25is_trivially_destructibleINS_15iterator_traitsIT_NS3_IXntsrNS_14is_fundamentalIS6_EE5valueEvE4typeEE10value_typeEEE5valueEvE4typeES6_S6_>:
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  typename etl::enable_if<etl::is_trivially_destructible<typename etl::iterator_traits<TIterator>::value_type>::value, void>::type
    destroy(TIterator /*i_begin*/, TIterator /*i_end*/)
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  {
  }
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_ZNSt14__array_traitsI13GpioInElementLj5EE6_S_ptrERA5_KS0_>:
      _S_ptr(const _Type& __t) noexcept
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <_Z41__static_initialization_and_destruction_0ii>:

  /* USER CODE END Error_Handler_Debug */
}
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d154      	bne.n	8002382 <_Z41__static_initialization_and_destruction_0ii+0xba>
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022de:	4293      	cmp	r3, r2
 80022e0:	d14f      	bne.n	8002382 <_Z41__static_initialization_and_destruction_0ii+0xba>
GpioOutElement led_ok(GPIOC, GPIO_PIN_0, true);
 80022e2:	2301      	movs	r3, #1
 80022e4:	2201      	movs	r2, #1
 80022e6:	4940      	ldr	r1, [pc, #256]	; (80023e8 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 80022e8:	4840      	ldr	r0, [pc, #256]	; (80023ec <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80022ea:	f7ff fb03 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_warning_1(GPIOC, GPIO_PIN_1, true);
 80022ee:	2301      	movs	r3, #1
 80022f0:	2202      	movs	r2, #2
 80022f2:	493d      	ldr	r1, [pc, #244]	; (80023e8 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 80022f4:	483e      	ldr	r0, [pc, #248]	; (80023f0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80022f6:	f7ff fafd 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_warning_2(GPIOC, GPIO_PIN_2, true);
 80022fa:	2301      	movs	r3, #1
 80022fc:	2204      	movs	r2, #4
 80022fe:	493a      	ldr	r1, [pc, #232]	; (80023e8 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 8002300:	483c      	ldr	r0, [pc, #240]	; (80023f4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8002302:	f7ff faf7 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_error(GPIOC, GPIO_PIN_3, true);
 8002306:	2301      	movs	r3, #1
 8002308:	2208      	movs	r2, #8
 800230a:	4937      	ldr	r1, [pc, #220]	; (80023e8 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 800230c:	483a      	ldr	r0, [pc, #232]	; (80023f8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 800230e:	f7ff faf1 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_1_control(GPIOB, GPIO_PIN_5, false);
 8002312:	2300      	movs	r3, #0
 8002314:	2220      	movs	r2, #32
 8002316:	4939      	ldr	r1, [pc, #228]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002318:	4839      	ldr	r0, [pc, #228]	; (8002400 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 800231a:	f7ff faeb 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement led_2_control(GPIOB, GPIO_PIN_7, false);
 800231e:	2300      	movs	r3, #0
 8002320:	2280      	movs	r2, #128	; 0x80
 8002322:	4936      	ldr	r1, [pc, #216]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002324:	4837      	ldr	r0, [pc, #220]	; (8002404 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8002326:	f7ff fae5 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement buzzer_control(GPIOB, GPIO_PIN_10, false);
 800232a:	2300      	movs	r3, #0
 800232c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002330:	4932      	ldr	r1, [pc, #200]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002332:	4835      	ldr	r0, [pc, #212]	; (8002408 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8002334:	f7ff fade 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioOutElement enable_mosfets(GPIOB, GPIO_PIN_9, false);
 8002338:	2300      	movs	r3, #0
 800233a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800233e:	492f      	ldr	r1, [pc, #188]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002340:	4832      	ldr	r0, [pc, #200]	; (800240c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8002342:	f7ff fad7 	bl	80018f4 <_ZN14GpioOutElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_ams(GPIOB, GPIO_PIN_0, true);
 8002346:	2301      	movs	r3, #1
 8002348:	2201      	movs	r2, #1
 800234a:	492c      	ldr	r1, [pc, #176]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 800234c:	4830      	ldr	r0, [pc, #192]	; (8002410 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 800234e:	f7ff fb17 	bl	8001980 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_spare(GPIOB, GPIO_PIN_1, true);
 8002352:	2301      	movs	r3, #1
 8002354:	2202      	movs	r2, #2
 8002356:	4929      	ldr	r1, [pc, #164]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002358:	482e      	ldr	r0, [pc, #184]	; (8002414 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 800235a:	f7ff fb11 	bl	8001980 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_tms(GPIOB, GPIO_PIN_2, true);
 800235e:	2301      	movs	r3, #1
 8002360:	2204      	movs	r2, #4
 8002362:	4926      	ldr	r1, [pc, #152]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002364:	482c      	ldr	r0, [pc, #176]	; (8002418 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8002366:	f7ff fb0b 	bl	8001980 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_td(GPIOB, GPIO_PIN_4, true);
 800236a:	2301      	movs	r3, #1
 800236c:	2210      	movs	r2, #16
 800236e:	4923      	ldr	r1, [pc, #140]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8002370:	482a      	ldr	r0, [pc, #168]	; (800241c <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8002372:	f7ff fb05 	bl	8001980 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
GpioInElement safety_hvd(GPIOB, GPIO_PIN_6, true);
 8002376:	2301      	movs	r3, #1
 8002378:	2240      	movs	r2, #64	; 0x40
 800237a:	4920      	ldr	r1, [pc, #128]	; (80023fc <_Z41__static_initialization_and_destruction_0ii+0x134>)
 800237c:	4828      	ldr	r0, [pc, #160]	; (8002420 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 800237e:	f7ff faff 	bl	8001980 <_ZN13GpioInElementC1EPK12GPIO_TypeDefmb>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d12b      	bne.n	80023e0 <_Z41__static_initialization_and_destruction_0ii+0x118>
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800238e:	4293      	cmp	r3, r2
 8002390:	d126      	bne.n	80023e0 <_Z41__static_initialization_and_destruction_0ii+0x118>
 8002392:	4823      	ldr	r0, [pc, #140]	; (8002420 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8002394:	f7ff fb2c 	bl	80019f0 <_ZN13GpioInElementD1Ev>
GpioInElement safety_td(GPIOB, GPIO_PIN_4, true);
 8002398:	4820      	ldr	r0, [pc, #128]	; (800241c <_Z41__static_initialization_and_destruction_0ii+0x154>)
 800239a:	f7ff fb29 	bl	80019f0 <_ZN13GpioInElementD1Ev>
GpioInElement safety_tms(GPIOB, GPIO_PIN_2, true);
 800239e:	481e      	ldr	r0, [pc, #120]	; (8002418 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 80023a0:	f7ff fb26 	bl	80019f0 <_ZN13GpioInElementD1Ev>
GpioInElement safety_spare(GPIOB, GPIO_PIN_1, true);
 80023a4:	481b      	ldr	r0, [pc, #108]	; (8002414 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 80023a6:	f7ff fb23 	bl	80019f0 <_ZN13GpioInElementD1Ev>
GpioInElement safety_ams(GPIOB, GPIO_PIN_0, true);
 80023aa:	4819      	ldr	r0, [pc, #100]	; (8002410 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 80023ac:	f7ff fb20 	bl	80019f0 <_ZN13GpioInElementD1Ev>
GpioOutElement enable_mosfets(GPIOB, GPIO_PIN_9, false);
 80023b0:	4816      	ldr	r0, [pc, #88]	; (800240c <_Z41__static_initialization_and_destruction_0ii+0x144>)
 80023b2:	f7ff fb3f 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement buzzer_control(GPIOB, GPIO_PIN_10, false);
 80023b6:	4814      	ldr	r0, [pc, #80]	; (8002408 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 80023b8:	f7ff fb3c 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_2_control(GPIOB, GPIO_PIN_7, false);
 80023bc:	4811      	ldr	r0, [pc, #68]	; (8002404 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 80023be:	f7ff fb39 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_1_control(GPIOB, GPIO_PIN_5, false);
 80023c2:	480f      	ldr	r0, [pc, #60]	; (8002400 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 80023c4:	f7ff fb36 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_error(GPIOC, GPIO_PIN_3, true);
 80023c8:	480b      	ldr	r0, [pc, #44]	; (80023f8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 80023ca:	f7ff fb33 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_warning_2(GPIOC, GPIO_PIN_2, true);
 80023ce:	4809      	ldr	r0, [pc, #36]	; (80023f4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 80023d0:	f7ff fb30 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_warning_1(GPIOC, GPIO_PIN_1, true);
 80023d4:	4806      	ldr	r0, [pc, #24]	; (80023f0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 80023d6:	f7ff fb2d 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
GpioOutElement led_ok(GPIOC, GPIO_PIN_0, true);
 80023da:	4804      	ldr	r0, [pc, #16]	; (80023ec <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80023dc:	f7ff fb2a 	bl	8001a34 <_ZN14GpioOutElementD1Ev>
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	48000800 	.word	0x48000800
 80023ec:	200000b4 	.word	0x200000b4
 80023f0:	200000c4 	.word	0x200000c4
 80023f4:	200000d4 	.word	0x200000d4
 80023f8:	200000e4 	.word	0x200000e4
 80023fc:	48000400 	.word	0x48000400
 8002400:	200000f4 	.word	0x200000f4
 8002404:	20000104 	.word	0x20000104
 8002408:	20000114 	.word	0x20000114
 800240c:	20000124 	.word	0x20000124
 8002410:	20000134 	.word	0x20000134
 8002414:	20000144 	.word	0x20000144
 8002418:	20000154 	.word	0x20000154
 800241c:	20000164 	.word	0x20000164
 8002420:	20000174 	.word	0x20000174

08002424 <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
 8002428:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800242c:	2001      	movs	r0, #1
 800242e:	f7ff ff4b 	bl	80022c8 <_Z41__static_initialization_and_destruction_0ii>
 8002432:	bd80      	pop	{r7, pc}

08002434 <_GLOBAL__sub_D__ZN8PUTM_CAN3canE>:
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
 8002438:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800243c:	2000      	movs	r0, #0
 800243e:	f7ff ff43 	bl	80022c8 <_Z41__static_initialization_and_destruction_0ii>
 8002442:	bd80      	pop	{r7, pc}

08002444 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002448:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <MX_SPI1_Init+0xa0>)
 800244a:	4a27      	ldr	r2, [pc, #156]	; (80024e8 <MX_SPI1_Init+0xa4>)
 800244c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800244e:	4b25      	ldr	r3, [pc, #148]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002450:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002454:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002456:	4b23      	ldr	r3, [pc, #140]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002458:	2200      	movs	r2, #0
 800245a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800245c:	4b21      	ldr	r3, [pc, #132]	; (80024e4 <MX_SPI1_Init+0xa0>)
 800245e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002462:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002464:	4b1f      	ldr	r3, [pc, #124]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002466:	2200      	movs	r2, #0
 8002468:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800246a:	4b1e      	ldr	r3, [pc, #120]	; (80024e4 <MX_SPI1_Init+0xa0>)
 800246c:	2200      	movs	r2, #0
 800246e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002470:	4b1c      	ldr	r3, [pc, #112]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002472:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002476:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002478:	4b1a      	ldr	r3, [pc, #104]	; (80024e4 <MX_SPI1_Init+0xa0>)
 800247a:	2218      	movs	r2, #24
 800247c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800247e:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002480:	2200      	movs	r2, #0
 8002482:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002484:	4b17      	ldr	r3, [pc, #92]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002486:	2200      	movs	r2, #0
 8002488:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800248a:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <MX_SPI1_Init+0xa0>)
 800248c:	2200      	movs	r2, #0
 800248e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002490:	4b14      	ldr	r3, [pc, #80]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002492:	2207      	movs	r2, #7
 8002494:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002496:	4b13      	ldr	r3, [pc, #76]	; (80024e4 <MX_SPI1_Init+0xa0>)
 8002498:	2200      	movs	r2, #0
 800249a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800249c:	4b11      	ldr	r3, [pc, #68]	; (80024e4 <MX_SPI1_Init+0xa0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024a2:	4810      	ldr	r0, [pc, #64]	; (80024e4 <MX_SPI1_Init+0xa0>)
 80024a4:	f001 ff94 	bl	80043d0 <HAL_SPI_Init>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024ae:	f7ff fdfb 	bl	80020a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  SET_BIT((&hspi1)->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80024b2:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <MX_SPI1_Init+0xa0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <MX_SPI1_Init+0xa0>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024c0:	605a      	str	r2, [r3, #4]
  if (((&hspi1)->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE) __HAL_SPI_ENABLE(&hspi1);
 80024c2:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <MX_SPI1_Init+0xa0>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024cc:	2b40      	cmp	r3, #64	; 0x40
 80024ce:	d007      	beq.n	80024e0 <MX_SPI1_Init+0x9c>
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <MX_SPI1_Init+0xa0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <MX_SPI1_Init+0xa0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024de:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	200001a4 	.word	0x200001a4
 80024e8:	40013000 	.word	0x40013000

080024ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08a      	sub	sp, #40	; 0x28
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f4:	f107 0314 	add.w	r3, r7, #20
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	60da      	str	r2, [r3, #12]
 8002502:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a17      	ldr	r2, [pc, #92]	; (8002568 <HAL_SPI_MspInit+0x7c>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d128      	bne.n	8002560 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800250e:	4b17      	ldr	r3, [pc, #92]	; (800256c <HAL_SPI_MspInit+0x80>)
 8002510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002512:	4a16      	ldr	r2, [pc, #88]	; (800256c <HAL_SPI_MspInit+0x80>)
 8002514:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002518:	6613      	str	r3, [r2, #96]	; 0x60
 800251a:	4b14      	ldr	r3, [pc, #80]	; (800256c <HAL_SPI_MspInit+0x80>)
 800251c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800251e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002522:	613b      	str	r3, [r7, #16]
 8002524:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002526:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_SPI_MspInit+0x80>)
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	4a10      	ldr	r2, [pc, #64]	; (800256c <HAL_SPI_MspInit+0x80>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <HAL_SPI_MspInit+0x80>)
 8002534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800253e:	23e0      	movs	r3, #224	; 0xe0
 8002540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002542:	2302      	movs	r3, #2
 8002544:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002546:	2302      	movs	r3, #2
 8002548:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800254a:	2303      	movs	r3, #3
 800254c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800254e:	2305      	movs	r3, #5
 8002550:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002552:	f107 0314 	add.w	r3, r7, #20
 8002556:	4619      	mov	r1, r3
 8002558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800255c:	f000 fdb0 	bl	80030c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002560:	bf00      	nop
 8002562:	3728      	adds	r7, #40	; 0x28
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40013000 	.word	0x40013000
 800256c:	40021000 	.word	0x40021000

08002570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002576:	4b0f      	ldr	r3, [pc, #60]	; (80025b4 <HAL_MspInit+0x44>)
 8002578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800257a:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <HAL_MspInit+0x44>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6613      	str	r3, [r2, #96]	; 0x60
 8002582:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <HAL_MspInit+0x44>)
 8002584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	607b      	str	r3, [r7, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800258e:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <HAL_MspInit+0x44>)
 8002590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002592:	4a08      	ldr	r2, [pc, #32]	; (80025b4 <HAL_MspInit+0x44>)
 8002594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002598:	6593      	str	r3, [r2, #88]	; 0x58
 800259a:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_MspInit+0x44>)
 800259c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800259e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a2:	603b      	str	r3, [r7, #0]
 80025a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000

080025b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025bc:	e7fe      	b.n	80025bc <NMI_Handler+0x4>

080025be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025be:	b480      	push	{r7}
 80025c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025c2:	e7fe      	b.n	80025c2 <HardFault_Handler+0x4>

080025c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025c8:	e7fe      	b.n	80025c8 <MemManage_Handler+0x4>

080025ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025ca:	b480      	push	{r7}
 80025cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ce:	e7fe      	b.n	80025ce <BusFault_Handler+0x4>

080025d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025d4:	e7fe      	b.n	80025d4 <UsageFault_Handler+0x4>

080025d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025d6:	b480      	push	{r7}
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025f2:	b480      	push	{r7}
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002604:	f000 f8d2 	bl	80027ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}

0800260c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002610:	4802      	ldr	r0, [pc, #8]	; (800261c <CAN1_RX0_IRQHandler+0x10>)
 8002612:	f000 fa0a 	bl	8002a2a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000008c 	.word	0x2000008c

08002620 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002624:	4802      	ldr	r0, [pc, #8]	; (8002630 <CAN1_RX1_IRQHandler+0x10>)
 8002626:	f000 fa00 	bl	8002a2a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000008c 	.word	0x2000008c

08002634 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002638:	4b06      	ldr	r3, [pc, #24]	; (8002654 <SystemInit+0x20>)
 800263a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800263e:	4a05      	ldr	r2, [pc, #20]	; (8002654 <SystemInit+0x20>)
 8002640:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002644:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000ed00 	.word	0xe000ed00

08002658 <_ZN5TimerC1Ev>:
 *      Author: pile
 */

#include "timer.h"

Timer::Timer()
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	605a      	str	r2, [r3, #4]
{
	this->start_time = HAL_GetTick();
 8002666:	f000 f8b5 	bl	80027d4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	601a      	str	r2, [r3, #0]
}
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <_ZN5Timer7restartEv>:
{
	this->start_time = HAL_GetTick();
}

void Timer::restart()
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
	this->start_time = HAL_GetTick();
 8002682:	f000 f8a7 	bl	80027d4 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	601a      	str	r2, [r3, #0]
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <_ZN5Timer13getPassedTimeEv>:

	return false;
}

uint32_t Timer::getPassedTime()
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
	return HAL_GetTick() - this->start_time;
 800269c:	f000 f89a 	bl	80027d4 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	1ad3      	subs	r3, r2, r3
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026b4:	f7ff ffbe 	bl	8002634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026b8:	480c      	ldr	r0, [pc, #48]	; (80026ec <LoopForever+0x6>)
  ldr r1, =_edata
 80026ba:	490d      	ldr	r1, [pc, #52]	; (80026f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026bc:	4a0d      	ldr	r2, [pc, #52]	; (80026f4 <LoopForever+0xe>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c0:	e002      	b.n	80026c8 <LoopCopyDataInit>

080026c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c6:	3304      	adds	r3, #4

080026c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026cc:	d3f9      	bcc.n	80026c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ce:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026d0:	4c0a      	ldr	r4, [pc, #40]	; (80026fc <LoopForever+0x16>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d4:	e001      	b.n	80026da <LoopFillZerobss>

080026d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d8:	3204      	adds	r2, #4

080026da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026dc:	d3fb      	bcc.n	80026d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026de:	f001 ff1f 	bl	8004520 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026e2:	f7ff fb07 	bl	8001cf4 <main>

080026e6 <LoopForever>:

LoopForever:
    b LoopForever
 80026e6:	e7fe      	b.n	80026e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026e8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80026ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80026f4:	0800471c 	.word	0x0800471c
  ldr r2, =_sbss
 80026f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80026fc:	20000214 	.word	0x20000214

08002700 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002700:	e7fe      	b.n	8002700 <ADC1_2_IRQHandler>

08002702 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002708:	2300      	movs	r3, #0
 800270a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800270c:	2003      	movs	r0, #3
 800270e:	f000 fc95 	bl	800303c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002712:	200f      	movs	r0, #15
 8002714:	f000 f80e 	bl	8002734 <HAL_InitTick>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d002      	beq.n	8002724 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	71fb      	strb	r3, [r7, #7]
 8002722:	e001      	b.n	8002728 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002724:	f7ff ff24 	bl	8002570 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002728:	79fb      	ldrb	r3, [r7, #7]
}
 800272a:	4618      	mov	r0, r3
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b084      	sub	sp, #16
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800273c:	2300      	movs	r3, #0
 800273e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002740:	4b17      	ldr	r3, [pc, #92]	; (80027a0 <HAL_InitTick+0x6c>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d023      	beq.n	8002790 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002748:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <HAL_InitTick+0x70>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	4b14      	ldr	r3, [pc, #80]	; (80027a0 <HAL_InitTick+0x6c>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	4619      	mov	r1, r3
 8002752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002756:	fbb3 f3f1 	udiv	r3, r3, r1
 800275a:	fbb2 f3f3 	udiv	r3, r2, r3
 800275e:	4618      	mov	r0, r3
 8002760:	f000 fca1 	bl	80030a6 <HAL_SYSTICK_Config>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10f      	bne.n	800278a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b0f      	cmp	r3, #15
 800276e:	d809      	bhi.n	8002784 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002770:	2200      	movs	r2, #0
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	f000 fc6b 	bl	8003052 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800277c:	4a0a      	ldr	r2, [pc, #40]	; (80027a8 <HAL_InitTick+0x74>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6013      	str	r3, [r2, #0]
 8002782:	e007      	b.n	8002794 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	73fb      	strb	r3, [r7, #15]
 8002788:	e004      	b.n	8002794 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	73fb      	strb	r3, [r7, #15]
 800278e:	e001      	b.n	8002794 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002794:	7bfb      	ldrb	r3, [r7, #15]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000008 	.word	0x20000008
 80027a4:	20000000 	.word	0x20000000
 80027a8:	20000004 	.word	0x20000004

080027ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <HAL_IncTick+0x20>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_IncTick+0x24>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	4a04      	ldr	r2, [pc, #16]	; (80027d0 <HAL_IncTick+0x24>)
 80027be:	6013      	str	r3, [r2, #0]
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000008 	.word	0x20000008
 80027d0:	20000208 	.word	0x20000208

080027d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return uwTick;
 80027d8:	4b03      	ldr	r3, [pc, #12]	; (80027e8 <HAL_GetTick+0x14>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000208 	.word	0x20000208

080027ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027f4:	f7ff ffee 	bl	80027d4 <HAL_GetTick>
 80027f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002804:	d005      	beq.n	8002812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_Delay+0x44>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002812:	bf00      	nop
 8002814:	f7ff ffde 	bl	80027d4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d8f7      	bhi.n	8002814 <HAL_Delay+0x28>
  {
  }
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000008 	.word	0x20000008

08002834 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e0ed      	b.n	8002a22 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	d102      	bne.n	8002858 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fd fd06 	bl	8000264 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0201 	orr.w	r2, r2, #1
 8002866:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002868:	f7ff ffb4 	bl	80027d4 <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800286e:	e012      	b.n	8002896 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002870:	f7ff ffb0 	bl	80027d4 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b0a      	cmp	r3, #10
 800287c:	d90b      	bls.n	8002896 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2205      	movs	r2, #5
 800288e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e0c5      	b.n	8002a22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0e5      	beq.n	8002870 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0202 	bic.w	r2, r2, #2
 80028b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028b4:	f7ff ff8e 	bl	80027d4 <HAL_GetTick>
 80028b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028ba:	e012      	b.n	80028e2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028bc:	f7ff ff8a 	bl	80027d4 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b0a      	cmp	r3, #10
 80028c8:	d90b      	bls.n	80028e2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2205      	movs	r2, #5
 80028da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e09f      	b.n	8002a22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1e5      	bne.n	80028bc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	7e1b      	ldrb	r3, [r3, #24]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d108      	bne.n	800290a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	e007      	b.n	800291a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002918:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7e5b      	ldrb	r3, [r3, #25]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d108      	bne.n	8002934 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	e007      	b.n	8002944 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002942:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	7e9b      	ldrb	r3, [r3, #26]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d108      	bne.n	800295e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f042 0220 	orr.w	r2, r2, #32
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	e007      	b.n	800296e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0220 	bic.w	r2, r2, #32
 800296c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7edb      	ldrb	r3, [r3, #27]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d108      	bne.n	8002988 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0210 	bic.w	r2, r2, #16
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	e007      	b.n	8002998 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0210 	orr.w	r2, r2, #16
 8002996:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	7f1b      	ldrb	r3, [r3, #28]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d108      	bne.n	80029b2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0208 	orr.w	r2, r2, #8
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	e007      	b.n	80029c2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 0208 	bic.w	r2, r2, #8
 80029c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	7f5b      	ldrb	r3, [r3, #29]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d108      	bne.n	80029dc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f042 0204 	orr.w	r2, r2, #4
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	e007      	b.n	80029ec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0204 	bic.w	r2, r2, #4
 80029ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	431a      	orrs	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	ea42 0103 	orr.w	r1, r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	1e5a      	subs	r2, r3, #1
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b08a      	sub	sp, #40	; 0x28
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002a66:	6a3b      	ldr	r3, [r7, #32]
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d07c      	beq.n	8002b6a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d023      	beq.n	8002ac2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f983 	bl	8002d98 <HAL_CAN_TxMailbox0CompleteCallback>
 8002a92:	e016      	b.n	8002ac2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d004      	beq.n	8002aa8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002aa4:	627b      	str	r3, [r7, #36]	; 0x24
 8002aa6:	e00c      	b.n	8002ac2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d004      	beq.n	8002abc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aba:	e002      	b.n	8002ac2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f000 f989 	bl	8002dd4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d024      	beq.n	8002b16 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ad4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f963 	bl	8002dac <HAL_CAN_TxMailbox1CompleteCallback>
 8002ae6:	e016      	b.n	8002b16 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d004      	beq.n	8002afc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
 8002afa:	e00c      	b.n	8002b16 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d004      	beq.n	8002b10 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b0e:	e002      	b.n	8002b16 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f969 	bl	8002de8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d024      	beq.n	8002b6a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002b28:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f943 	bl	8002dc0 <HAL_CAN_TxMailbox2CompleteCallback>
 8002b3a:	e016      	b.n	8002b6a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d004      	beq.n	8002b50 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b4e:	e00c      	b.n	8002b6a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d004      	beq.n	8002b64 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b60:	627b      	str	r3, [r7, #36]	; 0x24
 8002b62:	e002      	b.n	8002b6a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 f949 	bl	8002dfc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002b6a:	6a3b      	ldr	r3, [r7, #32]
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00c      	beq.n	8002b8e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f003 0310 	and.w	r3, r3, #16
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d007      	beq.n	8002b8e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2210      	movs	r2, #16
 8002b8c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00b      	beq.n	8002bb0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d006      	beq.n	8002bb0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2208      	movs	r2, #8
 8002ba8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f93a 	bl	8002e24 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d009      	beq.n	8002bce <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f003 0303 	and.w	r3, r3, #3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f921 	bl	8002e10 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00c      	beq.n	8002bf2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002be8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2210      	movs	r2, #16
 8002bf0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00b      	beq.n	8002c14 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d006      	beq.n	8002c14 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2208      	movs	r2, #8
 8002c0c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f91c 	bl	8002e4c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	f003 0303 	and.w	r3, r3, #3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f903 	bl	8002e38 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00b      	beq.n	8002c54 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	f003 0310 	and.w	r3, r3, #16
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d006      	beq.n	8002c54 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2210      	movs	r2, #16
 8002c4c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f906 	bl	8002e60 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002c54:	6a3b      	ldr	r3, [r7, #32]
 8002c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00b      	beq.n	8002c76 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d006      	beq.n	8002c76 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2208      	movs	r2, #8
 8002c6e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f8ff 	bl	8002e74 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002c76:	6a3b      	ldr	r3, [r7, #32]
 8002c78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d07b      	beq.n	8002d78 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d072      	beq.n	8002d70 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c8a:	6a3b      	ldr	r3, [r7, #32]
 8002c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d003      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	f043 0301 	orr.w	r3, r3, #1
 8002ca4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d008      	beq.n	8002cc2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	f043 0302 	orr.w	r3, r3, #2
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d008      	beq.n	8002cde <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	f043 0304 	orr.w	r3, r3, #4
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d043      	beq.n	8002d70 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d03e      	beq.n	8002d70 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cf8:	2b60      	cmp	r3, #96	; 0x60
 8002cfa:	d02b      	beq.n	8002d54 <HAL_CAN_IRQHandler+0x32a>
 8002cfc:	2b60      	cmp	r3, #96	; 0x60
 8002cfe:	d82e      	bhi.n	8002d5e <HAL_CAN_IRQHandler+0x334>
 8002d00:	2b50      	cmp	r3, #80	; 0x50
 8002d02:	d022      	beq.n	8002d4a <HAL_CAN_IRQHandler+0x320>
 8002d04:	2b50      	cmp	r3, #80	; 0x50
 8002d06:	d82a      	bhi.n	8002d5e <HAL_CAN_IRQHandler+0x334>
 8002d08:	2b40      	cmp	r3, #64	; 0x40
 8002d0a:	d019      	beq.n	8002d40 <HAL_CAN_IRQHandler+0x316>
 8002d0c:	2b40      	cmp	r3, #64	; 0x40
 8002d0e:	d826      	bhi.n	8002d5e <HAL_CAN_IRQHandler+0x334>
 8002d10:	2b30      	cmp	r3, #48	; 0x30
 8002d12:	d010      	beq.n	8002d36 <HAL_CAN_IRQHandler+0x30c>
 8002d14:	2b30      	cmp	r3, #48	; 0x30
 8002d16:	d822      	bhi.n	8002d5e <HAL_CAN_IRQHandler+0x334>
 8002d18:	2b10      	cmp	r3, #16
 8002d1a:	d002      	beq.n	8002d22 <HAL_CAN_IRQHandler+0x2f8>
 8002d1c:	2b20      	cmp	r3, #32
 8002d1e:	d005      	beq.n	8002d2c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002d20:	e01d      	b.n	8002d5e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	f043 0308 	orr.w	r3, r3, #8
 8002d28:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002d2a:	e019      	b.n	8002d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	f043 0310 	orr.w	r3, r3, #16
 8002d32:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002d34:	e014      	b.n	8002d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	f043 0320 	orr.w	r3, r3, #32
 8002d3c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002d3e:	e00f      	b.n	8002d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d46:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002d48:	e00a      	b.n	8002d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002d52:	e005      	b.n	8002d60 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d5a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002d5c:	e000      	b.n	8002d60 <HAL_CAN_IRQHandler+0x336>
            break;
 8002d5e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699a      	ldr	r2, [r3, #24]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002d6e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2204      	movs	r2, #4
 8002d76:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d008      	beq.n	8002d90 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 f87c 	bl	8002e88 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002d90:	bf00      	nop
 8002d92:	3728      	adds	r7, #40	; 0x28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ec4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ece:	4a04      	ldr	r2, [pc, #16]	; (8002ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	60d3      	str	r3, [r2, #12]
}
 8002ed4:	bf00      	nop
 8002ed6:	3714      	adds	r7, #20
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ee8:	4b04      	ldr	r3, [pc, #16]	; (8002efc <__NVIC_GetPriorityGrouping+0x18>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	0a1b      	lsrs	r3, r3, #8
 8002eee:	f003 0307 	and.w	r3, r3, #7
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	db0b      	blt.n	8002f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f12:	79fb      	ldrb	r3, [r7, #7]
 8002f14:	f003 021f 	and.w	r2, r3, #31
 8002f18:	4907      	ldr	r1, [pc, #28]	; (8002f38 <__NVIC_EnableIRQ+0x38>)
 8002f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	2001      	movs	r0, #1
 8002f22:	fa00 f202 	lsl.w	r2, r0, r2
 8002f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000e100 	.word	0xe000e100

08002f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	4603      	mov	r3, r0
 8002f44:	6039      	str	r1, [r7, #0]
 8002f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	db0a      	blt.n	8002f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	490c      	ldr	r1, [pc, #48]	; (8002f88 <__NVIC_SetPriority+0x4c>)
 8002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5a:	0112      	lsls	r2, r2, #4
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	440b      	add	r3, r1
 8002f60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f64:	e00a      	b.n	8002f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	4908      	ldr	r1, [pc, #32]	; (8002f8c <__NVIC_SetPriority+0x50>)
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	3b04      	subs	r3, #4
 8002f74:	0112      	lsls	r2, r2, #4
 8002f76:	b2d2      	uxtb	r2, r2
 8002f78:	440b      	add	r3, r1
 8002f7a:	761a      	strb	r2, [r3, #24]
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	e000e100 	.word	0xe000e100
 8002f8c:	e000ed00 	.word	0xe000ed00

08002f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b089      	sub	sp, #36	; 0x24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	f1c3 0307 	rsb	r3, r3, #7
 8002faa:	2b04      	cmp	r3, #4
 8002fac:	bf28      	it	cs
 8002fae:	2304      	movcs	r3, #4
 8002fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	3304      	adds	r3, #4
 8002fb6:	2b06      	cmp	r3, #6
 8002fb8:	d902      	bls.n	8002fc0 <NVIC_EncodePriority+0x30>
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	3b03      	subs	r3, #3
 8002fbe:	e000      	b.n	8002fc2 <NVIC_EncodePriority+0x32>
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43da      	mvns	r2, r3
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	401a      	ands	r2, r3
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe2:	43d9      	mvns	r1, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fe8:	4313      	orrs	r3, r2
         );
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3724      	adds	r7, #36	; 0x24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3b01      	subs	r3, #1
 8003004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003008:	d301      	bcc.n	800300e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800300a:	2301      	movs	r3, #1
 800300c:	e00f      	b.n	800302e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800300e:	4a0a      	ldr	r2, [pc, #40]	; (8003038 <SysTick_Config+0x40>)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	3b01      	subs	r3, #1
 8003014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003016:	210f      	movs	r1, #15
 8003018:	f04f 30ff 	mov.w	r0, #4294967295
 800301c:	f7ff ff8e 	bl	8002f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003020:	4b05      	ldr	r3, [pc, #20]	; (8003038 <SysTick_Config+0x40>)
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003026:	4b04      	ldr	r3, [pc, #16]	; (8003038 <SysTick_Config+0x40>)
 8003028:	2207      	movs	r2, #7
 800302a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	e000e010 	.word	0xe000e010

0800303c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff ff29 	bl	8002e9c <__NVIC_SetPriorityGrouping>
}
 800304a:	bf00      	nop
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b086      	sub	sp, #24
 8003056:	af00      	add	r7, sp, #0
 8003058:	4603      	mov	r3, r0
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003064:	f7ff ff3e 	bl	8002ee4 <__NVIC_GetPriorityGrouping>
 8003068:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	6978      	ldr	r0, [r7, #20]
 8003070:	f7ff ff8e 	bl	8002f90 <NVIC_EncodePriority>
 8003074:	4602      	mov	r2, r0
 8003076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800307a:	4611      	mov	r1, r2
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff ff5d 	bl	8002f3c <__NVIC_SetPriority>
}
 8003082:	bf00      	nop
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b082      	sub	sp, #8
 800308e:	af00      	add	r7, sp, #0
 8003090:	4603      	mov	r3, r0
 8003092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff ff31 	bl	8002f00 <__NVIC_EnableIRQ>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7ff ffa2 	bl	8002ff8 <SysTick_Config>
 80030b4:	4603      	mov	r3, r0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ce:	e166      	b.n	800339e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	2101      	movs	r1, #1
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	fa01 f303 	lsl.w	r3, r1, r3
 80030dc:	4013      	ands	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 8158 	beq.w	8003398 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d005      	beq.n	8003100 <HAL_GPIO_Init+0x40>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d130      	bne.n	8003162 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	2203      	movs	r2, #3
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	43db      	mvns	r3, r3
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4013      	ands	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68da      	ldr	r2, [r3, #12]
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003136:	2201      	movs	r2, #1
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	fa02 f303 	lsl.w	r3, r2, r3
 800313e:	43db      	mvns	r3, r3
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	4013      	ands	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	091b      	lsrs	r3, r3, #4
 800314c:	f003 0201 	and.w	r2, r3, #1
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	2b03      	cmp	r3, #3
 800316c:	d017      	beq.n	800319e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	2203      	movs	r2, #3
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d123      	bne.n	80031f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	08da      	lsrs	r2, r3, #3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3208      	adds	r2, #8
 80031b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	220f      	movs	r2, #15
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	691a      	ldr	r2, [r3, #16]
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f003 0307 	and.w	r3, r3, #7
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	08da      	lsrs	r2, r3, #3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3208      	adds	r2, #8
 80031ec:	6939      	ldr	r1, [r7, #16]
 80031ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	2203      	movs	r2, #3
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43db      	mvns	r3, r3
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4013      	ands	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f003 0203 	and.w	r2, r3, #3
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	4313      	orrs	r3, r2
 800321e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 80b2 	beq.w	8003398 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003234:	4b61      	ldr	r3, [pc, #388]	; (80033bc <HAL_GPIO_Init+0x2fc>)
 8003236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003238:	4a60      	ldr	r2, [pc, #384]	; (80033bc <HAL_GPIO_Init+0x2fc>)
 800323a:	f043 0301 	orr.w	r3, r3, #1
 800323e:	6613      	str	r3, [r2, #96]	; 0x60
 8003240:	4b5e      	ldr	r3, [pc, #376]	; (80033bc <HAL_GPIO_Init+0x2fc>)
 8003242:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	60bb      	str	r3, [r7, #8]
 800324a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800324c:	4a5c      	ldr	r2, [pc, #368]	; (80033c0 <HAL_GPIO_Init+0x300>)
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	089b      	lsrs	r3, r3, #2
 8003252:	3302      	adds	r3, #2
 8003254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003258:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f003 0303 	and.w	r3, r3, #3
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	220f      	movs	r2, #15
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	43db      	mvns	r3, r3
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4013      	ands	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003276:	d02b      	beq.n	80032d0 <HAL_GPIO_Init+0x210>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a52      	ldr	r2, [pc, #328]	; (80033c4 <HAL_GPIO_Init+0x304>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d025      	beq.n	80032cc <HAL_GPIO_Init+0x20c>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a51      	ldr	r2, [pc, #324]	; (80033c8 <HAL_GPIO_Init+0x308>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d01f      	beq.n	80032c8 <HAL_GPIO_Init+0x208>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a50      	ldr	r2, [pc, #320]	; (80033cc <HAL_GPIO_Init+0x30c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d019      	beq.n	80032c4 <HAL_GPIO_Init+0x204>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a4f      	ldr	r2, [pc, #316]	; (80033d0 <HAL_GPIO_Init+0x310>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d013      	beq.n	80032c0 <HAL_GPIO_Init+0x200>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a4e      	ldr	r2, [pc, #312]	; (80033d4 <HAL_GPIO_Init+0x314>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d00d      	beq.n	80032bc <HAL_GPIO_Init+0x1fc>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a4d      	ldr	r2, [pc, #308]	; (80033d8 <HAL_GPIO_Init+0x318>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d007      	beq.n	80032b8 <HAL_GPIO_Init+0x1f8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a4c      	ldr	r2, [pc, #304]	; (80033dc <HAL_GPIO_Init+0x31c>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d101      	bne.n	80032b4 <HAL_GPIO_Init+0x1f4>
 80032b0:	2307      	movs	r3, #7
 80032b2:	e00e      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032b4:	2308      	movs	r3, #8
 80032b6:	e00c      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032b8:	2306      	movs	r3, #6
 80032ba:	e00a      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032bc:	2305      	movs	r3, #5
 80032be:	e008      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032c0:	2304      	movs	r3, #4
 80032c2:	e006      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032c4:	2303      	movs	r3, #3
 80032c6:	e004      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e002      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032cc:	2301      	movs	r3, #1
 80032ce:	e000      	b.n	80032d2 <HAL_GPIO_Init+0x212>
 80032d0:	2300      	movs	r3, #0
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	f002 0203 	and.w	r2, r2, #3
 80032d8:	0092      	lsls	r2, r2, #2
 80032da:	4093      	lsls	r3, r2
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	4313      	orrs	r3, r2
 80032e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032e2:	4937      	ldr	r1, [pc, #220]	; (80033c0 <HAL_GPIO_Init+0x300>)
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	089b      	lsrs	r3, r3, #2
 80032e8:	3302      	adds	r3, #2
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80032f0:	4b3b      	ldr	r3, [pc, #236]	; (80033e0 <HAL_GPIO_Init+0x320>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4013      	ands	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003314:	4a32      	ldr	r2, [pc, #200]	; (80033e0 <HAL_GPIO_Init+0x320>)
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800331a:	4b31      	ldr	r3, [pc, #196]	; (80033e0 <HAL_GPIO_Init+0x320>)
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	43db      	mvns	r3, r3
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	4013      	ands	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800333e:	4a28      	ldr	r2, [pc, #160]	; (80033e0 <HAL_GPIO_Init+0x320>)
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003344:	4b26      	ldr	r3, [pc, #152]	; (80033e0 <HAL_GPIO_Init+0x320>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	43db      	mvns	r3, r3
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4013      	ands	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d003      	beq.n	8003368 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4313      	orrs	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003368:	4a1d      	ldr	r2, [pc, #116]	; (80033e0 <HAL_GPIO_Init+0x320>)
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800336e:	4b1c      	ldr	r3, [pc, #112]	; (80033e0 <HAL_GPIO_Init+0x320>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	43db      	mvns	r3, r3
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4013      	ands	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4313      	orrs	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003392:	4a13      	ldr	r2, [pc, #76]	; (80033e0 <HAL_GPIO_Init+0x320>)
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	3301      	adds	r3, #1
 800339c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f47f ae91 	bne.w	80030d0 <HAL_GPIO_Init+0x10>
  }
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	371c      	adds	r7, #28
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40010000 	.word	0x40010000
 80033c4:	48000400 	.word	0x48000400
 80033c8:	48000800 	.word	0x48000800
 80033cc:	48000c00 	.word	0x48000c00
 80033d0:	48001000 	.word	0x48001000
 80033d4:	48001400 	.word	0x48001400
 80033d8:	48001800 	.word	0x48001800
 80033dc:	48001c00 	.word	0x48001c00
 80033e0:	40010400 	.word	0x40010400

080033e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b085      	sub	sp, #20
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691a      	ldr	r2, [r3, #16]
 80033f4:	887b      	ldrh	r3, [r7, #2]
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
 8003400:	e001      	b.n	8003406 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003402:	2300      	movs	r3, #0
 8003404:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003406:	7bfb      	ldrb	r3, [r7, #15]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	807b      	strh	r3, [r7, #2]
 8003420:	4613      	mov	r3, r2
 8003422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003424:	787b      	ldrb	r3, [r7, #1]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800342a:	887a      	ldrh	r2, [r7, #2]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003430:	e002      	b.n	8003438 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003432:	887a      	ldrh	r2, [r7, #2]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003448:	4b0d      	ldr	r3, [pc, #52]	; (8003480 <HAL_PWREx_GetVoltageRange+0x3c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003454:	d102      	bne.n	800345c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800345a:	e00b      	b.n	8003474 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <HAL_PWREx_GetVoltageRange+0x3c>)
 800345e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800346a:	d102      	bne.n	8003472 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800346c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003470:	e000      	b.n	8003474 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003472:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40007000 	.word	0x40007000

08003484 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d141      	bne.n	8003516 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003492:	4b4b      	ldr	r3, [pc, #300]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800349a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800349e:	d131      	bne.n	8003504 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034a0:	4b47      	ldr	r3, [pc, #284]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034a6:	4a46      	ldr	r2, [pc, #280]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034b0:	4b43      	ldr	r3, [pc, #268]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034b8:	4a41      	ldr	r2, [pc, #260]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80034c0:	4b40      	ldr	r3, [pc, #256]	; (80035c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2232      	movs	r2, #50	; 0x32
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	4a3f      	ldr	r2, [pc, #252]	; (80035c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	0c9b      	lsrs	r3, r3, #18
 80034d2:	3301      	adds	r3, #1
 80034d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d6:	e002      	b.n	80034de <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	3b01      	subs	r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034de:	4b38      	ldr	r3, [pc, #224]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ea:	d102      	bne.n	80034f2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f2      	bne.n	80034d8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034f2:	4b33      	ldr	r3, [pc, #204]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034fe:	d158      	bne.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e057      	b.n	80035b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003504:	4b2e      	ldr	r3, [pc, #184]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003506:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800350a:	4a2d      	ldr	r2, [pc, #180]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800350c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003510:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003514:	e04d      	b.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800351c:	d141      	bne.n	80035a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800351e:	4b28      	ldr	r3, [pc, #160]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003526:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800352a:	d131      	bne.n	8003590 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800352c:	4b24      	ldr	r3, [pc, #144]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800352e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003532:	4a23      	ldr	r2, [pc, #140]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003534:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003538:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800353c:	4b20      	ldr	r3, [pc, #128]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003544:	4a1e      	ldr	r2, [pc, #120]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003546:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800354a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800354c:	4b1d      	ldr	r3, [pc, #116]	; (80035c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2232      	movs	r2, #50	; 0x32
 8003552:	fb02 f303 	mul.w	r3, r2, r3
 8003556:	4a1c      	ldr	r2, [pc, #112]	; (80035c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	0c9b      	lsrs	r3, r3, #18
 800355e:	3301      	adds	r3, #1
 8003560:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003562:	e002      	b.n	800356a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	3b01      	subs	r3, #1
 8003568:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800356a:	4b15      	ldr	r3, [pc, #84]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003576:	d102      	bne.n	800357e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f2      	bne.n	8003564 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800357e:	4b10      	ldr	r3, [pc, #64]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003586:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800358a:	d112      	bne.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e011      	b.n	80035b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003590:	4b0b      	ldr	r3, [pc, #44]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003592:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003596:	4a0a      	ldr	r2, [pc, #40]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80035a0:	e007      	b.n	80035b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035a2:	4b07      	ldr	r3, [pc, #28]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80035aa:	4a05      	ldr	r2, [pc, #20]	; (80035c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035b0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	40007000 	.word	0x40007000
 80035c4:	20000000 	.word	0x20000000
 80035c8:	431bde83 	.word	0x431bde83

080035cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b08a      	sub	sp, #40	; 0x28
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d102      	bne.n	80035e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	f000 bc76 	b.w	8003ecc <HAL_RCC_OscConfig+0x900>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035e0:	4b97      	ldr	r3, [pc, #604]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 030c 	and.w	r3, r3, #12
 80035e8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035ea:	4b95      	ldr	r3, [pc, #596]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0310 	and.w	r3, r3, #16
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 80e6 	beq.w	80037ce <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d007      	beq.n	8003618 <HAL_RCC_OscConfig+0x4c>
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	2b0c      	cmp	r3, #12
 800360c:	f040 808d 	bne.w	800372a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	2b01      	cmp	r3, #1
 8003614:	f040 8089 	bne.w	800372a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003618:	4b89      	ldr	r3, [pc, #548]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d006      	beq.n	8003632 <HAL_RCC_OscConfig+0x66>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d102      	bne.n	8003632 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	f000 bc4d 	b.w	8003ecc <HAL_RCC_OscConfig+0x900>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003636:	4b82      	ldr	r3, [pc, #520]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <HAL_RCC_OscConfig+0x80>
 8003642:	4b7f      	ldr	r3, [pc, #508]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800364a:	e005      	b.n	8003658 <HAL_RCC_OscConfig+0x8c>
 800364c:	4b7c      	ldr	r3, [pc, #496]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800364e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003652:	091b      	lsrs	r3, r3, #4
 8003654:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003658:	4293      	cmp	r3, r2
 800365a:	d224      	bcs.n	80036a6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	4618      	mov	r0, r3
 8003662:	f000 fdf3 	bl	800424c <RCC_SetFlashLatencyFromMSIRange>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d002      	beq.n	8003672 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	f000 bc2d 	b.w	8003ecc <HAL_RCC_OscConfig+0x900>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003672:	4b73      	ldr	r3, [pc, #460]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a72      	ldr	r2, [pc, #456]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003678:	f043 0308 	orr.w	r3, r3, #8
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	4b70      	ldr	r3, [pc, #448]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368a:	496d      	ldr	r1, [pc, #436]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003690:	4b6b      	ldr	r3, [pc, #428]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	4968      	ldr	r1, [pc, #416]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	604b      	str	r3, [r1, #4]
 80036a4:	e025      	b.n	80036f2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036a6:	4b66      	ldr	r3, [pc, #408]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a65      	ldr	r2, [pc, #404]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036ac:	f043 0308 	orr.w	r3, r3, #8
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	4b63      	ldr	r3, [pc, #396]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	4960      	ldr	r1, [pc, #384]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036c4:	4b5e      	ldr	r3, [pc, #376]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	021b      	lsls	r3, r3, #8
 80036d2:	495b      	ldr	r1, [pc, #364]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d109      	bne.n	80036f2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fdb2 	bl	800424c <RCC_SetFlashLatencyFromMSIRange>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e3ec      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036f2:	f000 fd1f 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 80036f6:	4602      	mov	r2, r0
 80036f8:	4b51      	ldr	r3, [pc, #324]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	091b      	lsrs	r3, r3, #4
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	4950      	ldr	r1, [pc, #320]	; (8003844 <HAL_RCC_OscConfig+0x278>)
 8003704:	5ccb      	ldrb	r3, [r1, r3]
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	fa22 f303 	lsr.w	r3, r2, r3
 800370e:	4a4e      	ldr	r2, [pc, #312]	; (8003848 <HAL_RCC_OscConfig+0x27c>)
 8003710:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003712:	4b4e      	ldr	r3, [pc, #312]	; (800384c <HAL_RCC_OscConfig+0x280>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff f80c 	bl	8002734 <HAL_InitTick>
 800371c:	4603      	mov	r3, r0
 800371e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003720:	7dfb      	ldrb	r3, [r7, #23]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d052      	beq.n	80037cc <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003726:	7dfb      	ldrb	r3, [r7, #23]
 8003728:	e3d0      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d032      	beq.n	8003798 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003732:	4b43      	ldr	r3, [pc, #268]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a42      	ldr	r2, [pc, #264]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003738:	f043 0301 	orr.w	r3, r3, #1
 800373c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800373e:	f7ff f849 	bl	80027d4 <HAL_GetTick>
 8003742:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003746:	f7ff f845 	bl	80027d4 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e3b9      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003758:	4b39      	ldr	r3, [pc, #228]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f0      	beq.n	8003746 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003764:	4b36      	ldr	r3, [pc, #216]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a35      	ldr	r2, [pc, #212]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800376a:	f043 0308 	orr.w	r3, r3, #8
 800376e:	6013      	str	r3, [r2, #0]
 8003770:	4b33      	ldr	r3, [pc, #204]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	4930      	ldr	r1, [pc, #192]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800377e:	4313      	orrs	r3, r2
 8003780:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003782:	4b2f      	ldr	r3, [pc, #188]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	021b      	lsls	r3, r3, #8
 8003790:	492b      	ldr	r1, [pc, #172]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003792:	4313      	orrs	r3, r2
 8003794:	604b      	str	r3, [r1, #4]
 8003796:	e01a      	b.n	80037ce <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003798:	4b29      	ldr	r3, [pc, #164]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a28      	ldr	r2, [pc, #160]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800379e:	f023 0301 	bic.w	r3, r3, #1
 80037a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037a4:	f7ff f816 	bl	80027d4 <HAL_GetTick>
 80037a8:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037ac:	f7ff f812 	bl	80027d4 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e386      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037be:	4b20      	ldr	r3, [pc, #128]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f0      	bne.n	80037ac <HAL_RCC_OscConfig+0x1e0>
 80037ca:	e000      	b.n	80037ce <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d073      	beq.n	80038c2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	2b08      	cmp	r3, #8
 80037de:	d005      	beq.n	80037ec <HAL_RCC_OscConfig+0x220>
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	2b0c      	cmp	r3, #12
 80037e4:	d10e      	bne.n	8003804 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	2b03      	cmp	r3, #3
 80037ea:	d10b      	bne.n	8003804 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ec:	4b14      	ldr	r3, [pc, #80]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d063      	beq.n	80038c0 <HAL_RCC_OscConfig+0x2f4>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d15f      	bne.n	80038c0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e363      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800380c:	d106      	bne.n	800381c <HAL_RCC_OscConfig+0x250>
 800380e:	4b0c      	ldr	r3, [pc, #48]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a0b      	ldr	r2, [pc, #44]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003814:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	e025      	b.n	8003868 <HAL_RCC_OscConfig+0x29c>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003824:	d114      	bne.n	8003850 <HAL_RCC_OscConfig+0x284>
 8003826:	4b06      	ldr	r3, [pc, #24]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a05      	ldr	r2, [pc, #20]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 800382c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	4b03      	ldr	r3, [pc, #12]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a02      	ldr	r2, [pc, #8]	; (8003840 <HAL_RCC_OscConfig+0x274>)
 8003838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800383c:	6013      	str	r3, [r2, #0]
 800383e:	e013      	b.n	8003868 <HAL_RCC_OscConfig+0x29c>
 8003840:	40021000 	.word	0x40021000
 8003844:	080046cc 	.word	0x080046cc
 8003848:	20000000 	.word	0x20000000
 800384c:	20000004 	.word	0x20000004
 8003850:	4b8f      	ldr	r3, [pc, #572]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a8e      	ldr	r2, [pc, #568]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003856:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800385a:	6013      	str	r3, [r2, #0]
 800385c:	4b8c      	ldr	r3, [pc, #560]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a8b      	ldr	r2, [pc, #556]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d013      	beq.n	8003898 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003870:	f7fe ffb0 	bl	80027d4 <HAL_GetTick>
 8003874:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003878:	f7fe ffac 	bl	80027d4 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b64      	cmp	r3, #100	; 0x64
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e320      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800388a:	4b81      	ldr	r3, [pc, #516]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d0f0      	beq.n	8003878 <HAL_RCC_OscConfig+0x2ac>
 8003896:	e014      	b.n	80038c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003898:	f7fe ff9c 	bl	80027d4 <HAL_GetTick>
 800389c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038a0:	f7fe ff98 	bl	80027d4 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b64      	cmp	r3, #100	; 0x64
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e30c      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038b2:	4b77      	ldr	r3, [pc, #476]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f0      	bne.n	80038a0 <HAL_RCC_OscConfig+0x2d4>
 80038be:	e000      	b.n	80038c2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d060      	beq.n	8003990 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80038ce:	6a3b      	ldr	r3, [r7, #32]
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	d005      	beq.n	80038e0 <HAL_RCC_OscConfig+0x314>
 80038d4:	6a3b      	ldr	r3, [r7, #32]
 80038d6:	2b0c      	cmp	r3, #12
 80038d8:	d119      	bne.n	800390e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d116      	bne.n	800390e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038e0:	4b6b      	ldr	r3, [pc, #428]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d005      	beq.n	80038f8 <HAL_RCC_OscConfig+0x32c>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e2e9      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f8:	4b65      	ldr	r3, [pc, #404]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	061b      	lsls	r3, r3, #24
 8003906:	4962      	ldr	r1, [pc, #392]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003908:	4313      	orrs	r3, r2
 800390a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800390c:	e040      	b.n	8003990 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d023      	beq.n	800395e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003916:	4b5e      	ldr	r3, [pc, #376]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a5d      	ldr	r2, [pc, #372]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 800391c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003920:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003922:	f7fe ff57 	bl	80027d4 <HAL_GetTick>
 8003926:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800392a:	f7fe ff53 	bl	80027d4 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e2c7      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800393c:	4b54      	ldr	r3, [pc, #336]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003948:	4b51      	ldr	r3, [pc, #324]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	061b      	lsls	r3, r3, #24
 8003956:	494e      	ldr	r1, [pc, #312]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003958:	4313      	orrs	r3, r2
 800395a:	604b      	str	r3, [r1, #4]
 800395c:	e018      	b.n	8003990 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800395e:	4b4c      	ldr	r3, [pc, #304]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a4b      	ldr	r2, [pc, #300]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396a:	f7fe ff33 	bl	80027d4 <HAL_GetTick>
 800396e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003970:	e008      	b.n	8003984 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003972:	f7fe ff2f 	bl	80027d4 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	2b02      	cmp	r3, #2
 800397e:	d901      	bls.n	8003984 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e2a3      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003984:	4b42      	ldr	r3, [pc, #264]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1f0      	bne.n	8003972 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 8082 	beq.w	8003aa2 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d05f      	beq.n	8003a66 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80039a6:	4b3a      	ldr	r3, [pc, #232]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 80039a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ac:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699a      	ldr	r2, [r3, #24]
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f003 0310 	and.w	r3, r3, #16
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d037      	beq.n	8003a2c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d006      	beq.n	80039d4 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e27b      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d01b      	beq.n	8003a16 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 80039de:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 80039e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039e4:	4a2a      	ldr	r2, [pc, #168]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 80039e6:	f023 0301 	bic.w	r3, r3, #1
 80039ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039ee:	f7fe fef1 	bl	80027d4 <HAL_GetTick>
 80039f2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f6:	f7fe feed 	bl	80027d4 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b11      	cmp	r3, #17
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e261      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a08:	4b21      	ldr	r3, [pc, #132]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1ef      	bne.n	80039f6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003a16:	4b1e      	ldr	r3, [pc, #120]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a1c:	f023 0210 	bic.w	r2, r3, #16
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	491a      	ldr	r1, [pc, #104]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a2c:	4b18      	ldr	r3, [pc, #96]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a32:	4a17      	ldr	r2, [pc, #92]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a3c:	f7fe feca 	bl	80027d4 <HAL_GetTick>
 8003a40:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a44:	f7fe fec6 	bl	80027d4 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b11      	cmp	r3, #17
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e23a      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a56:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0ef      	beq.n	8003a44 <HAL_RCC_OscConfig+0x478>
 8003a64:	e01d      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a66:	4b0a      	ldr	r3, [pc, #40]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a6c:	4a08      	ldr	r2, [pc, #32]	; (8003a90 <HAL_RCC_OscConfig+0x4c4>)
 8003a6e:	f023 0301 	bic.w	r3, r3, #1
 8003a72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a76:	f7fe fead 	bl	80027d4 <HAL_GetTick>
 8003a7a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a7c:	e00a      	b.n	8003a94 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a7e:	f7fe fea9 	bl	80027d4 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b11      	cmp	r3, #17
 8003a8a:	d903      	bls.n	8003a94 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e21d      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
 8003a90:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a94:	4b83      	ldr	r3, [pc, #524]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1ed      	bne.n	8003a7e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 80bd 	beq.w	8003c2a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ab6:	4b7b      	ldr	r3, [pc, #492]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10e      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ac2:	4b78      	ldr	r3, [pc, #480]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac6:	4a77      	ldr	r2, [pc, #476]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003acc:	6593      	str	r3, [r2, #88]	; 0x58
 8003ace:	4b75      	ldr	r3, [pc, #468]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003ada:	2301      	movs	r3, #1
 8003adc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae0:	4b71      	ldr	r3, [pc, #452]	; (8003ca8 <HAL_RCC_OscConfig+0x6dc>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d118      	bne.n	8003b1e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aec:	4b6e      	ldr	r3, [pc, #440]	; (8003ca8 <HAL_RCC_OscConfig+0x6dc>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a6d      	ldr	r2, [pc, #436]	; (8003ca8 <HAL_RCC_OscConfig+0x6dc>)
 8003af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003af6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003af8:	f7fe fe6c 	bl	80027d4 <HAL_GetTick>
 8003afc:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b00:	f7fe fe68 	bl	80027d4 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e1dc      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b12:	4b65      	ldr	r3, [pc, #404]	; (8003ca8 <HAL_RCC_OscConfig+0x6dc>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0f0      	beq.n	8003b00 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d02c      	beq.n	8003b84 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003b2a:	4b5e      	ldr	r3, [pc, #376]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b30:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b3c:	4959      	ldr	r1, [pc, #356]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d010      	beq.n	8003b72 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003b50:	4b54      	ldr	r3, [pc, #336]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b56:	4a53      	ldr	r2, [pc, #332]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b58:	f043 0304 	orr.w	r3, r3, #4
 8003b5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003b60:	4b50      	ldr	r3, [pc, #320]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b66:	4a4f      	ldr	r2, [pc, #316]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b70:	e018      	b.n	8003ba4 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003b72:	4b4c      	ldr	r3, [pc, #304]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b78:	4a4a      	ldr	r2, [pc, #296]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b82:	e00f      	b.n	8003ba4 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003b84:	4b47      	ldr	r3, [pc, #284]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8a:	4a46      	ldr	r2, [pc, #280]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b8c:	f023 0301 	bic.w	r3, r3, #1
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003b94:	4b43      	ldr	r3, [pc, #268]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9a:	4a42      	ldr	r2, [pc, #264]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003b9c:	f023 0304 	bic.w	r3, r3, #4
 8003ba0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d016      	beq.n	8003bda <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bac:	f7fe fe12 	bl	80027d4 <HAL_GetTick>
 8003bb0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb4:	f7fe fe0e 	bl	80027d4 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e180      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bca:	4b36      	ldr	r3, [pc, #216]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0ed      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x5e8>
 8003bd8:	e01d      	b.n	8003c16 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bda:	f7fe fdfb 	bl	80027d4 <HAL_GetTick>
 8003bde:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be0:	e00a      	b.n	8003bf8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003be2:	f7fe fdf7 	bl	80027d4 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e169      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bf8:	4b2a      	ldr	r3, [pc, #168]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1ed      	bne.n	8003be2 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003c06:	4b27      	ldr	r3, [pc, #156]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c0c:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d105      	bne.n	8003c2a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c1e:	4b21      	ldr	r3, [pc, #132]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c22:	4a20      	ldr	r2, [pc, #128]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c28:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d041      	beq.n	8003cba <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d01c      	beq.n	8003c78 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c3e:	4b19      	ldr	r3, [pc, #100]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c44:	4a17      	ldr	r2, [pc, #92]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c46:	f043 0301 	orr.w	r3, r3, #1
 8003c4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c4e:	f7fe fdc1 	bl	80027d4 <HAL_GetTick>
 8003c52:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c54:	e008      	b.n	8003c68 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c56:	f7fe fdbd 	bl	80027d4 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e131      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c68:	4b0e      	ldr	r3, [pc, #56]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0ef      	beq.n	8003c56 <HAL_RCC_OscConfig+0x68a>
 8003c76:	e020      	b.n	8003cba <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c78:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c7e:	4a09      	ldr	r2, [pc, #36]	; (8003ca4 <HAL_RCC_OscConfig+0x6d8>)
 8003c80:	f023 0301 	bic.w	r3, r3, #1
 8003c84:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fe fda4 	bl	80027d4 <HAL_GetTick>
 8003c8c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c8e:	e00d      	b.n	8003cac <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c90:	f7fe fda0 	bl	80027d4 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d906      	bls.n	8003cac <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e114      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
 8003ca2:	bf00      	nop
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cac:	4b89      	ldr	r3, [pc, #548]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003cae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1ea      	bne.n	8003c90 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f000 8103 	beq.w	8003eca <HAL_RCC_OscConfig+0x8fe>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	f040 80cb 	bne.w	8003e64 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003cce:	4b81      	ldr	r3, [pc, #516]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f003 0203 	and.w	r2, r3, #3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d12c      	bne.n	8003d3c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cec:	3b01      	subs	r3, #1
 8003cee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d123      	bne.n	8003d3c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d11b      	bne.n	8003d3c <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d113      	bne.n	8003d3c <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	085b      	lsrs	r3, r3, #1
 8003d20:	3b01      	subs	r3, #1
 8003d22:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d109      	bne.n	8003d3c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d32:	085b      	lsrs	r3, r3, #1
 8003d34:	3b01      	subs	r3, #1
 8003d36:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d06d      	beq.n	8003e18 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	2b0c      	cmp	r3, #12
 8003d40:	d068      	beq.n	8003e14 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d42:	4b64      	ldr	r3, [pc, #400]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d105      	bne.n	8003d5a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d4e:	4b61      	ldr	r3, [pc, #388]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e0b6      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003d5e:	4b5d      	ldr	r3, [pc, #372]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a5c      	ldr	r2, [pc, #368]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003d64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d68:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d6a:	f7fe fd33 	bl	80027d4 <HAL_GetTick>
 8003d6e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d72:	f7fe fd2f 	bl	80027d4 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e0a3      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d84:	4b53      	ldr	r3, [pc, #332]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1f0      	bne.n	8003d72 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d90:	4b50      	ldr	r3, [pc, #320]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	4b50      	ldr	r3, [pc, #320]	; (8003ed8 <HAL_RCC_OscConfig+0x90c>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003da0:	3a01      	subs	r2, #1
 8003da2:	0112      	lsls	r2, r2, #4
 8003da4:	4311      	orrs	r1, r2
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003daa:	0212      	lsls	r2, r2, #8
 8003dac:	4311      	orrs	r1, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003db2:	0852      	lsrs	r2, r2, #1
 8003db4:	3a01      	subs	r2, #1
 8003db6:	0552      	lsls	r2, r2, #21
 8003db8:	4311      	orrs	r1, r2
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003dbe:	0852      	lsrs	r2, r2, #1
 8003dc0:	3a01      	subs	r2, #1
 8003dc2:	0652      	lsls	r2, r2, #25
 8003dc4:	4311      	orrs	r1, r2
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003dca:	06d2      	lsls	r2, r2, #27
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	4941      	ldr	r1, [pc, #260]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003dd4:	4b3f      	ldr	r3, [pc, #252]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a3e      	ldr	r2, [pc, #248]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003dda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dde:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003de0:	4b3c      	ldr	r3, [pc, #240]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	4a3b      	ldr	r2, [pc, #236]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003de6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003dec:	f7fe fcf2 	bl	80027d4 <HAL_GetTick>
 8003df0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df4:	f7fe fcee 	bl	80027d4 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e062      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e06:	4b33      	ldr	r3, [pc, #204]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0f0      	beq.n	8003df4 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e12:	e05a      	b.n	8003eca <HAL_RCC_OscConfig+0x8fe>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e059      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e18:	4b2e      	ldr	r3, [pc, #184]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d152      	bne.n	8003eca <HAL_RCC_OscConfig+0x8fe>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e24:	4b2b      	ldr	r3, [pc, #172]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a2a      	ldr	r2, [pc, #168]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e2e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e30:	4b28      	ldr	r3, [pc, #160]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	4a27      	ldr	r2, [pc, #156]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e3a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e3c:	f7fe fcca 	bl	80027d4 <HAL_GetTick>
 8003e40:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e44:	f7fe fcc6 	bl	80027d4 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e03a      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e56:	4b1f      	ldr	r3, [pc, #124]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0f0      	beq.n	8003e44 <HAL_RCC_OscConfig+0x878>
 8003e62:	e032      	b.n	8003eca <HAL_RCC_OscConfig+0x8fe>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	2b0c      	cmp	r3, #12
 8003e68:	d02d      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x8fa>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6a:	4b1a      	ldr	r3, [pc, #104]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a19      	ldr	r2, [pc, #100]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e74:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003e76:	4b17      	ldr	r3, [pc, #92]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d105      	bne.n	8003e8e <HAL_RCC_OscConfig+0x8c2>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003e82:	4b14      	ldr	r3, [pc, #80]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	4a13      	ldr	r2, [pc, #76]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e88:	f023 0303 	bic.w	r3, r3, #3
 8003e8c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e8e:	4b11      	ldr	r3, [pc, #68]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	4a10      	ldr	r2, [pc, #64]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003e94:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003e98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e9c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e9e:	f7fe fc99 	bl	80027d4 <HAL_GetTick>
 8003ea2:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x8ec>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea6:	f7fe fc95 	bl	80027d4 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x8ec>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e009      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eb8:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <HAL_RCC_OscConfig+0x908>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x8da>
 8003ec4:	e001      	b.n	8003eca <HAL_RCC_OscConfig+0x8fe>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e000      	b.n	8003ecc <HAL_RCC_OscConfig+0x900>
      }
    }
  }
  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3728      	adds	r7, #40	; 0x28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	019d800c 	.word	0x019d800c

08003edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d101      	bne.n	8003ef4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e10f      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ef4:	4b89      	ldr	r3, [pc, #548]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 030f 	and.w	r3, r3, #15
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d910      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f02:	4b86      	ldr	r3, [pc, #536]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f023 020f 	bic.w	r2, r3, #15
 8003f0a:	4984      	ldr	r1, [pc, #528]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b82      	ldr	r3, [pc, #520]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0f7      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 8089 	beq.w	8004044 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b03      	cmp	r3, #3
 8003f38:	d133      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f3a:	4b79      	ldr	r3, [pc, #484]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e0e4      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003f4a:	f000 f9d9 	bl	8004300 <RCC_GetSysClockFreqFromPLLSource>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	4a74      	ldr	r2, [pc, #464]	; (8004124 <HAL_RCC_ClockConfig+0x248>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d955      	bls.n	8004002 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003f56:	4b72      	ldr	r3, [pc, #456]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10a      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f62:	4b6f      	ldr	r3, [pc, #444]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f6a:	4a6d      	ldr	r2, [pc, #436]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f72:	2380      	movs	r3, #128	; 0x80
 8003f74:	617b      	str	r3, [r7, #20]
 8003f76:	e044      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0302 	and.w	r3, r3, #2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d03e      	beq.n	8004002 <HAL_RCC_ClockConfig+0x126>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d13a      	bne.n	8004002 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f8c:	4b64      	ldr	r3, [pc, #400]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f94:	4a62      	ldr	r2, [pc, #392]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f9a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f9c:	2380      	movs	r3, #128	; 0x80
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	e02f      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003faa:	4b5d      	ldr	r3, [pc, #372]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d115      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e0ac      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fc2:	4b57      	ldr	r3, [pc, #348]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d109      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e0a0      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd2:	4b53      	ldr	r3, [pc, #332]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e098      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003fe2:	f000 f8a7 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	4a4e      	ldr	r2, [pc, #312]	; (8004124 <HAL_RCC_ClockConfig+0x248>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d909      	bls.n	8004002 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003fee:	4b4c      	ldr	r3, [pc, #304]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ff6:	4a4a      	ldr	r2, [pc, #296]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8003ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ffc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003ffe:	2380      	movs	r3, #128	; 0x80
 8004000:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004002:	4b47      	ldr	r3, [pc, #284]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f023 0203 	bic.w	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	4944      	ldr	r1, [pc, #272]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8004010:	4313      	orrs	r3, r2
 8004012:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004014:	f7fe fbde 	bl	80027d4 <HAL_GetTick>
 8004018:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401a:	e00a      	b.n	8004032 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800401c:	f7fe fbda 	bl	80027d4 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	f241 3288 	movw	r2, #5000	; 0x1388
 800402a:	4293      	cmp	r3, r2
 800402c:	d901      	bls.n	8004032 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e070      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004032:	4b3b      	ldr	r3, [pc, #236]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 020c 	and.w	r2, r3, #12
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	429a      	cmp	r2, r3
 8004042:	d1eb      	bne.n	800401c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d009      	beq.n	8004064 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004050:	4b33      	ldr	r3, [pc, #204]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	4930      	ldr	r1, [pc, #192]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 800405e:	4313      	orrs	r3, r2
 8004060:	608b      	str	r3, [r1, #8]
 8004062:	e008      	b.n	8004076 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	2b80      	cmp	r3, #128	; 0x80
 8004068:	d105      	bne.n	8004076 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800406a:	4b2d      	ldr	r3, [pc, #180]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	4a2c      	ldr	r2, [pc, #176]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 8004070:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004074:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004076:	4b29      	ldr	r3, [pc, #164]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d210      	bcs.n	80040a6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004084:	4b25      	ldr	r3, [pc, #148]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f023 020f 	bic.w	r2, r3, #15
 800408c:	4923      	ldr	r1, [pc, #140]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	4313      	orrs	r3, r2
 8004092:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004094:	4b21      	ldr	r3, [pc, #132]	; (800411c <HAL_RCC_ClockConfig+0x240>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 030f 	and.w	r3, r3, #15
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e036      	b.n	8004114 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d008      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040b2:	4b1b      	ldr	r3, [pc, #108]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	4918      	ldr	r1, [pc, #96]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d009      	beq.n	80040e4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040d0:	4b13      	ldr	r3, [pc, #76]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	4910      	ldr	r1, [pc, #64]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040e4:	f000 f826 	bl	8004134 <HAL_RCC_GetSysClockFreq>
 80040e8:	4602      	mov	r2, r0
 80040ea:	4b0d      	ldr	r3, [pc, #52]	; (8004120 <HAL_RCC_ClockConfig+0x244>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	091b      	lsrs	r3, r3, #4
 80040f0:	f003 030f 	and.w	r3, r3, #15
 80040f4:	490c      	ldr	r1, [pc, #48]	; (8004128 <HAL_RCC_ClockConfig+0x24c>)
 80040f6:	5ccb      	ldrb	r3, [r1, r3]
 80040f8:	f003 031f 	and.w	r3, r3, #31
 80040fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004100:	4a0a      	ldr	r2, [pc, #40]	; (800412c <HAL_RCC_ClockConfig+0x250>)
 8004102:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004104:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <HAL_RCC_ClockConfig+0x254>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4618      	mov	r0, r3
 800410a:	f7fe fb13 	bl	8002734 <HAL_InitTick>
 800410e:	4603      	mov	r3, r0
 8004110:	73fb      	strb	r3, [r7, #15]

  return status;
 8004112:	7bfb      	ldrb	r3, [r7, #15]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	40022000 	.word	0x40022000
 8004120:	40021000 	.word	0x40021000
 8004124:	04c4b400 	.word	0x04c4b400
 8004128:	080046cc 	.word	0x080046cc
 800412c:	20000000 	.word	0x20000000
 8004130:	20000004 	.word	0x20000004

08004134 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004134:	b480      	push	{r7}
 8004136:	b089      	sub	sp, #36	; 0x24
 8004138:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
 800413e:	2300      	movs	r3, #0
 8004140:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004142:	4b3e      	ldr	r3, [pc, #248]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 030c 	and.w	r3, r3, #12
 800414a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800414c:	4b3b      	ldr	r3, [pc, #236]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f003 0303 	and.w	r3, r3, #3
 8004154:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d005      	beq.n	8004168 <HAL_RCC_GetSysClockFreq+0x34>
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	2b0c      	cmp	r3, #12
 8004160:	d121      	bne.n	80041a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d11e      	bne.n	80041a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004168:	4b34      	ldr	r3, [pc, #208]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0308 	and.w	r3, r3, #8
 8004170:	2b00      	cmp	r3, #0
 8004172:	d107      	bne.n	8004184 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004174:	4b31      	ldr	r3, [pc, #196]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 8004176:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800417a:	0a1b      	lsrs	r3, r3, #8
 800417c:	f003 030f 	and.w	r3, r3, #15
 8004180:	61fb      	str	r3, [r7, #28]
 8004182:	e005      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004184:	4b2d      	ldr	r3, [pc, #180]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	091b      	lsrs	r3, r3, #4
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004190:	4a2b      	ldr	r2, [pc, #172]	; (8004240 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004198:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10d      	bne.n	80041bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041a4:	e00a      	b.n	80041bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d102      	bne.n	80041b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041ac:	4b25      	ldr	r3, [pc, #148]	; (8004244 <HAL_RCC_GetSysClockFreq+0x110>)
 80041ae:	61bb      	str	r3, [r7, #24]
 80041b0:	e004      	b.n	80041bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	2b08      	cmp	r3, #8
 80041b6:	d101      	bne.n	80041bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041b8:	4b23      	ldr	r3, [pc, #140]	; (8004248 <HAL_RCC_GetSysClockFreq+0x114>)
 80041ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	2b0c      	cmp	r3, #12
 80041c0:	d134      	bne.n	800422c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041c2:	4b1e      	ldr	r3, [pc, #120]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d003      	beq.n	80041da <HAL_RCC_GetSysClockFreq+0xa6>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2b03      	cmp	r3, #3
 80041d6:	d003      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0xac>
 80041d8:	e005      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041da:	4b1a      	ldr	r3, [pc, #104]	; (8004244 <HAL_RCC_GetSysClockFreq+0x110>)
 80041dc:	617b      	str	r3, [r7, #20]
      break;
 80041de:	e005      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041e0:	4b19      	ldr	r3, [pc, #100]	; (8004248 <HAL_RCC_GetSysClockFreq+0x114>)
 80041e2:	617b      	str	r3, [r7, #20]
      break;
 80041e4:	e002      	b.n	80041ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	617b      	str	r3, [r7, #20]
      break;
 80041ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041ec:	4b13      	ldr	r3, [pc, #76]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	091b      	lsrs	r3, r3, #4
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	3301      	adds	r3, #1
 80041f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	0a1b      	lsrs	r3, r3, #8
 8004200:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	fb03 f202 	mul.w	r2, r3, r2
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004210:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004212:	4b0a      	ldr	r3, [pc, #40]	; (800423c <HAL_RCC_GetSysClockFreq+0x108>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	0e5b      	lsrs	r3, r3, #25
 8004218:	f003 0303 	and.w	r3, r3, #3
 800421c:	3301      	adds	r3, #1
 800421e:	005b      	lsls	r3, r3, #1
 8004220:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	fbb2 f3f3 	udiv	r3, r2, r3
 800422a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800422c:	69bb      	ldr	r3, [r7, #24]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3724      	adds	r7, #36	; 0x24
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	080046dc 	.word	0x080046dc
 8004244:	00f42400 	.word	0x00f42400
 8004248:	007a1200 	.word	0x007a1200

0800424c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b086      	sub	sp, #24
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004254:	2300      	movs	r3, #0
 8004256:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004258:	4b27      	ldr	r3, [pc, #156]	; (80042f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800425a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d003      	beq.n	800426c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004264:	f7ff f8ee 	bl	8003444 <HAL_PWREx_GetVoltageRange>
 8004268:	6178      	str	r0, [r7, #20]
 800426a:	e014      	b.n	8004296 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800426c:	4b22      	ldr	r3, [pc, #136]	; (80042f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800426e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004270:	4a21      	ldr	r2, [pc, #132]	; (80042f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004272:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004276:	6593      	str	r3, [r2, #88]	; 0x58
 8004278:	4b1f      	ldr	r3, [pc, #124]	; (80042f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800427a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004284:	f7ff f8de 	bl	8003444 <HAL_PWREx_GetVoltageRange>
 8004288:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800428a:	4b1b      	ldr	r3, [pc, #108]	; (80042f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800428c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800428e:	4a1a      	ldr	r2, [pc, #104]	; (80042f8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004294:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800429c:	d10b      	bne.n	80042b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b80      	cmp	r3, #128	; 0x80
 80042a2:	d913      	bls.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2ba0      	cmp	r3, #160	; 0xa0
 80042a8:	d902      	bls.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80042aa:	2302      	movs	r3, #2
 80042ac:	613b      	str	r3, [r7, #16]
 80042ae:	e00d      	b.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80042b0:	2301      	movs	r3, #1
 80042b2:	613b      	str	r3, [r7, #16]
 80042b4:	e00a      	b.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b7f      	cmp	r3, #127	; 0x7f
 80042ba:	d902      	bls.n	80042c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80042bc:	2302      	movs	r3, #2
 80042be:	613b      	str	r3, [r7, #16]
 80042c0:	e004      	b.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2b70      	cmp	r3, #112	; 0x70
 80042c6:	d101      	bne.n	80042cc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80042c8:	2301      	movs	r3, #1
 80042ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042cc:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f023 020f 	bic.w	r2, r3, #15
 80042d4:	4909      	ldr	r1, [pc, #36]	; (80042fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	4313      	orrs	r3, r2
 80042da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042dc:	4b07      	ldr	r3, [pc, #28]	; (80042fc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 030f 	and.w	r3, r3, #15
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d001      	beq.n	80042ee <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3718      	adds	r7, #24
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	40021000 	.word	0x40021000
 80042fc:	40022000 	.word	0x40022000

08004300 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004306:	2300      	movs	r3, #0
 8004308:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 800430a:	4b2d      	ldr	r3, [pc, #180]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	f003 0303 	and.w	r3, r3, #3
 8004312:	2b01      	cmp	r3, #1
 8004314:	d118      	bne.n	8004348 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004316:	4b2a      	ldr	r3, [pc, #168]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d107      	bne.n	8004332 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004322:	4b27      	ldr	r3, [pc, #156]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004324:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004328:	0a1b      	lsrs	r3, r3, #8
 800432a:	f003 030f 	and.w	r3, r3, #15
 800432e:	617b      	str	r3, [r7, #20]
 8004330:	e005      	b.n	800433e <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004332:	4b23      	ldr	r3, [pc, #140]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	091b      	lsrs	r3, r3, #4
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800433e:	4a21      	ldr	r2, [pc, #132]	; (80043c4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004346:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004348:	4b1d      	ldr	r3, [pc, #116]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d003      	beq.n	8004360 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b03      	cmp	r3, #3
 800435c:	d003      	beq.n	8004366 <RCC_GetSysClockFreqFromPLLSource+0x66>
 800435e:	e005      	b.n	800436c <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004360:	4b19      	ldr	r3, [pc, #100]	; (80043c8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004362:	613b      	str	r3, [r7, #16]
    break;
 8004364:	e005      	b.n	8004372 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004366:	4b19      	ldr	r3, [pc, #100]	; (80043cc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004368:	613b      	str	r3, [r7, #16]
    break;
 800436a:	e002      	b.n	8004372 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	613b      	str	r3, [r7, #16]
    break;
 8004370:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004372:	4b13      	ldr	r3, [pc, #76]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	091b      	lsrs	r3, r3, #4
 8004378:	f003 030f 	and.w	r3, r3, #15
 800437c:	3301      	adds	r3, #1
 800437e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004380:	4b0f      	ldr	r3, [pc, #60]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	0a1b      	lsrs	r3, r3, #8
 8004386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	fb03 f202 	mul.w	r2, r3, r2
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	fbb2 f3f3 	udiv	r3, r2, r3
 8004396:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004398:	4b09      	ldr	r3, [pc, #36]	; (80043c0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	0e5b      	lsrs	r3, r3, #25
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	3301      	adds	r3, #1
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80043b2:	683b      	ldr	r3, [r7, #0]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	371c      	adds	r7, #28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	40021000 	.word	0x40021000
 80043c4:	080046dc 	.word	0x080046dc
 80043c8:	00f42400 	.word	0x00f42400
 80043cc:	007a1200 	.word	0x007a1200

080043d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e095      	b.n	800450e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d108      	bne.n	80043fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043f2:	d009      	beq.n	8004408 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	61da      	str	r2, [r3, #28]
 80043fa:	e005      	b.n	8004408 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d106      	bne.n	8004428 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fe f862 	bl	80024ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800443e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004448:	d902      	bls.n	8004450 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800444a:	2300      	movs	r3, #0
 800444c:	60fb      	str	r3, [r7, #12]
 800444e:	e002      	b.n	8004456 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004450:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004454:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800445e:	d007      	beq.n	8004470 <HAL_SPI_Init+0xa0>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004468:	d002      	beq.n	8004470 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	431a      	orrs	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b2:	ea42 0103 	orr.w	r1, r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	0c1b      	lsrs	r3, r3, #16
 80044cc:	f003 0204 	and.w	r2, r3, #4
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80044ec:	ea42 0103 	orr.w	r1, r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <_ZdlPvj>:
 8004516:	f000 b800 	b.w	800451a <_ZdlPv>

0800451a <_ZdlPv>:
 800451a:	f000 b825 	b.w	8004568 <free>
	...

08004520 <__libc_init_array>:
 8004520:	b570      	push	{r4, r5, r6, lr}
 8004522:	4d0d      	ldr	r5, [pc, #52]	; (8004558 <__libc_init_array+0x38>)
 8004524:	4c0d      	ldr	r4, [pc, #52]	; (800455c <__libc_init_array+0x3c>)
 8004526:	1b64      	subs	r4, r4, r5
 8004528:	10a4      	asrs	r4, r4, #2
 800452a:	2600      	movs	r6, #0
 800452c:	42a6      	cmp	r6, r4
 800452e:	d109      	bne.n	8004544 <__libc_init_array+0x24>
 8004530:	4d0b      	ldr	r5, [pc, #44]	; (8004560 <__libc_init_array+0x40>)
 8004532:	4c0c      	ldr	r4, [pc, #48]	; (8004564 <__libc_init_array+0x44>)
 8004534:	f000 f882 	bl	800463c <_init>
 8004538:	1b64      	subs	r4, r4, r5
 800453a:	10a4      	asrs	r4, r4, #2
 800453c:	2600      	movs	r6, #0
 800453e:	42a6      	cmp	r6, r4
 8004540:	d105      	bne.n	800454e <__libc_init_array+0x2e>
 8004542:	bd70      	pop	{r4, r5, r6, pc}
 8004544:	f855 3b04 	ldr.w	r3, [r5], #4
 8004548:	4798      	blx	r3
 800454a:	3601      	adds	r6, #1
 800454c:	e7ee      	b.n	800452c <__libc_init_array+0xc>
 800454e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004552:	4798      	blx	r3
 8004554:	3601      	adds	r6, #1
 8004556:	e7f2      	b.n	800453e <__libc_init_array+0x1e>
 8004558:	0800470c 	.word	0x0800470c
 800455c:	0800470c 	.word	0x0800470c
 8004560:	0800470c 	.word	0x0800470c
 8004564:	08004714 	.word	0x08004714

08004568 <free>:
 8004568:	4b02      	ldr	r3, [pc, #8]	; (8004574 <free+0xc>)
 800456a:	4601      	mov	r1, r0
 800456c:	6818      	ldr	r0, [r3, #0]
 800456e:	f000 b80b 	b.w	8004588 <_free_r>
 8004572:	bf00      	nop
 8004574:	2000000c 	.word	0x2000000c

08004578 <memset>:
 8004578:	4402      	add	r2, r0
 800457a:	4603      	mov	r3, r0
 800457c:	4293      	cmp	r3, r2
 800457e:	d100      	bne.n	8004582 <memset+0xa>
 8004580:	4770      	bx	lr
 8004582:	f803 1b01 	strb.w	r1, [r3], #1
 8004586:	e7f9      	b.n	800457c <memset+0x4>

08004588 <_free_r>:
 8004588:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800458a:	2900      	cmp	r1, #0
 800458c:	d044      	beq.n	8004618 <_free_r+0x90>
 800458e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004592:	9001      	str	r0, [sp, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	f1a1 0404 	sub.w	r4, r1, #4
 800459a:	bfb8      	it	lt
 800459c:	18e4      	addlt	r4, r4, r3
 800459e:	f000 f83f 	bl	8004620 <__malloc_lock>
 80045a2:	4a1e      	ldr	r2, [pc, #120]	; (800461c <_free_r+0x94>)
 80045a4:	9801      	ldr	r0, [sp, #4]
 80045a6:	6813      	ldr	r3, [r2, #0]
 80045a8:	b933      	cbnz	r3, 80045b8 <_free_r+0x30>
 80045aa:	6063      	str	r3, [r4, #4]
 80045ac:	6014      	str	r4, [r2, #0]
 80045ae:	b003      	add	sp, #12
 80045b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045b4:	f000 b83a 	b.w	800462c <__malloc_unlock>
 80045b8:	42a3      	cmp	r3, r4
 80045ba:	d908      	bls.n	80045ce <_free_r+0x46>
 80045bc:	6825      	ldr	r5, [r4, #0]
 80045be:	1961      	adds	r1, r4, r5
 80045c0:	428b      	cmp	r3, r1
 80045c2:	bf01      	itttt	eq
 80045c4:	6819      	ldreq	r1, [r3, #0]
 80045c6:	685b      	ldreq	r3, [r3, #4]
 80045c8:	1949      	addeq	r1, r1, r5
 80045ca:	6021      	streq	r1, [r4, #0]
 80045cc:	e7ed      	b.n	80045aa <_free_r+0x22>
 80045ce:	461a      	mov	r2, r3
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	b10b      	cbz	r3, 80045d8 <_free_r+0x50>
 80045d4:	42a3      	cmp	r3, r4
 80045d6:	d9fa      	bls.n	80045ce <_free_r+0x46>
 80045d8:	6811      	ldr	r1, [r2, #0]
 80045da:	1855      	adds	r5, r2, r1
 80045dc:	42a5      	cmp	r5, r4
 80045de:	d10b      	bne.n	80045f8 <_free_r+0x70>
 80045e0:	6824      	ldr	r4, [r4, #0]
 80045e2:	4421      	add	r1, r4
 80045e4:	1854      	adds	r4, r2, r1
 80045e6:	42a3      	cmp	r3, r4
 80045e8:	6011      	str	r1, [r2, #0]
 80045ea:	d1e0      	bne.n	80045ae <_free_r+0x26>
 80045ec:	681c      	ldr	r4, [r3, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	6053      	str	r3, [r2, #4]
 80045f2:	4421      	add	r1, r4
 80045f4:	6011      	str	r1, [r2, #0]
 80045f6:	e7da      	b.n	80045ae <_free_r+0x26>
 80045f8:	d902      	bls.n	8004600 <_free_r+0x78>
 80045fa:	230c      	movs	r3, #12
 80045fc:	6003      	str	r3, [r0, #0]
 80045fe:	e7d6      	b.n	80045ae <_free_r+0x26>
 8004600:	6825      	ldr	r5, [r4, #0]
 8004602:	1961      	adds	r1, r4, r5
 8004604:	428b      	cmp	r3, r1
 8004606:	bf04      	itt	eq
 8004608:	6819      	ldreq	r1, [r3, #0]
 800460a:	685b      	ldreq	r3, [r3, #4]
 800460c:	6063      	str	r3, [r4, #4]
 800460e:	bf04      	itt	eq
 8004610:	1949      	addeq	r1, r1, r5
 8004612:	6021      	streq	r1, [r4, #0]
 8004614:	6054      	str	r4, [r2, #4]
 8004616:	e7ca      	b.n	80045ae <_free_r+0x26>
 8004618:	b003      	add	sp, #12
 800461a:	bd30      	pop	{r4, r5, pc}
 800461c:	2000020c 	.word	0x2000020c

08004620 <__malloc_lock>:
 8004620:	4801      	ldr	r0, [pc, #4]	; (8004628 <__malloc_lock+0x8>)
 8004622:	f000 b809 	b.w	8004638 <__retarget_lock_acquire_recursive>
 8004626:	bf00      	nop
 8004628:	20000210 	.word	0x20000210

0800462c <__malloc_unlock>:
 800462c:	4801      	ldr	r0, [pc, #4]	; (8004634 <__malloc_unlock+0x8>)
 800462e:	f000 b804 	b.w	800463a <__retarget_lock_release_recursive>
 8004632:	bf00      	nop
 8004634:	20000210 	.word	0x20000210

08004638 <__retarget_lock_acquire_recursive>:
 8004638:	4770      	bx	lr

0800463a <__retarget_lock_release_recursive>:
 800463a:	4770      	bx	lr

0800463c <_init>:
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463e:	bf00      	nop
 8004640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004642:	bc08      	pop	{r3}
 8004644:	469e      	mov	lr, r3
 8004646:	4770      	bx	lr

08004648 <_fini>:
 8004648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800464a:	bf00      	nop
 800464c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800464e:	bc08      	pop	{r3}
 8004650:	469e      	mov	lr, r3
 8004652:	4770      	bx	lr
