Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/aula.ELE/Desktop/Lab09/adc_test_isim_beh.exe -prj C:/Users/aula.ELE/Desktop/Lab09/adc_test_beh.prj work.adc_test 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/aula.ELE/Desktop/Lab09/ADC.vhd" into library work
Parsing VHDL file "C:/Users/aula.ELE/Desktop/Lab09/adc_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ADC [adc_default]
Compiling architecture behavior of entity adc_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/aula.ELE/Desktop/Lab09/adc_test_isim_beh.exe
Fuse Memory Usage: 36800 KB
Fuse CPU Usage: 592 ms
