
Loading design for application trce from file fpgasdr_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 20:42:57 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osc_clk" 80.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.905ns  (57.9% logic, 42.1% route), 35 logic levels.

 Constraint Details:

     14.905ns physical path delay uart_rx1/SLICE_2289 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 6.161ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2289 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17D.CLK to     R21C17D.Q0 uart_rx1/SLICE_2289 (from uart_tx1/UartClk[2])
ROUTE        76     1.054     R21C17D.Q0 to     R22C17A.B0 o_Rx_Byte_c_3
CTOF_DEL    ---     0.495     R22C17A.B0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOFCO_D  ---     0.162    R15C21C.FCI to    R15C21C.FCO SLICE_38
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI n12219
FCITOF1_DE  ---     0.643    R15C21D.FCI to     R15C21D.F1 SLICE_37
ROUTE         1     0.000     R15C21D.F1 to    R15C21D.DI1 n2875 (to osc_clk)
                  --------
                   14.905   (57.9% logic, 42.1% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17D.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 6.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.847ns  (57.8% logic, 42.2% route), 35 logic levels.

 Constraint Details:

     14.847ns physical path delay uart_rx1/SLICE_2289 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 6.103ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2289 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17D.CLK to     R21C17D.Q0 uart_rx1/SLICE_2289 (from uart_tx1/UartClk[2])
ROUTE        76     1.054     R21C17D.Q0 to     R22C17A.B0 o_Rx_Byte_c_3
CTOF_DEL    ---     0.495     R22C17A.B0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOFCO_D  ---     0.162    R15C21C.FCI to    R15C21C.FCO SLICE_38
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI n12219
FCITOF0_DE  ---     0.585    R15C21D.FCI to     R15C21D.F0 SLICE_37
ROUTE         1     0.000     R15C21D.F0 to    R15C21D.DI0 n2876 (to osc_clk)
                  --------
                   14.847   (57.8% logic, 42.2% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17D.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 6.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.828ns  (58.2% logic, 41.8% route), 35 logic levels.

 Constraint Details:

     14.828ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 6.084ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17B.CLK to     R21C17B.Q0 uart_rx1/SLICE_2290 (from uart_tx1/UartClk[2])
ROUTE         6     0.977     R21C17B.Q0 to     R22C17A.A0 o_Rx_Byte_c_5
CTOF_DEL    ---     0.495     R22C17A.A0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOFCO_D  ---     0.162    R15C21C.FCI to    R15C21C.FCO SLICE_38
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI n12219
FCITOF1_DE  ---     0.643    R15C21D.FCI to     R15C21D.F1 SLICE_37
ROUTE         1     0.000     R15C21D.F1 to    R15C21D.DI1 n2875 (to osc_clk)
                  --------
                   14.828   (58.2% logic, 41.8% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17B.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 6.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i62  (to osc_clk +)

   Delay:              14.770ns  (58.1% logic, 41.9% route), 35 logic levels.

 Constraint Details:

     14.770ns physical path delay uart_rx1/SLICE_2290 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 6.026ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2290 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17B.CLK to     R21C17B.Q0 uart_rx1/SLICE_2290 (from uart_tx1/UartClk[2])
ROUTE         6     0.977     R21C17B.Q0 to     R22C17A.A0 o_Rx_Byte_c_5
CTOF_DEL    ---     0.495     R22C17A.A0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOFCO_D  ---     0.162    R15C21C.FCI to    R15C21C.FCO SLICE_38
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI n12219
FCITOF0_DE  ---     0.585    R15C21D.FCI to     R15C21D.F0 SLICE_37
ROUTE         1     0.000     R15C21D.F0 to    R15C21D.DI0 n2876 (to osc_clk)
                  --------
                   14.770   (58.1% logic, 41.9% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17B.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.999ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i61  (to osc_clk +)

   Delay:              14.743ns  (57.5% logic, 42.5% route), 34 logic levels.

 Constraint Details:

     14.743ns physical path delay uart_rx1/SLICE_2289 to SLICE_38 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 5.999ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2289 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17D.CLK to     R21C17D.Q0 uart_rx1/SLICE_2289 (from uart_tx1/UartClk[2])
ROUTE        76     1.054     R21C17D.Q0 to     R22C17A.B0 o_Rx_Byte_c_3
CTOF_DEL    ---     0.495     R22C17A.B0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOF1_DE  ---     0.643    R15C21C.FCI to     R15C21C.F1 SLICE_38
ROUTE         1     0.000     R15C21C.F1 to    R15C21C.DI1 n2877 (to osc_clk)
                  --------
                   14.743   (57.5% logic, 42.5% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17D.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21C.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i60  (to osc_clk +)

   Delay:              14.685ns  (57.3% logic, 42.7% route), 34 logic levels.

 Constraint Details:

     14.685ns physical path delay uart_rx1/SLICE_2289 to SLICE_38 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 5.941ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2289 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17D.CLK to     R21C17D.Q0 uart_rx1/SLICE_2289 (from uart_tx1/UartClk[2])
ROUTE        76     1.054     R21C17D.Q0 to     R22C17A.B0 o_Rx_Byte_c_3
CTOF_DEL    ---     0.495     R22C17A.B0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOF0_DE  ---     0.585    R15C21C.FCI to     R15C21C.F0 SLICE_38
ROUTE         1     0.000     R15C21C.F0 to    R15C21C.DI0 n2878 (to osc_clk)
                  --------
                   14.685   (57.3% logic, 42.7% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17D.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21C.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i61  (to osc_clk +)

   Delay:              14.666ns  (57.8% logic, 42.2% route), 34 logic levels.

 Constraint Details:

     14.666ns physical path delay uart_rx1/SLICE_2290 to SLICE_38 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 5.922ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2290 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17B.CLK to     R21C17B.Q0 uart_rx1/SLICE_2290 (from uart_tx1/UartClk[2])
ROUTE         6     0.977     R21C17B.Q0 to     R22C17A.A0 o_Rx_Byte_c_5
CTOF_DEL    ---     0.495     R22C17A.A0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOF1_DE  ---     0.643    R15C21C.FCI to     R15C21C.F1 SLICE_38
ROUTE         1     0.000     R15C21C.F1 to    R15C21C.DI1 n2877 (to osc_clk)
                  --------
                   14.666   (57.8% logic, 42.2% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17B.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21C.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i63  (to osc_clk +)

   Delay:              14.616ns  (57.0% logic, 43.0% route), 34 logic levels.

 Constraint Details:

     14.616ns physical path delay uart_rx1/SLICE_2289 to SLICE_37 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 5.872ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2289 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17D.CLK to     R21C17D.Q0 uart_rx1/SLICE_2289 (from uart_tx1/UartClk[2])
ROUTE        76     1.054     R21C17D.Q0 to     R22C17A.B0 o_Rx_Byte_c_3
CTOF_DEL    ---     0.495     R22C17A.B0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.528     R14C14B.F1 to     R16C16D.A0 n13757
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SLICE_2426
ROUTE         1     1.193     R16C16D.F0 to     R15C14D.C1 n2273
C1TOFCO_DE  ---     0.889     R15C14D.C1 to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOFCO_D  ---     0.162    R15C21C.FCI to    R15C21C.FCO SLICE_38
ROUTE         1     0.000    R15C21C.FCO to    R15C21D.FCI n12219
FCITOF1_DE  ---     0.643    R15C21D.FCI to     R15C21D.F1 SLICE_37
ROUTE         1     0.000     R15C21D.F1 to    R15C21D.DI1 n2875 (to osc_clk)
                  --------
                   14.616   (57.0% logic, 43.0% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17D.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21D.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.864ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i60  (to osc_clk +)

   Delay:              14.608ns  (57.6% logic, 42.4% route), 34 logic levels.

 Constraint Details:

     14.608ns physical path delay uart_rx1/SLICE_2290 to SLICE_38 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 5.864ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2290 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17B.CLK to     R21C17B.Q0 uart_rx1/SLICE_2290 (from uart_tx1/UartClk[2])
ROUTE         6     0.977     R21C17B.Q0 to     R22C17A.A0 o_Rx_Byte_c_5
CTOF_DEL    ---     0.495     R22C17A.A0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOFCO_D  ---     0.162    R15C21B.FCI to    R15C21B.FCO SLICE_39
ROUTE         1     0.000    R15C21B.FCO to    R15C21C.FCI n12218
FCITOF0_DE  ---     0.585    R15C21C.FCI to     R15C21C.F0 SLICE_38
ROUTE         1     0.000     R15C21C.F0 to    R15C21C.DI0 n2878 (to osc_clk)
                  --------
                   14.608   (57.6% logic, 42.4% route), 34 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2290:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17B.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21C.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 5.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_tx1/UartClk[2] +)
   Destination:    FF         Data in        phase_inc_carrGen_i0_i59  (to osc_clk +)

   Delay:              14.581ns  (57.0% logic, 43.0% route), 33 logic levels.

 Constraint Details:

     14.581ns physical path delay uart_rx1/SLICE_2289 to SLICE_39 exceeds
     12.500ns delay constraint less
      3.590ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 8.744ns) by 5.837ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2289 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C17D.CLK to     R21C17D.Q0 uart_rx1/SLICE_2289 (from uart_tx1/UartClk[2])
ROUTE        76     1.054     R21C17D.Q0 to     R22C17A.B0 o_Rx_Byte_c_3
CTOF_DEL    ---     0.495     R22C17A.B0 to     R22C17A.F0 uart_tx1/SLICE_2502
ROUTE         1     1.514     R22C17A.F0 to     R14C17C.A0 uart_tx1/n13147
CTOF_DEL    ---     0.495     R14C17C.A0 to     R14C17C.F0 uart_tx1/SLICE_2397
ROUTE         4     0.989     R14C17C.F0 to     R14C14B.D1 n12872
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_2399
ROUTE        55     1.521     R14C14B.F1 to     R16C16C.D0 n13757
CTOF_DEL    ---     0.495     R16C16C.D0 to     R16C16C.F0 SLICE_2428
ROUTE         1     1.193     R16C16C.F0 to     R15C14C.C0 n2276
C0TOFCO_DE  ---     1.023     R15C14C.C0 to    R15C14C.FCO SLICE_84
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI n12191
FCITOFCO_D  ---     0.162    R15C14D.FCI to    R15C14D.FCO SLICE_83
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI n12192
FCITOFCO_D  ---     0.162    R15C15A.FCI to    R15C15A.FCO SLICE_82
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI n12193
FCITOFCO_D  ---     0.162    R15C15B.FCI to    R15C15B.FCO SLICE_81
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI n12194
FCITOFCO_D  ---     0.162    R15C15C.FCI to    R15C15C.FCO SLICE_80
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI n12195
FCITOFCO_D  ---     0.162    R15C15D.FCI to    R15C15D.FCO SLICE_79
ROUTE         1     0.000    R15C15D.FCO to    R15C16A.FCI n12196
FCITOFCO_D  ---     0.162    R15C16A.FCI to    R15C16A.FCO SLICE_78
ROUTE         1     0.000    R15C16A.FCO to    R15C16B.FCI n12197
FCITOFCO_D  ---     0.162    R15C16B.FCI to    R15C16B.FCO SLICE_77
ROUTE         1     0.000    R15C16B.FCO to    R15C16C.FCI n12198
FCITOFCO_D  ---     0.162    R15C16C.FCI to    R15C16C.FCO SLICE_76
ROUTE         1     0.000    R15C16C.FCO to    R15C16D.FCI n12199
FCITOFCO_D  ---     0.162    R15C16D.FCI to    R15C16D.FCO SLICE_75
ROUTE         1     0.000    R15C16D.FCO to    R15C17A.FCI n12200
FCITOFCO_D  ---     0.162    R15C17A.FCI to    R15C17A.FCO SLICE_74
ROUTE         1     0.000    R15C17A.FCO to    R15C17B.FCI n12201
FCITOFCO_D  ---     0.162    R15C17B.FCI to    R15C17B.FCO SLICE_73
ROUTE         1     0.000    R15C17B.FCO to    R15C17C.FCI n12202
FCITOFCO_D  ---     0.162    R15C17C.FCI to    R15C17C.FCO SLICE_72
ROUTE         1     0.000    R15C17C.FCO to    R15C17D.FCI n12203
FCITOFCO_D  ---     0.162    R15C17D.FCI to    R15C17D.FCO SLICE_71
ROUTE         1     0.000    R15C17D.FCO to    R15C18A.FCI n12204
FCITOFCO_D  ---     0.162    R15C18A.FCI to    R15C18A.FCO SLICE_70
ROUTE         1     0.000    R15C18A.FCO to    R15C18B.FCI n12205
FCITOFCO_D  ---     0.162    R15C18B.FCI to    R15C18B.FCO SLICE_69
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI n12206
FCITOFCO_D  ---     0.162    R15C18C.FCI to    R15C18C.FCO SLICE_68
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI n12207
FCITOFCO_D  ---     0.162    R15C18D.FCI to    R15C18D.FCO SLICE_67
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI n12208
FCITOFCO_D  ---     0.162    R15C19A.FCI to    R15C19A.FCO SLICE_66
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI n12209
FCITOFCO_D  ---     0.162    R15C19B.FCI to    R15C19B.FCO SLICE_65
ROUTE         1     0.000    R15C19B.FCO to    R15C19C.FCI n12210
FCITOFCO_D  ---     0.162    R15C19C.FCI to    R15C19C.FCO SLICE_46
ROUTE         1     0.000    R15C19C.FCO to    R15C19D.FCI n12211
FCITOFCO_D  ---     0.162    R15C19D.FCI to    R15C19D.FCO SLICE_45
ROUTE         1     0.000    R15C19D.FCO to    R15C20A.FCI n12212
FCITOFCO_D  ---     0.162    R15C20A.FCI to    R15C20A.FCO SLICE_44
ROUTE         1     0.000    R15C20A.FCO to    R15C20B.FCI n12213
FCITOFCO_D  ---     0.162    R15C20B.FCI to    R15C20B.FCO SLICE_43
ROUTE         1     0.000    R15C20B.FCO to    R15C20C.FCI n12214
FCITOFCO_D  ---     0.162    R15C20C.FCI to    R15C20C.FCO SLICE_42
ROUTE         1     0.000    R15C20C.FCO to    R15C20D.FCI n12215
FCITOFCO_D  ---     0.162    R15C20D.FCI to    R15C20D.FCO SLICE_41
ROUTE         1     0.000    R15C20D.FCO to    R15C21A.FCI n12216
FCITOFCO_D  ---     0.162    R15C21A.FCI to    R15C21A.FCO SLICE_40
ROUTE         1     0.000    R15C21A.FCO to    R15C21B.FCI n12217
FCITOF1_DE  ---     0.643    R15C21B.FCI to     R15C21B.F1 SLICE_39
ROUTE         1     0.000     R15C21B.F1 to    R15C21B.DI1 n2879 (to osc_clk)
                  --------
                   14.581   (57.0% logic, 43.0% route), 33 logic levels.

 Clock Skew Details: 

      Source Clock Path XIn to uart_rx1/SLICE_2289:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.842     LPLL.CLKOP to     R21C2B.CLK osc_clk
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 uart_tx1/SLICE_35
ROUTE        48     3.176      R21C2B.Q1 to    R21C17D.CLK uart_tx1/UartClk[2]
                  --------
                    7.625   (23.9% logic, 76.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path XIn to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          3.PAD to        3.PADDI XIn
ROUTE         1     0.783        3.PADDI to      LPLL.CLKI XIn_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     1.880     LPLL.CLKOP to    R15C21B.CLK osc_clk
                  --------
                    4.035   (34.0% logic, 66.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP PLL1/PLLInst_0
ROUTE       999     2.052     LPLL.CLKOP to     LPLL.CLKFB osc_clk
                  --------
                    2.052   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  53.588MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 9.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     8.642ns  (45.1% logic, 54.9% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to PWM1/SLICE_14 and
      8.642ns delay PWM1/SLICE_14 to PWMOut (totaling 10.522ns) meets
     20.000ns offset PLL1/PLLInst_0 to PWMOut by 9.478ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to PWM1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R6C25B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_14 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C25B.CLK to      R6C25B.Q1 PWM1/SLICE_14 (from osc_clk)
ROUTE         1     4.742      R6C25B.Q1 to       43.PADDO PWMOut_c
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD PWMOut
                  --------
                    8.642   (45.1% logic, 54.9% route), 2 logic levels.


Passed:  The following path meets requirements by 9.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i63  (from osc_clk +)
   Destination:    Port       Pad            sinGen

   Data Path Delay:     8.319ns  (52.8% logic, 47.2% route), 3 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to ncoGen/SLICE_724 and
      8.319ns delay ncoGen/SLICE_724 to sinGen (totaling 10.199ns) meets
     20.000ns offset PLL1/PLLInst_0 to sinGen by 9.801ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to ncoGen/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R8C21D.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path ncoGen/SLICE_724 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C21D.CLK to      R8C21D.Q1 ncoGen/SLICE_724 (from osc_clk)
ROUTE         3     2.938      R8C21D.Q1 to       R2C9A.A0 phase_accum_63
CTOF_DEL    ---     0.495       R2C9A.A0 to       R2C9A.F0 ncoGen/SLICE_2554
ROUTE         1     0.986       R2C9A.F0 to      142.PADDO sinGen_c
DOPAD_DEL   ---     3.448      142.PADDO to        142.PAD sinGen
                  --------
                    8.319   (52.8% logic, 47.2% route), 3 logic levels.


Passed:  The following path meets requirements by 11.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_DV_59  (from osc_clk +)
   Destination:    Port       Pad            o_Rx_DV

   Data Path Delay:     6.719ns  (58.0% logic, 42.0% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to uart_rx1/SLICE_2292 and
      6.719ns delay uart_rx1/SLICE_2292 to o_Rx_DV (totaling 8.599ns) meets
     20.000ns offset PLL1/PLLInst_0 to o_Rx_DV by 11.401ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to uart_rx1/SLICE_2292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to    R14C13A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path uart_rx1/SLICE_2292 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C13A.CLK to     R14C13A.Q0 uart_rx1/SLICE_2292 (from osc_clk)
ROUTE         7     2.819     R14C13A.Q0 to       48.PADDO o_Rx_DV_c_0
DOPAD_DEL   ---     3.448       48.PADDO to         48.PAD o_Rx_DV
                  --------
                    6.719   (58.0% logic, 42.0% route), 2 logic levels.


Passed:  The following path meets requirements by 12.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i7  (from osc_clk +)
   Destination:    Port       Pad            MYLED[1]

   Data Path Delay:     6.004ns  (54.1% logic, 45.9% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      6.004ns delay CIC1Sin/SLICE_2224 to MYLED[1] (totaling 7.884ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[1] by 12.116ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R2C33A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2224 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C33A.CLK to      R2C33A.Q1 CIC1Sin/SLICE_2224 (from osc_clk)
ROUTE         2     2.755      R2C33A.Q1 to       98.PADDO MYLED_c_1
DOPAD_DEL   ---     2.797       98.PADDO to         98.PAD MYLED[1]
                  --------
                    6.004   (54.1% logic, 45.9% route), 2 logic levels.


Passed:  The following path meets requirements by 12.390ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    Port       Pad            DiffOut

   Data Path Delay:     5.730ns  (68.1% logic, 31.9% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to Mixer1/SLICE_2228 and
      5.730ns delay Mixer1/SLICE_2228 to DiffOut (totaling 7.610ns) meets
     20.000ns offset PLL1/PLLInst_0 to DiffOut by 12.390ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to Mixer1/SLICE_2228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R2C17A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path Mixer1/SLICE_2228 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 Mixer1/SLICE_2228 (from osc_clk)
ROUTE         2     1.830      R2C17A.Q1 to      122.PADDO DiffOut_c
DOPAD_DEL   ---     3.448      122.PADDO to        122.PAD DiffOut
                  --------
                    5.730   (68.1% logic, 31.9% route), 2 logic levels.


Passed:  The following path meets requirements by 12.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i8  (from osc_clk +)
   Destination:    Port       Pad            MYLED[2]

   Data Path Delay:     5.578ns  (58.2% logic, 41.8% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      5.578ns delay CIC1Sin/SLICE_2225 to MYLED[2] (totaling 7.458ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[2] by 12.542ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R2C34B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2225 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C34B.CLK to      R2C34B.Q0 CIC1Sin/SLICE_2225 (from osc_clk)
ROUTE         2     2.329      R2C34B.Q0 to       99.PADDO MYLED_c_2
DOPAD_DEL   ---     2.797       99.PADDO to         99.PAD MYLED[2]
                  --------
                    5.578   (58.2% logic, 41.8% route), 2 logic levels.


Passed:  The following path meets requirements by 12.637ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i6  (from osc_clk +)
   Destination:    Port       Pad            MYLED[0]

   Data Path Delay:     5.483ns  (59.3% logic, 40.7% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      5.483ns delay CIC1Sin/SLICE_2224 to MYLED[0] (totaling 7.363ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[0] by 12.637ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R2C33A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2224 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C33A.CLK to      R2C33A.Q0 CIC1Sin/SLICE_2224 (from osc_clk)
ROUTE         2     2.234      R2C33A.Q0 to       97.PADDO MYLED_c_0
DOPAD_DEL   ---     2.797       97.PADDO to         97.PAD MYLED[0]
                  --------
                    5.483   (59.3% logic, 40.7% route), 2 logic levels.


Passed:  The following path meets requirements by 12.709ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i9  (from osc_clk +)
   Destination:    Port       Pad            MYLED[3]

   Data Path Delay:     5.411ns  (60.0% logic, 40.0% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      5.411ns delay CIC1Sin/SLICE_2225 to MYLED[3] (totaling 7.291ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[3] by 12.709ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R2C34B.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2225 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C34B.CLK to      R2C34B.Q1 CIC1Sin/SLICE_2225 (from osc_clk)
ROUTE         2     2.162      R2C34B.Q1 to      100.PADDO MYLED_c_3
DOPAD_DEL   ---     2.797      100.PADDO to        100.PAD MYLED[3]
                  --------
                    5.411   (60.0% logic, 40.0% route), 2 logic levels.


Passed:  The following path meets requirements by 12.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i11  (from osc_clk +)
   Destination:    Port       Pad            MYLED[5]

   Data Path Delay:     5.381ns  (60.4% logic, 39.6% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2227 and
      5.381ns delay CIC1Sin/SLICE_2227 to MYLED[5] (totaling 7.261ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[5] by 12.739ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R2C34A.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2227 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C34A.CLK to      R2C34A.Q0 CIC1Sin/SLICE_2227 (from osc_clk)
ROUTE         2     2.132      R2C34A.Q0 to      105.PADDO MYLED_c_5
DOPAD_DEL   ---     2.797      105.PADDO to        105.PAD MYLED[5]
                  --------
                    5.381   (60.4% logic, 39.6% route), 2 logic levels.


Passed:  The following path meets requirements by 13.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i10  (from osc_clk +)
   Destination:    Port       Pad            MYLED[4]

   Data Path Delay:     4.681ns  (69.4% logic, 30.6% route), 2 logic levels.

   Clock Path Delay:    1.880ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.880ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2226 and
      4.681ns delay CIC1Sin/SLICE_2226 to MYLED[4] (totaling 6.561ns) meets
     20.000ns offset PLL1/PLLInst_0 to MYLED[4] by 13.439ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.880     LPLL.CLKOP to     R3C34C.CLK osc_clk
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2226 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C34C.CLK to      R3C34C.Q0 CIC1Sin/SLICE_2226 (from osc_clk)
ROUTE         2     1.432      R3C34C.Q0 to      104.PADDO MYLED_c_4
DOPAD_DEL   ---     2.797      104.PADDO to        104.PAD MYLED[4]
                  --------
                    4.681   (69.4% logic, 30.6% route), 2 logic levels.

Report:   10.522ns is the minimum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 80.000000 MHz ; |   80.000 MHz|   53.588 MHz|  35 *
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |    20.000 ns|    10.522 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n12209                                  |       1|    3785|     92.41%
                                        |        |        |
n12207                                  |       1|    3772|     92.09%
                                        |        |        |
n12208                                  |       1|    3768|     91.99%
                                        |        |        |
n12206                                  |       1|    3721|     90.84%
                                        |        |        |
n12205                                  |       1|    3711|     90.60%
                                        |        |        |
n12210                                  |       1|    3680|     89.84%
                                        |        |        |
n12204                                  |       1|    3630|     88.62%
                                        |        |        |
n12211                                  |       1|    3590|     87.65%
                                        |        |        |
n12872                                  |       4|    3575|     87.28%
                                        |        |        |
n12203                                  |       1|    3568|     87.11%
                                        |        |        |
n12202                                  |       1|    3439|     83.96%
                                        |        |        |
n12212                                  |       1|    3429|     83.72%
                                        |        |        |
uart_tx1/n13147                         |       1|    3417|     83.42%
                                        |        |        |
n12201                                  |       1|    3342|     81.59%
                                        |        |        |
n12200                                  |       1|    3226|     78.76%
                                        |        |        |
n12213                                  |       1|    3210|     78.37%
                                        |        |        |
n12199                                  |       1|    3122|     76.22%
                                        |        |        |
n12214                                  |       1|    2947|     71.95%
                                        |        |        |
n12198                                  |       1|    2869|     70.04%
                                        |        |        |
n12197                                  |       1|    2679|     65.41%
                                        |        |        |
n12215                                  |       1|    2637|     64.38%
                                        |        |        |
n12196                                  |       1|    2439|     59.55%
                                        |        |        |
n12216                                  |       1|    2265|     55.30%
                                        |        |        |
n12195                                  |       1|    2206|     53.86%
                                        |        |        |
n12194                                  |       1|    1975|     48.22%
                                        |        |        |
n12217                                  |       1|    1813|     44.26%
                                        |        |        |
n13757                                  |      55|    1802|     43.99%
                                        |        |        |
n2215                                   |      64|    1752|     42.77%
                                        |        |        |
n12193                                  |       1|    1751|     42.75%
                                        |        |        |
o_Rx_Byte_c_3                           |      76|    1448|     35.35%
                                        |        |        |
n12192                                  |       1|    1370|     33.45%
                                        |        |        |
n12218                                  |       1|    1305|     31.86%
                                        |        |        |
o_Rx_Byte_c_5                           |       6|    1247|     30.44%
                                        |        |        |
o_Rx_Byte_c_6                           |       8|     916|     22.36%
                                        |        |        |
n12191                                  |       1|     877|     21.41%
                                        |        |        |
n12219                                  |       1|     708|     17.29%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_tx1/UartClk[2]   Source: uart_tx1/SLICE_35.Q1   Loads: 48
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP   Loads: 1359
   Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: uart_tx1/UartClk[2]   Source: uart_tx1/SLICE_35.Q1
      Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2203.Q0
      Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;   Transfers: 10

Clock Domain: XIn_c   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2203.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 15973953
Cumulative negative slack: 15973953

Constraints cover 1540544 paths, 2 nets, and 14398 connections (85.78% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 20:42:59 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FPGASDR_impl1.twr -gui -msgset C:/Users/user/lattice/1BitADCFPGASDR/promote.xml FPGASDR_impl1.ncd FPGASDR_impl1.prf 
Design file:     fpgasdr_impl1.ncd
Preference file: fpgasdr_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osc_clk" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/v_comb_66_rep_209  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d8_i0_i36  (to osc_clk +)
                   FF                        CIC1Cos/d_d8_i0_i35

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay CIC1Cos/SLICE_1940 to CIC1Cos/SLICE_1807 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1940 to CIC1Cos/SLICE_1807:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C3A.CLK to       R9C3A.Q1 CIC1Cos/SLICE_1940 (from osc_clk)
ROUTE        25     0.147       R9C3A.Q1 to       R9C3D.CE CIC1Cos/osc_clk_enable_1233 (to osc_clk)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1940:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to      R9C3A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1807:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to      R9C3D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/v_comb_66_rep_194  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d9_i0_i32  (to osc_clk +)
                   FF                        CIC1Sin/d_d9_i0_i31

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay CIC1Sin/SLICE_2188 to CIC1Sin/SLICE_2089 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2188 to CIC1Sin/SLICE_2089:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C36A.CLK to     R19C36A.Q1 CIC1Sin/SLICE_2188 (from osc_clk)
ROUTE        26     0.147     R19C36A.Q1 to     R19C36C.CE CIC1Sin/osc_clk_enable_696 (to osc_clk)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R19C36A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2089:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R19C36C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i24  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i24  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2159 to CIC1Sin/SLICE_2122 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2159 to CIC1Sin/SLICE_2122:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C26B.CLK to     R10C26B.Q0 CIC1Sin/SLICE_2159 (from osc_clk)
ROUTE         2     0.154     R10C26B.Q0 to     R10C26A.M1 CIC1Sin/d_tmp_24 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2159:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C26B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2122:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C26A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i30  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i30  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2162 to CIC1Sin/SLICE_2125 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2162 to CIC1Sin/SLICE_2125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C26D.CLK to     R10C26D.Q0 CIC1Sin/SLICE_2162 (from osc_clk)
ROUTE         2     0.154     R10C26D.Q0 to     R10C26C.M1 CIC1Sin/d_tmp_30 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C26D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C26C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i0  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i0  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2147 to CIC1Sin/SLICE_2110 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2147 to CIC1Sin/SLICE_2110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22C.CLK to     R11C22C.Q0 CIC1Sin/SLICE_2147 (from osc_clk)
ROUTE         2     0.154     R11C22C.Q0 to     R11C22D.M0 CIC1Sin/d_tmp_0 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R11C22C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R11C22D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i40  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i40  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1920 to CIC1Cos/SLICE_1883 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1920 to CIC1Cos/SLICE_1883:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R21C8A.CLK to      R21C8A.Q0 CIC1Cos/SLICE_1920 (from osc_clk)
ROUTE         3     0.154      R21C8A.Q0 to      R21C8C.M0 CIC1Cos/d_tmp_40 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680     LPLL.CLKOP to     R21C8A.CLK osc_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1883:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.680     LPLL.CLKOP to     R21C8C.CLK osc_clk
                  --------
                    0.680   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i37  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i37  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2165 to CIC1Sin/SLICE_2129 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2165 to CIC1Sin/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22B.CLK to     R15C22B.Q1 CIC1Sin/SLICE_2165 (from osc_clk)
ROUTE         3     0.154     R15C22B.Q1 to     R15C22D.M0 CIC1Sin/d_tmp_37 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R15C22B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R15C22D.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i34  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i34  (to osc_clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_2164 to CIC1Sin/SLICE_2127 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2164 to CIC1Sin/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C27B.CLK to     R10C27B.Q0 CIC1Sin/SLICE_2164 (from osc_clk)
ROUTE         2     0.154     R10C27B.Q0 to     R10C27A.M1 CIC1Sin/d_tmp_34 (to osc_clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C27B.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to    R10C27A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/v_comb_66  (from osc_clk +)
   Destination:    FF         Data in        CIC1Sin/d_out_i0_i10  (to osc_clk +)

   Delay:               0.282ns  (47.2% logic, 52.8% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay CIC1Sin/SLICE_2190 to CIC1Sin/SLICE_2226 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2190 to CIC1Sin/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C34A.CLK to      R3C34A.Q0 CIC1Sin/SLICE_2190 (from osc_clk)
ROUTE        14     0.149      R3C34A.Q0 to      R3C34C.CE CIC1Sin/v_comb (to osc_clk)
                  --------
                    0.282   (47.2% logic, 52.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to     R3C34A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to     R3C34C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/v_comb_66_rep_212  (from osc_clk +)
   Destination:    FF         Data in        CIC1Cos/d_d9_i0_i32  (to osc_clk +)
                   FF                        CIC1Cos/d_d9_i0_i31

   Delay:               0.282ns  (47.2% logic, 52.8% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay CIC1Cos/SLICE_1942 to CIC1Cos/SLICE_1842 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.306ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1942 to CIC1Cos/SLICE_1842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9C.CLK to       R7C9C.Q0 CIC1Cos/SLICE_1942 (from osc_clk)
ROUTE        26     0.149       R7C9C.Q0 to       R7C9A.CE CIC1Cos/osc_clk_enable_1383 (to osc_clk)
                  --------
                    0.282   (47.2% logic, 52.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1942:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to      R7C9C.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.698     LPLL.CLKOP to      R7C9A.CLK osc_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.009ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i10  (from osc_clk +)
   Destination:    Port       Pad            MYLED[4]

   Data Path Delay:     1.404ns  (77.4% logic, 22.6% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2226 and
      1.404ns delay CIC1Sin/SLICE_2226 to MYLED[4] (totaling 2.009ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[4] by 2.009ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R3C34C.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2226 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C34C.CLK to      R3C34C.Q0 CIC1Sin/SLICE_2226 (from osc_clk)
ROUTE         2     0.318      R3C34C.Q0 to      104.PADDO MYLED_c_4
DOPAD_DEL   ---     0.953      104.PADDO to        104.PAD MYLED[4]
                  --------
                    1.404   (77.4% logic, 22.6% route), 2 logic levels.


Passed:  The following path meets requirements by 2.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i9  (from osc_clk +)
   Destination:    Port       Pad            MYLED[3]

   Data Path Delay:     1.590ns  (68.3% logic, 31.7% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      1.590ns delay CIC1Sin/SLICE_2225 to MYLED[3] (totaling 2.195ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[3] by 2.195ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R2C34B.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2225 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C34B.CLK to      R2C34B.Q1 CIC1Sin/SLICE_2225 (from osc_clk)
ROUTE         2     0.504      R2C34B.Q1 to      100.PADDO MYLED_c_3
DOPAD_DEL   ---     0.953      100.PADDO to        100.PAD MYLED[3]
                  --------
                    1.590   (68.3% logic, 31.7% route), 2 logic levels.


Passed:  The following path meets requirements by 2.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i11  (from osc_clk +)
   Destination:    Port       Pad            MYLED[5]

   Data Path Delay:     1.596ns  (68.0% logic, 32.0% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2227 and
      1.596ns delay CIC1Sin/SLICE_2227 to MYLED[5] (totaling 2.201ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[5] by 2.201ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R2C34A.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2227 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C34A.CLK to      R2C34A.Q0 CIC1Sin/SLICE_2227 (from osc_clk)
ROUTE         2     0.510      R2C34A.Q0 to      105.PADDO MYLED_c_5
DOPAD_DEL   ---     0.953      105.PADDO to        105.PAD MYLED[5]
                  --------
                    1.596   (68.0% logic, 32.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i6  (from osc_clk +)
   Destination:    Port       Pad            MYLED[0]

   Data Path Delay:     1.625ns  (66.8% logic, 33.2% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      1.625ns delay CIC1Sin/SLICE_2224 to MYLED[0] (totaling 2.230ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[0] by 2.230ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R2C33A.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2224 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C33A.CLK to      R2C33A.Q0 CIC1Sin/SLICE_2224 (from osc_clk)
ROUTE         2     0.539      R2C33A.Q0 to       97.PADDO MYLED_c_0
DOPAD_DEL   ---     0.953       97.PADDO to         97.PAD MYLED[0]
                  --------
                    1.625   (66.8% logic, 33.2% route), 2 logic levels.


Passed:  The following path meets requirements by 2.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i8  (from osc_clk +)
   Destination:    Port       Pad            MYLED[2]

   Data Path Delay:     1.656ns  (65.6% logic, 34.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2225 and
      1.656ns delay CIC1Sin/SLICE_2225 to MYLED[2] (totaling 2.261ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[2] by 2.261ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R2C34B.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2225 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C34B.CLK to      R2C34B.Q0 CIC1Sin/SLICE_2225 (from osc_clk)
ROUTE         2     0.570      R2C34B.Q0 to       99.PADDO MYLED_c_2
DOPAD_DEL   ---     0.953       99.PADDO to         99.PAD MYLED[2]
                  --------
                    1.656   (65.6% logic, 34.4% route), 2 logic levels.


Passed:  The following path meets requirements by 2.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from osc_clk +)
   Destination:    Port       Pad            DiffOut

   Data Path Delay:     1.666ns  (73.0% logic, 27.0% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to Mixer1/SLICE_2228 and
      1.666ns delay Mixer1/SLICE_2228 to DiffOut (totaling 2.271ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to DiffOut by 2.271ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to Mixer1/SLICE_2228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R2C17A.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path Mixer1/SLICE_2228 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C17A.CLK to      R2C17A.Q1 Mixer1/SLICE_2228 (from osc_clk)
ROUTE         2     0.449      R2C17A.Q1 to      122.PADDO DiffOut_c
DOPAD_DEL   ---     1.084      122.PADDO to        122.PAD DiffOut
                  --------
                    1.666   (73.0% logic, 27.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_out_i0_i7  (from osc_clk +)
   Destination:    Port       Pad            MYLED[1]

   Data Path Delay:     1.761ns  (61.7% logic, 38.3% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to CIC1Sin/SLICE_2224 and
      1.761ns delay CIC1Sin/SLICE_2224 to MYLED[1] (totaling 2.366ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MYLED[1] by 2.366ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to CIC1Sin/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R2C33A.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path CIC1Sin/SLICE_2224 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C33A.CLK to      R2C33A.Q1 CIC1Sin/SLICE_2224 (from osc_clk)
ROUTE         2     0.675      R2C33A.Q1 to       98.PADDO MYLED_c_1
DOPAD_DEL   ---     0.953       98.PADDO to         98.PAD MYLED[1]
                  --------
                    1.761   (61.7% logic, 38.3% route), 2 logic levels.


Passed:  The following path meets requirements by 2.543ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_DV_59  (from osc_clk +)
   Destination:    Port       Pad            o_Rx_DV

   Data Path Delay:     1.938ns  (62.8% logic, 37.2% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to uart_rx1/SLICE_2292 and
      1.938ns delay uart_rx1/SLICE_2292 to o_Rx_DV (totaling 2.543ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to o_Rx_DV by 2.543ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to uart_rx1/SLICE_2292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to    R14C13A.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path uart_rx1/SLICE_2292 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13A.CLK to     R14C13A.Q0 uart_rx1/SLICE_2292 (from osc_clk)
ROUTE         7     0.721     R14C13A.Q0 to       48.PADDO o_Rx_DV_c_0
DOPAD_DEL   ---     1.084       48.PADDO to         48.PAD o_Rx_DV
                  --------
                    1.938   (62.8% logic, 37.2% route), 2 logic levels.


Passed:  The following path meets requirements by 2.890ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ncoGen/phase_accum_i63  (from osc_clk +)
   Destination:    Port       Pad            sinGen

   Data Path Delay:     2.285ns  (57.7% logic, 42.3% route), 3 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to ncoGen/SLICE_724 and
      2.285ns delay ncoGen/SLICE_724 to sinGen (totaling 2.890ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to sinGen by 2.890ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to ncoGen/SLICE_724:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R8C21D.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path ncoGen/SLICE_724 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C21D.CLK to      R8C21D.Q1 ncoGen/SLICE_724 (from osc_clk)
ROUTE         3     0.739      R8C21D.Q1 to       R2C9A.A0 phase_accum_63
CTOF_DEL    ---     0.101       R2C9A.A0 to       R2C9A.F0 ncoGen/SLICE_2554
ROUTE         1     0.228       R2C9A.F0 to      142.PADDO sinGen_c
DOPAD_DEL   ---     1.084      142.PADDO to        142.PAD sinGen
                  --------
                    2.285   (57.7% logic, 42.3% route), 3 logic levels.


Passed:  The following path meets requirements by 3.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM1/PWMOut_15  (from osc_clk +)
   Destination:    Port       Pad            PWMOut

   Data Path Delay:     2.452ns  (49.6% logic, 50.4% route), 2 logic levels.

   Clock Path Delay:    0.605ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      0.605ns delay PLL1/PLLInst_0 to PWM1/SLICE_14 and
      2.452ns delay PWM1/SLICE_14 to PWMOut (totaling 3.057ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 3.057ns

 Physical Path Details:

      Clock path PLL1/PLLInst_0 to PWM1/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.605     LPLL.CLKOP to     R6C25B.CLK osc_clk
                  --------
                    0.605   (0.0% logic, 100.0% route), 0 logic levels.

      Data path PWM1/SLICE_14 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C25B.CLK to      R6C25B.Q1 PWM1/SLICE_14 (from osc_clk)
ROUTE         1     1.235      R6C25B.Q1 to       43.PADDO PWMOut_c
DOPAD_DEL   ---     1.084       43.PADDO to         43.PAD PWMOut
                  --------
                    2.452   (49.6% logic, 50.4% route), 2 logic levels.

Report:    2.009ns is the maximum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 80.000000 MHz ; |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ;                      |     0.000 ns|     2.009 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_tx1/UartClk[2]   Source: uart_tx1/SLICE_35.Q1   Loads: 48
   No transfer within this clock domain is found

Clock Domain: osc_clk   Source: PLL1/PLLInst_0.CLKOP   Loads: 1359
   Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;

   Data transfers from:
   Clock Domain: uart_tx1/UartClk[2]   Source: uart_tx1/SLICE_35.Q1
      Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2203.Q0
      Covered under: FREQUENCY NET "osc_clk" 80.000000 MHz ;   Transfers: 10

Clock Domain: XIn_c   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_2203.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1540544 paths, 2 nets, and 14397 connections (85.78% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 15973953 (setup), 0 (hold)
Cumulative negative slack: 15973953 (15973953+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

