

================================================================
== Vitis HLS Report for 'Row_Wise_Synch'
================================================================
* Date:           Thu Oct 13 07:49:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        5|   204293|  25.000 ns|  1.021 ms|    5|  204293|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152  |Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5  |        2|       34|  10.000 ns|  0.170 us|    2|   34|       no|
        |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161  |Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        2|      226|  10.000 ns|  1.130 us|    2|  226|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3  |        0|   204288|  10 ~ 266|          -|          -|  0 ~ 768|        no|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     307|    -|
|FIFO             |        7|     -|     163|      63|    -|
|Instance         |        -|     1|     277|     545|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     223|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        7|     2|     713|    1138|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152  |Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5  |        0|   0|   19|  112|    0|
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161  |Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        0|   0|   93|  304|    0|
    |mul_32ns_8ns_40_2_1_U243                                              |mul_32ns_8ns_40_2_1                                        |        0|   1|  165|   49|    0|
    |mul_8ns_8ns_16_1_1_U242                                               |mul_8ns_8ns_16_1_1                                         |        0|   0|    0|   40|    0|
    |mul_8ns_8ns_16_1_1_U244                                               |mul_8ns_8ns_16_1_1                                         |        0|   0|    0|   40|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                           |        0|   1|  277|  545|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U245  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Row_Buffer_fifo_U  |        7|  163|   0|    -|  2560|   32|    81920|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |        7|  163|   0|    0|  2560|   32|    81920|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1057_1_fu_340_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln1057_fu_403_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln325_fu_383_p2        |         +|   0|  0|  15|           8|           1|
    |pny_5_fu_377_p2            |         +|   0|  0|  15|           8|           1|
    |sub_i_i_fu_285_p2          |         +|   0|  0|  16|           9|           2|
    |sub_ln319_fu_260_p2        |         -|   0|  0|  16|           9|           9|
    |cmp_fu_320_p2              |      icmp|   0|  0|  11|           8|           1|
    |cmp_i_i_fu_330_p2          |      icmp|   0|  0|  11|           9|           9|
    |cmp_i_i_mid130_fu_303_p2   |      icmp|   0|  0|  11|           9|           1|
    |cmp_i_i_mid1_fu_457_p2     |      icmp|   0|  0|  11|           9|           9|
    |cmp_mid1_fu_441_p2         |      icmp|   0|  0|  11|           8|           1|
    |empty_171_fu_246_p2        |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_6_fu_335_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1057_7_fu_352_p2    |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1057_8_fu_365_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1057_fu_309_p2      |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |or_ln317_fu_432_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln325_fu_389_p2         |        or|   0|  0|   2|           1|           1|
    |pnx_3_fu_395_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln1057_3_fu_409_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln1057_fu_469_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln317_1_fu_436_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_2_fu_370_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_3_fu_446_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_4_fu_462_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln317_fu_357_p3     |    select|   0|  0|   8|           1|           1|
    |smax2_fu_250_p3            |    select|   0|  0|   8|           1|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 307|         209|         127|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Row_Buffer_read          |   9|          2|    1|          2|
    |Row_Buffer_write         |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |c_fft_row_op_st_read     |   9|          2|    1|          2|
    |c_row_op_st_din          |   9|          2|   32|         64|
    |c_row_op_st_write        |  14|          3|    1|          3|
    |ctrl1_reg_blk_n          |   9|          2|    1|          2|
    |ctrl1_reg_c18_blk_n      |   9|          2|    1|          2|
    |ctrl2_reg_blk_n          |   9|          2|    1|          2|
    |ctrl2_reg_c23_blk_n      |   9|          2|    1|          2|
    |indvar_flatten16_fu_98   |   9|          2|   16|         32|
    |indvar_flatten34_fu_102  |   9|          2|   32|         64|
    |layer1_reg_blk_n         |   9|          2|    1|          2|
    |layer1_reg_c28_blk_n     |   9|          2|    1|          2|
    |pnx_fu_90                |   9|          2|    8|         16|
    |pny_fu_94                |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 223|         47|  109|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  11|   0|   11|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |bound13_reg_555                                                                    |  16|   0|   16|          0|
    |bound21_reg_601                                                                    |  32|   0|   32|          0|
    |bound5_reg_596                                                                     |  40|   0|   40|          0|
    |bound_reg_591                                                                      |  16|   0|   16|          0|
    |cmp_i_i_mid130_reg_606                                                             |   1|   0|    1|          0|
    |cmp_i_i_reg_621                                                                    |   1|   0|    1|          0|
    |cmp_reg_616                                                                        |   1|   0|    1|          0|
    |empty_168_reg_519                                                                  |  16|   0|   16|          0|
    |empty_169_reg_524                                                                  |   8|   0|    8|          0|
    |empty_170_reg_541                                                                  |   8|   0|    8|          0|
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1057_7_reg_629                                                              |   1|   0|    1|          0|
    |icmp_ln1057_reg_611                                                                |   1|   0|    1|          0|
    |indvar_flatten16_fu_98                                                             |  16|   0|   16|          0|
    |indvar_flatten34_fu_102                                                            |  32|   0|   32|          0|
    |pnx_fu_90                                                                          |   8|   0|    8|          0|
    |pny_5_reg_647                                                                      |   8|   0|    8|          0|
    |pny_fu_94                                                                          |   8|   0|    8|          0|
    |select_ln317_2_reg_640                                                             |   1|   0|    1|          0|
    |select_ln317_3_reg_654                                                             |   1|   0|    1|          0|
    |select_ln317_4_reg_659                                                             |   1|   0|    1|          0|
    |select_ln317_reg_635                                                               |   8|   0|    8|          0|
    |start_once_reg                                                                     |   1|   0|    1|          0|
    |sub_i_i_reg_585                                                                    |   9|   0|    9|          0|
    |sub_ln319_reg_570                                                                  |   9|   0|    9|          0|
    |tmp_s_reg_550                                                                      |   8|   0|    8|          0|
    |y_reg_532                                                                          |   8|   0|    8|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 273|   0|  273|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|   Row_Wise_Synch|  return value|
|c_fft_row_op_st_dout     |   in|   32|     ap_fifo|  c_fft_row_op_st|       pointer|
|c_fft_row_op_st_empty_n  |   in|    1|     ap_fifo|  c_fft_row_op_st|       pointer|
|c_fft_row_op_st_read     |  out|    1|     ap_fifo|  c_fft_row_op_st|       pointer|
|c_row_op_st_din          |  out|   32|     ap_fifo|      c_row_op_st|       pointer|
|c_row_op_st_full_n       |   in|    1|     ap_fifo|      c_row_op_st|       pointer|
|c_row_op_st_write        |  out|    1|     ap_fifo|      c_row_op_st|       pointer|
|ctrl1_reg_dout           |   in|   32|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_empty_n        |   in|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl1_reg_read           |  out|    1|     ap_fifo|        ctrl1_reg|       pointer|
|ctrl2_reg_dout           |   in|   32|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_empty_n        |   in|    1|     ap_fifo|        ctrl2_reg|       pointer|
|ctrl2_reg_read           |  out|    1|     ap_fifo|        ctrl2_reg|       pointer|
|layer1_reg_dout          |   in|   32|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_empty_n       |   in|    1|     ap_fifo|       layer1_reg|       pointer|
|layer1_reg_read          |  out|    1|     ap_fifo|       layer1_reg|       pointer|
|ctrl1_reg_c18_din        |  out|   32|     ap_fifo|    ctrl1_reg_c18|       pointer|
|ctrl1_reg_c18_full_n     |   in|    1|     ap_fifo|    ctrl1_reg_c18|       pointer|
|ctrl1_reg_c18_write      |  out|    1|     ap_fifo|    ctrl1_reg_c18|       pointer|
|ctrl2_reg_c23_din        |  out|   32|     ap_fifo|    ctrl2_reg_c23|       pointer|
|ctrl2_reg_c23_full_n     |   in|    1|     ap_fifo|    ctrl2_reg_c23|       pointer|
|ctrl2_reg_c23_write      |  out|    1|     ap_fifo|    ctrl2_reg_c23|       pointer|
|layer1_reg_c28_din       |  out|   32|     ap_fifo|   layer1_reg_c28|       pointer|
|layer1_reg_c28_full_n    |   in|    1|     ap_fifo|   layer1_reg_c28|       pointer|
|layer1_reg_c28_write     |  out|    1|     ap_fifo|   layer1_reg_c28|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pnx = alloca i32 1"   --->   Operation 12 'alloca' 'pnx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pny = alloca i32 1"   --->   Operation 13 'alloca' 'pny' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 16 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c28, i32 %layer1_reg_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 18 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c23, i32 %ctrl2_reg_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 20 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c18, i32 %ctrl1_reg_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Row_Buffer = alloca i64 1" [src/main.cpp:315]   --->   Operation 22 'alloca' 'Row_Buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2560> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_168 = trunc i32 %layer1_reg_read"   --->   Operation 23 'trunc' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_169 = trunc i32 %ctrl2_reg_read"   --->   Operation 24 'trunc' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 16, i32 23"   --->   Operation 25 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_170 = trunc i32 %ctrl1_reg_read"   --->   Operation 26 'trunc' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31"   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln319 = store i32 0, i32 %indvar_flatten34" [src/main.cpp:319]   --->   Operation 28 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln319 = store i16 0, i16 %indvar_flatten16" [src/main.cpp:319]   --->   Operation 29 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln319 = store i8 0, i8 %pny" [src/main.cpp:319]   --->   Operation 30 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln319 = store i8 0, i8 %pnx" [src/main.cpp:319]   --->   Operation 31 'store' 'store_ln319' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cast11 = zext i8 %empty_169"   --->   Operation 32 'zext' 'cast11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.17ns)   --->   "%bound13 = mul i16 %cast11, i16 %cast11"   --->   Operation 33 'mul' 'bound13' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cast19 = zext i16 %empty_168"   --->   Operation 34 'zext' 'cast19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cast20 = zext i16 %bound13"   --->   Operation 35 'zext' 'cast20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [4/4] (0.69ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 36 'mul' 'bound21' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln319)   --->   "%tmp_cast = zext i8 %y"   --->   Operation 37 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.85ns)   --->   "%empty_171 = icmp_ugt  i8 %y, i8 %empty_170"   --->   Operation 38 'icmp' 'empty_171' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln319)   --->   "%smax2 = select i1 %empty_171, i8 %y, i8 %empty_170"   --->   Operation 39 'select' 'smax2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln319)   --->   "%zext_ln319 = zext i8 %smax2" [src/main.cpp:319]   --->   Operation 40 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.90ns) (out node of the LUT)   --->   "%sub_ln319 = sub i9 %zext_ln319, i9 %tmp_cast" [src/main.cpp:319]   --->   Operation 41 'sub' 'sub_ln319' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [3/4] (0.69ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 42 'mul' 'bound21' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.96>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%cast3_cast = sext i9 %sub_ln319" [src/main.cpp:319]   --->   Operation 43 'sext' 'cast3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%cast3_cast_cast = zext i32 %cast3_cast" [src/main.cpp:319]   --->   Operation 44 'zext' 'cast3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%cast4 = zext i8 %empty_170"   --->   Operation 45 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.96ns)   --->   "%bound5 = mul i40 %cast3_cast_cast, i40 %cast4" [src/main.cpp:319]   --->   Operation 46 'mul' 'bound5' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [2/4] (0.69ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 47 'mul' 'bound21' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.96>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Row_Buffer_str, i32 1, void @p_str, void @p_str, i32 2560, i32 2560, i32 %Row_Buffer, i32 %Row_Buffer"   --->   Operation 56 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Row_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_cast = zext i8 %empty_169"   --->   Operation 58 'zext' 'ctrl2_reg_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.90ns)   --->   "%sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511"   --->   Operation 59 'add' 'sub_i_i' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%cast = zext i8 %y"   --->   Operation 60 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %empty_170"   --->   Operation 61 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast1"   --->   Operation 62 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/2] (2.96ns)   --->   "%bound5 = mul i40 %cast3_cast_cast, i40 %cast4" [src/main.cpp:319]   --->   Operation 63 'mul' 'bound5' <Predicate = true> <Delay = 2.96> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound21 = mul i32 %cast19, i32 %cast20"   --->   Operation 64 'mul' 'bound21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.85ns)   --->   "%cmp_i_i_mid130 = icmp_eq  i9 %sub_i_i, i9 0"   --->   Operation 65 'icmp' 'cmp_i_i_mid130' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %empty_169, i8 0"   --->   Operation 66 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln319 = br void" [src/main.cpp:319]   --->   Operation 67 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%pny_3 = load i8 %pny"   --->   Operation 68 'load' 'pny_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i32 %indvar_flatten34"   --->   Operation 69 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.85ns)   --->   "%cmp = icmp_eq  i8 %pny_3, i8 0"   --->   Operation 70 'icmp' 'cmp' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%pny_cast = zext i8 %pny_3"   --->   Operation 71 'zext' 'pny_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.85ns)   --->   "%cmp_i_i = icmp_eq  i9 %pny_cast, i9 %sub_i_i"   --->   Operation 72 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.11ns)   --->   "%icmp_ln1057_6 = icmp_eq  i32 %indvar_flatten34_load, i32 %bound21"   --->   Operation 73 'icmp' 'icmp_ln1057_6' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.20ns)   --->   "%add_ln1057_1 = add i32 %indvar_flatten34_load, i32 1"   --->   Operation 74 'add' 'add_ln1057_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057_6, void %._crit_edge137.loopexit, void %._crit_edge146.loopexit"   --->   Operation 75 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%pnx_load = load i8 %pnx" [src/main.cpp:325]   --->   Operation 76 'load' 'pnx_load' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i16 %indvar_flatten16"   --->   Operation 77 'load' 'indvar_flatten16_load' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.86ns)   --->   "%icmp_ln1057_7 = icmp_eq  i16 %indvar_flatten16_load, i16 %bound13"   --->   Operation 78 'icmp' 'icmp_ln1057_7' <Predicate = (!icmp_ln1057_6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.44ns)   --->   "%select_ln317 = select i1 %icmp_ln1057_7, i8 0, i8 %pny_3" [src/main.cpp:317]   --->   Operation 79 'select' 'select_ln317' <Predicate = (!icmp_ln1057_6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.85ns)   --->   "%icmp_ln1057_8 = icmp_eq  i8 %pnx_load, i8 %empty_169"   --->   Operation 80 'icmp' 'icmp_ln1057_8' <Predicate = (!icmp_ln1057_6)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.26ns)   --->   "%select_ln317_2 = select i1 %icmp_ln1057_7, i1 %icmp_ln1057, i1 %icmp_ln1057_8" [src/main.cpp:317]   --->   Operation 81 'select' 'select_ln317_2' <Predicate = (!icmp_ln1057_6)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.90ns)   --->   "%pny_5 = add i8 %select_ln317, i8 1" [src/main.cpp:322]   --->   Operation 82 'add' 'pny_5' <Predicate = (!icmp_ln1057_6)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_172 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_172' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.90ns)   --->   "%add_ln325 = add i8 %pnx_load, i8 1" [src/main.cpp:325]   --->   Operation 84 'add' 'add_ln325' <Predicate = (!icmp_ln1057_6)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node pnx_3)   --->   "%or_ln325 = or i1 %select_ln317_2, i1 %icmp_ln1057_7" [src/main.cpp:325]   --->   Operation 85 'or' 'or_ln325' <Predicate = (!icmp_ln1057_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%pnx_3 = select i1 %or_ln325, i8 1, i8 %add_ln325" [src/main.cpp:325]   --->   Operation 86 'select' 'pnx_3' <Predicate = (!icmp_ln1057_6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.01ns)   --->   "%add_ln1057 = add i16 %indvar_flatten16_load, i16 1"   --->   Operation 87 'add' 'add_ln1057' <Predicate = (!icmp_ln1057_6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.42ns)   --->   "%select_ln1057_3 = select i1 %icmp_ln1057_7, i16 1, i16 %add_ln1057"   --->   Operation 88 'select' 'select_ln1057_3' <Predicate = (!icmp_ln1057_6)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln1057 = store i32 %add_ln1057_1, i32 %indvar_flatten34"   --->   Operation 89 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_6)> <Delay = 0.48>
ST_6 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %select_ln1057_3, i16 %indvar_flatten16"   --->   Operation 90 'store' 'store_ln1057' <Predicate = (!icmp_ln1057_6)> <Delay = 0.48>
ST_6 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln325 = store i8 %pnx_3, i8 %pnx" [src/main.cpp:325]   --->   Operation 91 'store' 'store_ln325' <Predicate = (!icmp_ln1057_6)> <Delay = 0.48>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln359 = ret" [src/main.cpp:359]   --->   Operation 92 'ret' 'ret_ln359' <Predicate = (icmp_ln1057_6)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.54>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_3)   --->   "%or_ln317 = or i1 %icmp_ln1057_7, i1 %cmp" [src/main.cpp:317]   --->   Operation 93 'or' 'or_ln317' <Predicate = (!select_ln317_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_4)   --->   "%select_ln317_1 = select i1 %icmp_ln1057_7, i1 %cmp_i_i_mid130, i1 %cmp_i_i" [src/main.cpp:317]   --->   Operation 94 'select' 'select_ln317_1' <Predicate = (!select_ln317_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.85ns)   --->   "%cmp_mid1 = icmp_eq  i8 %pny_5, i8 0" [src/main.cpp:322]   --->   Operation 95 'icmp' 'cmp_mid1' <Predicate = (select_ln317_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln317_3 = select i1 %select_ln317_2, i1 %cmp_mid1, i1 %or_ln317" [src/main.cpp:317]   --->   Operation 96 'select' 'select_ln317_3' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%pny_cast_mid1 = zext i8 %pny_5" [src/main.cpp:322]   --->   Operation 97 'zext' 'pny_cast_mid1' <Predicate = (select_ln317_2)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.85ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i9 %pny_cast_mid1, i9 %sub_i_i" [src/main.cpp:322]   --->   Operation 98 'icmp' 'cmp_i_i_mid1' <Predicate = (select_ln317_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln317_4 = select i1 %select_ln317_2, i1 %cmp_i_i_mid1, i1 %select_ln317_1" [src/main.cpp:317]   --->   Operation 99 'select' 'select_ln317_4' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.44ns)   --->   "%select_ln1057 = select i1 %select_ln317_2, i8 %pny_5, i8 %select_ln317"   --->   Operation 100 'select' 'select_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 101 [2/2] (1.35ns)   --->   "%call_ln317 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, i16 %bound, i32 %c_row_op_st, i1 %select_ln317_3, i32 %Row_Buffer" [src/main.cpp:317]   --->   Operation 101 'call' 'call_ln317' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln1057 = store i8 %select_ln1057, i8 %pny"   --->   Operation 102 'store' 'store_ln1057' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln317 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, i16 %bound, i32 %c_row_op_st, i1 %select_ln317_3, i32 %Row_Buffer" [src/main.cpp:317]   --->   Operation 103 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_173 = wait i32 @_ssdm_op_Wait"   --->   Operation 104 'wait' 'empty_173' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.48>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%empty_174 = wait i32 @_ssdm_op_Wait"   --->   Operation 105 'wait' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (0.48ns)   --->   "%call_ln319 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7, i8 %y, i40 %bound5, i8 %tmp_s, i8 %empty_170, i1 %select_ln317_4, i32 %c_fft_row_op_st, i32 %c_row_op_st, i32 %Row_Buffer" [src/main.cpp:319]   --->   Operation 106 'call' 'call_ln319' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 768, i64 64"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_322_2_VITIS_LOOP_325_3_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/main.cpp:317]   --->   Operation 110 'specloopname' 'specloopname_ln317' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln319 = call void @Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7, i8 %y, i40 %bound5, i8 %tmp_s, i8 %empty_170, i1 %select_ln317_4, i32 %c_fft_row_op_st, i32 %c_row_op_st, i32 %Row_Buffer" [src/main.cpp:319]   --->   Operation 111 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_fft_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg_c18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg_c23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg_c28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pnx                      (alloca           ) [ 011111111111]
pny                      (alloca           ) [ 011111111111]
indvar_flatten16         (alloca           ) [ 011111111111]
indvar_flatten34         (alloca           ) [ 011111111111]
layer1_reg_read          (read             ) [ 000000000000]
write_ln0                (write            ) [ 000000000000]
ctrl2_reg_read           (read             ) [ 000000000000]
write_ln0                (write            ) [ 000000000000]
ctrl1_reg_read           (read             ) [ 000000000000]
write_ln0                (write            ) [ 000000000000]
Row_Buffer               (alloca           ) [ 001111111111]
empty_168                (trunc            ) [ 001000000000]
empty_169                (trunc            ) [ 001111111111]
y                        (partselect       ) [ 001111111111]
empty_170                (trunc            ) [ 001111111111]
tmp_s                    (partselect       ) [ 001111111111]
store_ln319              (store            ) [ 000000000000]
store_ln319              (store            ) [ 000000000000]
store_ln319              (store            ) [ 000000000000]
store_ln319              (store            ) [ 000000000000]
cast11                   (zext             ) [ 000000000000]
bound13                  (mul              ) [ 000111111111]
cast19                   (zext             ) [ 000111000000]
cast20                   (zext             ) [ 000111000000]
tmp_cast                 (zext             ) [ 000000000000]
empty_171                (icmp             ) [ 000000000000]
smax2                    (select           ) [ 000000000000]
zext_ln319               (zext             ) [ 000000000000]
sub_ln319                (sub              ) [ 000010000000]
cast3_cast               (sext             ) [ 000000000000]
cast3_cast_cast          (zext             ) [ 000001000000]
cast4                    (zext             ) [ 000001000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
empty                    (specchannel      ) [ 000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000]
ctrl2_reg_load_cast_cast (zext             ) [ 000000000000]
sub_i_i                  (add              ) [ 000000111111]
cast                     (zext             ) [ 000000000000]
cast1                    (zext             ) [ 000000000000]
bound                    (mul              ) [ 000000111111]
bound5                   (mul              ) [ 000000111111]
bound21                  (mul              ) [ 000000111111]
cmp_i_i_mid130           (icmp             ) [ 000000111111]
icmp_ln1057              (icmp             ) [ 000000111111]
br_ln319                 (br               ) [ 000000000000]
pny_3                    (load             ) [ 000000000000]
indvar_flatten34_load    (load             ) [ 000000000000]
cmp                      (icmp             ) [ 000000010000]
pny_cast                 (zext             ) [ 000000000000]
cmp_i_i                  (icmp             ) [ 000000010000]
icmp_ln1057_6            (icmp             ) [ 000000111111]
add_ln1057_1             (add              ) [ 000000000000]
br_ln1057                (br               ) [ 000000000000]
pnx_load                 (load             ) [ 000000000000]
indvar_flatten16_load    (load             ) [ 000000000000]
icmp_ln1057_7            (icmp             ) [ 000000010000]
select_ln317             (select           ) [ 000000010000]
icmp_ln1057_8            (icmp             ) [ 000000000000]
select_ln317_2           (select           ) [ 000000010000]
pny_5                    (add              ) [ 000000010000]
empty_172                (wait             ) [ 000000000000]
add_ln325                (add              ) [ 000000000000]
or_ln325                 (or               ) [ 000000000000]
pnx_3                    (select           ) [ 000000000000]
add_ln1057               (add              ) [ 000000000000]
select_ln1057_3          (select           ) [ 000000000000]
store_ln1057             (store            ) [ 000000000000]
store_ln1057             (store            ) [ 000000000000]
store_ln325              (store            ) [ 000000000000]
ret_ln359                (ret              ) [ 000000000000]
or_ln317                 (or               ) [ 000000000000]
select_ln317_1           (select           ) [ 000000000000]
cmp_mid1                 (icmp             ) [ 000000000000]
select_ln317_3           (select           ) [ 000000001000]
pny_cast_mid1            (zext             ) [ 000000000000]
cmp_i_i_mid1             (icmp             ) [ 000000000000]
select_ln317_4           (select           ) [ 000000001111]
select_ln1057            (select           ) [ 000000000000]
store_ln1057             (store            ) [ 000000000000]
call_ln317               (call             ) [ 000000000000]
empty_173                (wait             ) [ 000000000000]
empty_174                (wait             ) [ 000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000]
specloopname_ln317       (specloopname     ) [ 000000000000]
call_ln319               (call             ) [ 000000000000]
br_ln0                   (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_fft_row_op_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_row_op_st">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl1_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl2_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl1_reg_c18">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_c18"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctrl2_reg_c23">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_c23"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_reg_c28">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg_c28"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Buffer_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_322_2_VITIS_LOOP_325_3_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="pnx_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pnx/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pny_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pny/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten16_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten34_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Row_Buffer_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Row_Buffer/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="layer1_reg_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ctrl2_reg_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ctrl1_reg_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="6"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln317/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="9"/>
<pin id="164" dir="0" index="2" bw="40" slack="5"/>
<pin id="165" dir="0" index="3" bw="8" slack="9"/>
<pin id="166" dir="0" index="4" bw="8" slack="9"/>
<pin id="167" dir="0" index="5" bw="1" slack="3"/>
<pin id="168" dir="0" index="6" bw="32" slack="0"/>
<pin id="169" dir="0" index="7" bw="32" slack="0"/>
<pin id="170" dir="0" index="8" bw="32" slack="9"/>
<pin id="171" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln319/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_168_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_168/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="empty_169_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_169/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="y_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="empty_170_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_170/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln319_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln319_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln319_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln319_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="cast11_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast11/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bound13_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound13/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cast19_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast19/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="cast20_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast20/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_171_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="2"/>
<pin id="248" dir="0" index="1" bw="8" slack="2"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_171/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="smax2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="2"/>
<pin id="253" dir="0" index="2" bw="8" slack="2"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln319_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sub_ln319_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln319/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cast3_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cast3_cast/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="cast3_cast_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3_cast_cast/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="cast4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="3"/>
<pin id="275" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="40" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound5/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ctrl2_reg_load_cast_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="4"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctrl2_reg_load_cast_cast/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_i_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="4"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="cast1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="4"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bound_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="cmp_i_i_mid130_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid130/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1057_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="4"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pny_3_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="5"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pny_3/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten34_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="5"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="cmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="pny_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pny_cast/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cmp_i_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="1"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln1057_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_6/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln1057_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057_1/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="pnx_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="5"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pnx_load/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvar_flatten16_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="5"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln1057_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="4"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_7/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln317_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln1057_8_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="5"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_8/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln317_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="1"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_2/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="pny_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pny_5/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln325_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln325/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln325_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln325/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="pnx_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pnx_3/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln1057_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln1057_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="0" index="2" bw="16" slack="0"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057_3/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln1057_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="5"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln1057_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="5"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln325_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="5"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln317_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln317_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="2"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_1/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="cmp_mid1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_mid1/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln317_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_3/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="pny_cast_mid1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="1"/>
<pin id="456" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pny_cast_mid1/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="cmp_i_i_mid1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="2"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln317_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_4/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln1057_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="8" slack="1"/>
<pin id="472" dir="0" index="2" bw="8" slack="1"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln1057_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="6"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/7 "/>
</bind>
</comp>

<comp id="479" class="1007" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound21/2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="pnx_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pnx "/>
</bind>
</comp>

<comp id="492" class="1005" name="pny_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pny "/>
</bind>
</comp>

<comp id="499" class="1005" name="indvar_flatten16_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="506" class="1005" name="indvar_flatten34_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="513" class="1005" name="Row_Buffer_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="4"/>
<pin id="515" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="Row_Buffer "/>
</bind>
</comp>

<comp id="519" class="1005" name="empty_168_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_168 "/>
</bind>
</comp>

<comp id="524" class="1005" name="empty_169_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_169 "/>
</bind>
</comp>

<comp id="532" class="1005" name="y_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="2"/>
<pin id="534" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="541" class="1005" name="empty_170_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="2"/>
<pin id="543" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_170 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="9"/>
<pin id="552" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="555" class="1005" name="bound13_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="4"/>
<pin id="557" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="bound13 "/>
</bind>
</comp>

<comp id="560" class="1005" name="cast19_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast19 "/>
</bind>
</comp>

<comp id="565" class="1005" name="cast20_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast20 "/>
</bind>
</comp>

<comp id="570" class="1005" name="sub_ln319_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="1"/>
<pin id="572" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln319 "/>
</bind>
</comp>

<comp id="575" class="1005" name="cast3_cast_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="40" slack="1"/>
<pin id="577" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="cast3_cast_cast "/>
</bind>
</comp>

<comp id="580" class="1005" name="cast4_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="40" slack="1"/>
<pin id="582" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="cast4 "/>
</bind>
</comp>

<comp id="585" class="1005" name="sub_i_i_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="1"/>
<pin id="587" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="591" class="1005" name="bound_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="2"/>
<pin id="593" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="596" class="1005" name="bound5_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="40" slack="5"/>
<pin id="598" dir="1" index="1" bw="40" slack="5"/>
</pin_list>
<bind>
<opset="bound5 "/>
</bind>
</comp>

<comp id="601" class="1005" name="bound21_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound21 "/>
</bind>
</comp>

<comp id="606" class="1005" name="cmp_i_i_mid130_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i_i_mid130 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln1057_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="616" class="1005" name="cmp_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp "/>
</bind>
</comp>

<comp id="621" class="1005" name="cmp_i_i_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln1057_7_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1057_7 "/>
</bind>
</comp>

<comp id="635" class="1005" name="select_ln317_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln317 "/>
</bind>
</comp>

<comp id="640" class="1005" name="select_ln317_2_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln317_2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="pny_5_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pny_5 "/>
</bind>
</comp>

<comp id="654" class="1005" name="select_ln317_3_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln317_3 "/>
</bind>
</comp>

<comp id="659" class="1005" name="select_ln317_4_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="3"/>
<pin id="661" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="select_ln317_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="161" pin=7"/></net>

<net id="178"><net_src comp="110" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="124" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="138" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="138" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="138" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="250" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="243" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="269" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="285" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="314" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="317" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="317" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="314" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="346" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="352" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="357" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="346" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="370" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="352" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="383" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="349" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="352" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="340" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="409" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="395" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="432" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="152" pin=3"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="436" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="478"><net_src comp="469" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="236" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="239" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="90" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="495"><net_src comp="94" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="502"><net_src comp="98" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="509"><net_src comp="102" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="516"><net_src comp="106" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="161" pin=8"/></net>

<net id="522"><net_src comp="175" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="527"><net_src comp="179" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="535"><net_src comp="183" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="544"><net_src comp="193" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="553"><net_src comp="197" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="558"><net_src comp="230" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="563"><net_src comp="236" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="568"><net_src comp="239" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="573"><net_src comp="260" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="578"><net_src comp="269" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="583"><net_src comp="273" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="588"><net_src comp="285" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="594"><net_src comp="297" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="599"><net_src comp="276" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="604"><net_src comp="479" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="609"><net_src comp="303" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="614"><net_src comp="309" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="619"><net_src comp="320" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="624"><net_src comp="330" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="632"><net_src comp="352" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="638"><net_src comp="357" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="643"><net_src comp="370" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="650"><net_src comp="377" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="657"><net_src comp="446" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="662"><net_src comp="462" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="161" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_row_op_st | {7 8 10 11 }
	Port: ctrl1_reg_c18 | {1 }
	Port: ctrl2_reg_c23 | {1 }
	Port: layer1_reg_c28 | {1 }
 - Input state : 
	Port: Row_Wise_Synch : c_fft_row_op_st | {10 11 }
	Port: Row_Wise_Synch : ctrl1_reg | {1 }
	Port: Row_Wise_Synch : ctrl2_reg | {1 }
	Port: Row_Wise_Synch : layer1_reg | {1 }
  - Chain level:
	State 1
		store_ln319 : 1
		store_ln319 : 1
		store_ln319 : 1
		store_ln319 : 1
	State 2
		bound13 : 1
		cast20 : 2
		bound21 : 3
	State 3
		smax2 : 1
		zext_ln319 : 2
		sub_ln319 : 3
	State 4
		cast3_cast_cast : 1
		bound5 : 2
	State 5
		sub_i_i : 1
		bound : 1
		cmp_i_i_mid130 : 2
	State 6
		cmp : 1
		pny_cast : 1
		cmp_i_i : 2
		icmp_ln1057_6 : 1
		add_ln1057_1 : 1
		br_ln1057 : 2
		icmp_ln1057_7 : 1
		select_ln317 : 2
		icmp_ln1057_8 : 1
		select_ln317_2 : 2
		pny_5 : 3
		add_ln325 : 1
		or_ln325 : 3
		pnx_3 : 3
		add_ln1057 : 1
		select_ln1057_3 : 2
		store_ln1057 : 2
		store_ln1057 : 3
		store_ln325 : 4
	State 7
		select_ln317_3 : 1
		cmp_i_i_mid1 : 1
		select_ln317_4 : 2
		call_ln317 : 2
		store_ln1057 : 1
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152 |    0    |  0.489  |    17   |    45   |
|          | grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161 |    0    |    0    |   162   |   217   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            bound13_fu_230                            |    0    |    0    |    0    |    40   |
|    mul   |                              grp_fu_276                              |    1    |    0    |   165   |    49   |
|          |                             bound_fu_297                             |    0    |    0    |    0    |    40   |
|          |                              grp_fu_479                              |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_171_fu_246                           |    0    |    0    |    0    |    11   |
|          |                         cmp_i_i_mid130_fu_303                        |    0    |    0    |    0    |    11   |
|          |                          icmp_ln1057_fu_309                          |    0    |    0    |    0    |    11   |
|          |                              cmp_fu_320                              |    0    |    0    |    0    |    11   |
|   icmp   |                            cmp_i_i_fu_330                            |    0    |    0    |    0    |    11   |
|          |                         icmp_ln1057_6_fu_335                         |    0    |    0    |    0    |    20   |
|          |                         icmp_ln1057_7_fu_352                         |    0    |    0    |    0    |    13   |
|          |                         icmp_ln1057_8_fu_365                         |    0    |    0    |    0    |    11   |
|          |                            cmp_mid1_fu_441                           |    0    |    0    |    0    |    11   |
|          |                          cmp_i_i_mid1_fu_457                         |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_i_i_fu_285                            |    0    |    0    |    0    |    15   |
|          |                          add_ln1057_1_fu_340                         |    0    |    0    |    0    |    39   |
|    add   |                             pny_5_fu_377                             |    0    |    0    |    0    |    15   |
|          |                           add_ln325_fu_383                           |    0    |    0    |    0    |    15   |
|          |                           add_ln1057_fu_403                          |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             smax2_fu_250                             |    0    |    0    |    0    |    8    |
|          |                          select_ln317_fu_357                         |    0    |    0    |    0    |    8    |
|          |                         select_ln317_2_fu_370                        |    0    |    0    |    0    |    2    |
|          |                             pnx_3_fu_395                             |    0    |    0    |    0    |    8    |
|  select  |                        select_ln1057_3_fu_409                        |    0    |    0    |    0    |    16   |
|          |                         select_ln317_1_fu_436                        |    0    |    0    |    0    |    2    |
|          |                         select_ln317_3_fu_446                        |    0    |    0    |    0    |    2    |
|          |                         select_ln317_4_fu_462                        |    0    |    0    |    0    |    2    |
|          |                         select_ln1057_fu_469                         |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           sub_ln319_fu_260                           |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                            or_ln325_fu_389                           |    0    |    0    |    0    |    2    |
|          |                            or_ln317_fu_432                           |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      layer1_reg_read_read_fu_110                     |    0    |    0    |    0    |    0    |
|   read   |                      ctrl2_reg_read_read_fu_124                      |    0    |    0    |    0    |    0    |
|          |                      ctrl1_reg_read_read_fu_138                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        write_ln0_write_fu_116                        |    0    |    0    |    0    |    0    |
|   write  |                        write_ln0_write_fu_130                        |    0    |    0    |    0    |    0    |
|          |                        write_ln0_write_fu_144                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_168_fu_175                           |    0    |    0    |    0    |    0    |
|   trunc  |                           empty_169_fu_179                           |    0    |    0    |    0    |    0    |
|          |                           empty_170_fu_193                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                               y_fu_183                               |    0    |    0    |    0    |    0    |
|          |                             tmp_s_fu_197                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             cast11_fu_227                            |    0    |    0    |    0    |    0    |
|          |                             cast19_fu_236                            |    0    |    0    |    0    |    0    |
|          |                             cast20_fu_239                            |    0    |    0    |    0    |    0    |
|          |                            tmp_cast_fu_243                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln319_fu_256                          |    0    |    0    |    0    |    0    |
|   zext   |                        cast3_cast_cast_fu_269                        |    0    |    0    |    0    |    0    |
|          |                             cast4_fu_273                             |    0    |    0    |    0    |    0    |
|          |                    ctrl2_reg_load_cast_cast_fu_282                   |    0    |    0    |    0    |    0    |
|          |                              cast_fu_291                             |    0    |    0    |    0    |    0    |
|          |                             cast1_fu_294                             |    0    |    0    |    0    |    0    |
|          |                            pny_cast_fu_326                           |    0    |    0    |    0    |    0    |
|          |                         pny_cast_mid1_fu_454                         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                           cast3_cast_fu_266                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    2    |  0.489  |   344   |   694   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   Row_Buffer_reg_513   |   32   |
|     bound13_reg_555    |   16   |
|     bound21_reg_601    |   32   |
|     bound5_reg_596     |   40   |
|      bound_reg_591     |   16   |
|     cast19_reg_560     |   32   |
|     cast20_reg_565     |   32   |
| cast3_cast_cast_reg_575|   40   |
|      cast4_reg_580     |   40   |
| cmp_i_i_mid130_reg_606 |    1   |
|     cmp_i_i_reg_621    |    1   |
|       cmp_reg_616      |    1   |
|    empty_168_reg_519   |   16   |
|    empty_169_reg_524   |    8   |
|    empty_170_reg_541   |    8   |
|  icmp_ln1057_7_reg_629 |    1   |
|   icmp_ln1057_reg_611  |    1   |
|indvar_flatten16_reg_499|   16   |
|indvar_flatten34_reg_506|   32   |
|       pnx_reg_485      |    8   |
|      pny_5_reg_647     |    8   |
|       pny_reg_492      |    8   |
| select_ln317_2_reg_640 |    1   |
| select_ln317_3_reg_654 |    1   |
| select_ln317_4_reg_659 |    1   |
|  select_ln317_reg_635  |    8   |
|     sub_i_i_reg_585    |    9   |
|    sub_ln319_reg_570   |    9   |
|      tmp_s_reg_550     |    8   |
|        y_reg_532       |    8   |
+------------------------+--------+
|          Total         |   434  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152 |  p3  |   2  |   1  |    2   ||    9    |
|                              grp_fu_276                              |  p0  |   2  |  32  |   64   ||    9    |
|                              grp_fu_276                              |  p1  |   2  |   8  |   16   ||    9    |
|                              grp_fu_479                              |  p0  |   2  |  16  |   32   ||    9    |
|                              grp_fu_479                              |  p1  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Total                                |      |      |      |   146  ||  2.445  ||    45   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   344  |   694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   434  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   778  |   739  |
+-----------+--------+--------+--------+--------+
