ARM GAS  /tmp/ccQayEDN.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccQayEDN.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** 
  34:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f1xx_hal_msp.c **** 
  39:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f1xx_hal_msp.c **** 
  44:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f1xx_hal_msp.c **** 
  49:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f1xx_hal_msp.c **** 
  54:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f1xx_hal_msp.c **** /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /tmp/ccQayEDN.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  /tmp/ccQayEDN.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE63:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_ADC_MspInit:
 105              	.LVL3:
 106              	.LFB64:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 93 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 93 1 is_stmt 0 view .LVU21
 112 0000 10B5     		push	{r4, lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 4, -8
 116              		.cfi_offset 14, -4
 117 0002 86B0     		sub	sp, sp, #24
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 94 3 is_stmt 1 view .LVU22
 121              		.loc 1 94 20 is_stmt 0 view .LVU23
 122 0004 0023     		movs	r3, #0
 123 0006 0293     		str	r3, [sp, #8]
 124 0008 0393     		str	r3, [sp, #12]
 125 000a 0493     		str	r3, [sp, #16]
 126 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 127              		.loc 1 95 3 is_stmt 1 view .LVU24
 128              		.loc 1 95 10 is_stmt 0 view .LVU25
 129 000e 0268     		ldr	r2, [r0]
 130              		.loc 1 95 5 view .LVU26
 131 0010 1D4B     		ldr	r3, .L11
 132 0012 9A42     		cmp	r2, r3
 133 0014 01D0     		beq	.L9
 134              	.LVL4:
 135              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccQayEDN.s 			page 5


  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 106:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 113:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 122:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 124:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 125:Core/Src/stm32f1xx_hal_msp.c ****     }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****   }
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c **** }
 136              		.loc 1 135 1 view .LVU27
 137 0016 06B0     		add	sp, sp, #24
 138              	.LCFI4:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 8
 141              		@ sp needed
 142 0018 10BD     		pop	{r4, pc}
 143              	.LVL5:
 144              	.L9:
 145              	.LCFI5:
 146              		.cfi_restore_state
 147              		.loc 1 135 1 view .LVU28
 148 001a 0446     		mov	r4, r0
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 101 5 is_stmt 1 view .LVU29
 150              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 151              		.loc 1 101 5 view .LVU30
ARM GAS  /tmp/ccQayEDN.s 			page 6


 101:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 101 5 view .LVU31
 153 001c 03F56C43 		add	r3, r3, #60416
 154 0020 9A69     		ldr	r2, [r3, #24]
 155 0022 42F40072 		orr	r2, r2, #512
 156 0026 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 101 5 view .LVU32
 158 0028 9A69     		ldr	r2, [r3, #24]
 159 002a 02F40072 		and	r2, r2, #512
 160 002e 0092     		str	r2, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 101 5 view .LVU33
 162 0030 009A     		ldr	r2, [sp]
 163              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 101 5 view .LVU34
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 103 5 view .LVU35
 166              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 167              		.loc 1 103 5 view .LVU36
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 103 5 view .LVU37
 169 0032 9A69     		ldr	r2, [r3, #24]
 170 0034 42F00402 		orr	r2, r2, #4
 171 0038 9A61     		str	r2, [r3, #24]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 103 5 view .LVU38
 173 003a 9B69     		ldr	r3, [r3, #24]
 174 003c 03F00403 		and	r3, r3, #4
 175 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 103 5 view .LVU39
 177 0042 019B     		ldr	r3, [sp, #4]
 178              	.LBE6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 179              		.loc 1 103 5 view .LVU40
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 180              		.loc 1 108 5 view .LVU41
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 181              		.loc 1 108 25 is_stmt 0 view .LVU42
 182 0044 0323     		movs	r3, #3
 183 0046 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 109 5 is_stmt 1 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 109 26 is_stmt 0 view .LVU44
 186 0048 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 187              		.loc 1 110 5 is_stmt 1 view .LVU45
 188 004a 02A9     		add	r1, sp, #8
 189 004c 0F48     		ldr	r0, .L11+4
 190              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 191              		.loc 1 110 5 is_stmt 0 view .LVU46
 192 004e FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccQayEDN.s 			page 7


 193              	.LVL7:
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 194              		.loc 1 114 5 is_stmt 1 view .LVU47
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195              		.loc 1 114 24 is_stmt 0 view .LVU48
 196 0052 0F48     		ldr	r0, .L11+8
 197 0054 0F4B     		ldr	r3, .L11+12
 198 0056 0360     		str	r3, [r0]
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 199              		.loc 1 115 5 is_stmt 1 view .LVU49
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 200              		.loc 1 115 30 is_stmt 0 view .LVU50
 201 0058 0023     		movs	r3, #0
 202 005a 4360     		str	r3, [r0, #4]
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 203              		.loc 1 116 5 is_stmt 1 view .LVU51
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 204              		.loc 1 116 30 is_stmt 0 view .LVU52
 205 005c 8360     		str	r3, [r0, #8]
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 206              		.loc 1 117 5 is_stmt 1 view .LVU53
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 207              		.loc 1 117 27 is_stmt 0 view .LVU54
 208 005e 8022     		movs	r2, #128
 209 0060 C260     		str	r2, [r0, #12]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 210              		.loc 1 118 5 is_stmt 1 view .LVU55
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 211              		.loc 1 118 40 is_stmt 0 view .LVU56
 212 0062 4FF48072 		mov	r2, #256
 213 0066 0261     		str	r2, [r0, #16]
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 214              		.loc 1 119 5 is_stmt 1 view .LVU57
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 215              		.loc 1 119 37 is_stmt 0 view .LVU58
 216 0068 4FF48062 		mov	r2, #1024
 217 006c 4261     		str	r2, [r0, #20]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 218              		.loc 1 120 5 is_stmt 1 view .LVU59
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 219              		.loc 1 120 25 is_stmt 0 view .LVU60
 220 006e 8361     		str	r3, [r0, #24]
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 221              		.loc 1 121 5 is_stmt 1 view .LVU61
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 222              		.loc 1 121 29 is_stmt 0 view .LVU62
 223 0070 C361     		str	r3, [r0, #28]
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 224              		.loc 1 122 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 225              		.loc 1 122 9 is_stmt 0 view .LVU64
 226 0072 FFF7FEFF 		bl	HAL_DMA_Init
 227              	.LVL8:
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 228              		.loc 1 122 8 view .LVU65
 229 0076 18B9     		cbnz	r0, .L10
 230              	.L7:
ARM GAS  /tmp/ccQayEDN.s 			page 8


 127:Core/Src/stm32f1xx_hal_msp.c **** 
 231              		.loc 1 127 5 is_stmt 1 view .LVU66
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 232              		.loc 1 127 5 view .LVU67
 233 0078 054B     		ldr	r3, .L11+8
 234 007a 2362     		str	r3, [r4, #32]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 235              		.loc 1 127 5 view .LVU68
 236 007c 5C62     		str	r4, [r3, #36]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 237              		.loc 1 127 5 view .LVU69
 238              		.loc 1 135 1 is_stmt 0 view .LVU70
 239 007e CAE7     		b	.L5
 240              	.L10:
 124:Core/Src/stm32f1xx_hal_msp.c ****     }
 241              		.loc 1 124 7 is_stmt 1 view .LVU71
 242 0080 FFF7FEFF 		bl	Error_Handler
 243              	.LVL9:
 244 0084 F8E7     		b	.L7
 245              	.L12:
 246 0086 00BF     		.align	2
 247              	.L11:
 248 0088 00240140 		.word	1073816576
 249 008c 00080140 		.word	1073809408
 250 0090 00000000 		.word	hdma_adc1
 251 0094 08000240 		.word	1073872904
 252              		.cfi_endproc
 253              	.LFE64:
 255              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 256              		.align	1
 257              		.global	HAL_ADC_MspDeInit
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu softvfp
 263              	HAL_ADC_MspDeInit:
 264              	.LVL10:
 265              	.LFB65:
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** /**
 138:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 139:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 141:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f1xx_hal_msp.c **** */
 143:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 144:Core/Src/stm32f1xx_hal_msp.c **** {
 266              		.loc 1 144 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 145:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 270              		.loc 1 145 3 view .LVU73
 271              		.loc 1 145 10 is_stmt 0 view .LVU74
 272 0000 0268     		ldr	r2, [r0]
 273              		.loc 1 145 5 view .LVU75
 274 0002 094B     		ldr	r3, .L20
ARM GAS  /tmp/ccQayEDN.s 			page 9


 275 0004 9A42     		cmp	r2, r3
 276 0006 00D0     		beq	.L19
 277 0008 7047     		bx	lr
 278              	.L19:
 144:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 279              		.loc 1 144 1 view .LVU76
 280 000a 10B5     		push	{r4, lr}
 281              	.LCFI6:
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 4, -8
 284              		.cfi_offset 14, -4
 285 000c 0446     		mov	r4, r0
 146:Core/Src/stm32f1xx_hal_msp.c ****   {
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 286              		.loc 1 151 5 is_stmt 1 view .LVU77
 287 000e 074A     		ldr	r2, .L20+4
 288 0010 9369     		ldr	r3, [r2, #24]
 289 0012 23F40073 		bic	r3, r3, #512
 290 0016 9361     		str	r3, [r2, #24]
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 155:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 156:Core/Src/stm32f1xx_hal_msp.c ****     */
 157:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 291              		.loc 1 157 5 view .LVU78
 292 0018 0321     		movs	r1, #3
 293 001a 0548     		ldr	r0, .L20+8
 294              	.LVL11:
 295              		.loc 1 157 5 is_stmt 0 view .LVU79
 296 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 297              	.LVL12:
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 160:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 298              		.loc 1 160 5 is_stmt 1 view .LVU80
 299 0020 206A     		ldr	r0, [r4, #32]
 300 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 301              	.LVL13:
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 164:Core/Src/stm32f1xx_hal_msp.c ****   }
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c **** }
 302              		.loc 1 166 1 is_stmt 0 view .LVU81
 303 0026 10BD     		pop	{r4, pc}
 304              	.LVL14:
 305              	.L21:
 306              		.loc 1 166 1 view .LVU82
 307              		.align	2
 308              	.L20:
 309 0028 00240140 		.word	1073816576
ARM GAS  /tmp/ccQayEDN.s 			page 10


 310 002c 00100240 		.word	1073876992
 311 0030 00080140 		.word	1073809408
 312              		.cfi_endproc
 313              	.LFE65:
 315              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 316              		.align	1
 317              		.global	HAL_UART_MspInit
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 321              		.fpu softvfp
 323              	HAL_UART_MspInit:
 324              	.LVL15:
 325              	.LFB66:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c **** /**
 169:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 170:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 171:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 172:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f1xx_hal_msp.c **** */
 174:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 175:Core/Src/stm32f1xx_hal_msp.c **** {
 326              		.loc 1 175 1 is_stmt 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 24
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		.loc 1 175 1 is_stmt 0 view .LVU84
 331 0000 10B5     		push	{r4, lr}
 332              	.LCFI7:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 4, -8
 335              		.cfi_offset 14, -4
 336 0002 86B0     		sub	sp, sp, #24
 337              	.LCFI8:
 338              		.cfi_def_cfa_offset 32
 176:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 339              		.loc 1 176 3 is_stmt 1 view .LVU85
 340              		.loc 1 176 20 is_stmt 0 view .LVU86
 341 0004 0023     		movs	r3, #0
 342 0006 0293     		str	r3, [sp, #8]
 343 0008 0393     		str	r3, [sp, #12]
 344 000a 0493     		str	r3, [sp, #16]
 345 000c 0593     		str	r3, [sp, #20]
 177:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 346              		.loc 1 177 3 is_stmt 1 view .LVU87
 347              		.loc 1 177 11 is_stmt 0 view .LVU88
 348 000e 0268     		ldr	r2, [r0]
 349              		.loc 1 177 5 view .LVU89
 350 0010 174B     		ldr	r3, .L26
 351 0012 9A42     		cmp	r2, r3
 352 0014 01D0     		beq	.L25
 353              	.LVL16:
 354              	.L22:
 178:Core/Src/stm32f1xx_hal_msp.c ****   {
 179:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 180:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccQayEDN.s 			page 11


 181:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 182:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 187:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 188:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 189:Core/Src/stm32f1xx_hal_msp.c ****     */
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 197:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****   }
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 206:Core/Src/stm32f1xx_hal_msp.c **** }
 355              		.loc 1 206 1 view .LVU90
 356 0016 06B0     		add	sp, sp, #24
 357              	.LCFI9:
 358              		.cfi_remember_state
 359              		.cfi_def_cfa_offset 8
 360              		@ sp needed
 361 0018 10BD     		pop	{r4, pc}
 362              	.LVL17:
 363              	.L25:
 364              	.LCFI10:
 365              		.cfi_restore_state
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 366              		.loc 1 183 5 is_stmt 1 view .LVU91
 367              	.LBB7:
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 368              		.loc 1 183 5 view .LVU92
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 369              		.loc 1 183 5 view .LVU93
 370 001a 03F55843 		add	r3, r3, #55296
 371 001e 9A69     		ldr	r2, [r3, #24]
 372 0020 42F48042 		orr	r2, r2, #16384
 373 0024 9A61     		str	r2, [r3, #24]
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 374              		.loc 1 183 5 view .LVU94
 375 0026 9A69     		ldr	r2, [r3, #24]
 376 0028 02F48042 		and	r2, r2, #16384
 377 002c 0092     		str	r2, [sp]
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 378              		.loc 1 183 5 view .LVU95
 379 002e 009A     		ldr	r2, [sp]
 380              	.LBE7:
ARM GAS  /tmp/ccQayEDN.s 			page 12


 183:Core/Src/stm32f1xx_hal_msp.c **** 
 381              		.loc 1 183 5 view .LVU96
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 382              		.loc 1 185 5 view .LVU97
 383              	.LBB8:
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 384              		.loc 1 185 5 view .LVU98
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 385              		.loc 1 185 5 view .LVU99
 386 0030 9A69     		ldr	r2, [r3, #24]
 387 0032 42F00402 		orr	r2, r2, #4
 388 0036 9A61     		str	r2, [r3, #24]
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 389              		.loc 1 185 5 view .LVU100
 390 0038 9B69     		ldr	r3, [r3, #24]
 391 003a 03F00403 		and	r3, r3, #4
 392 003e 0193     		str	r3, [sp, #4]
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 393              		.loc 1 185 5 view .LVU101
 394 0040 019B     		ldr	r3, [sp, #4]
 395              	.LBE8:
 185:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 396              		.loc 1 185 5 view .LVU102
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 397              		.loc 1 190 5 view .LVU103
 190:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 398              		.loc 1 190 25 is_stmt 0 view .LVU104
 399 0042 4FF40073 		mov	r3, #512
 400 0046 0293     		str	r3, [sp, #8]
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 401              		.loc 1 191 5 is_stmt 1 view .LVU105
 191:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 402              		.loc 1 191 26 is_stmt 0 view .LVU106
 403 0048 0223     		movs	r3, #2
 404 004a 0393     		str	r3, [sp, #12]
 192:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 405              		.loc 1 192 5 is_stmt 1 view .LVU107
 192:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 406              		.loc 1 192 27 is_stmt 0 view .LVU108
 407 004c 0323     		movs	r3, #3
 408 004e 0593     		str	r3, [sp, #20]
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 409              		.loc 1 193 5 is_stmt 1 view .LVU109
 410 0050 084C     		ldr	r4, .L26+4
 411 0052 02A9     		add	r1, sp, #8
 412 0054 2046     		mov	r0, r4
 413              	.LVL18:
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 414              		.loc 1 193 5 is_stmt 0 view .LVU110
 415 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 416              	.LVL19:
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 417              		.loc 1 195 5 is_stmt 1 view .LVU111
 195:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 418              		.loc 1 195 25 is_stmt 0 view .LVU112
 419 005a 4FF48063 		mov	r3, #1024
 420 005e 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccQayEDN.s 			page 13


 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 421              		.loc 1 196 5 is_stmt 1 view .LVU113
 196:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 422              		.loc 1 196 26 is_stmt 0 view .LVU114
 423 0060 0023     		movs	r3, #0
 424 0062 0393     		str	r3, [sp, #12]
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 425              		.loc 1 197 5 is_stmt 1 view .LVU115
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 426              		.loc 1 197 26 is_stmt 0 view .LVU116
 427 0064 0493     		str	r3, [sp, #16]
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 428              		.loc 1 198 5 is_stmt 1 view .LVU117
 429 0066 02A9     		add	r1, sp, #8
 430 0068 2046     		mov	r0, r4
 431 006a FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL20:
 433              		.loc 1 206 1 is_stmt 0 view .LVU118
 434 006e D2E7     		b	.L22
 435              	.L27:
 436              		.align	2
 437              	.L26:
 438 0070 00380140 		.word	1073821696
 439 0074 00080140 		.word	1073809408
 440              		.cfi_endproc
 441              	.LFE66:
 443              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 444              		.align	1
 445              		.global	HAL_UART_MspDeInit
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu softvfp
 451              	HAL_UART_MspDeInit:
 452              	.LVL21:
 453              	.LFB67:
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c **** /**
 209:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 210:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 211:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 212:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 213:Core/Src/stm32f1xx_hal_msp.c **** */
 214:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 215:Core/Src/stm32f1xx_hal_msp.c **** {
 454              		.loc 1 215 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		.loc 1 215 1 is_stmt 0 view .LVU120
 459 0000 08B5     		push	{r3, lr}
 460              	.LCFI11:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 3, -8
 463              		.cfi_offset 14, -4
 216:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 464              		.loc 1 216 3 is_stmt 1 view .LVU121
ARM GAS  /tmp/ccQayEDN.s 			page 14


 465              		.loc 1 216 11 is_stmt 0 view .LVU122
 466 0002 0268     		ldr	r2, [r0]
 467              		.loc 1 216 5 view .LVU123
 468 0004 074B     		ldr	r3, .L32
 469 0006 9A42     		cmp	r2, r3
 470 0008 00D0     		beq	.L31
 471              	.LVL22:
 472              	.L28:
 217:Core/Src/stm32f1xx_hal_msp.c ****   {
 218:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 221:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 222:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 225:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 226:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 227:Core/Src/stm32f1xx_hal_msp.c ****     */
 228:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 233:Core/Src/stm32f1xx_hal_msp.c ****   }
 234:Core/Src/stm32f1xx_hal_msp.c **** 
 235:Core/Src/stm32f1xx_hal_msp.c **** }
 473              		.loc 1 235 1 view .LVU124
 474 000a 08BD     		pop	{r3, pc}
 475              	.LVL23:
 476              	.L31:
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 477              		.loc 1 222 5 is_stmt 1 view .LVU125
 478 000c 064A     		ldr	r2, .L32+4
 479 000e 9369     		ldr	r3, [r2, #24]
 480 0010 23F48043 		bic	r3, r3, #16384
 481 0014 9361     		str	r3, [r2, #24]
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 482              		.loc 1 228 5 view .LVU126
 483 0016 4FF4C061 		mov	r1, #1536
 484 001a 0448     		ldr	r0, .L32+8
 485              	.LVL24:
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 486              		.loc 1 228 5 is_stmt 0 view .LVU127
 487 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 488              	.LVL25:
 489              		.loc 1 235 1 view .LVU128
 490 0020 F3E7     		b	.L28
 491              	.L33:
 492 0022 00BF     		.align	2
 493              	.L32:
 494 0024 00380140 		.word	1073821696
 495 0028 00100240 		.word	1073876992
 496 002c 00080140 		.word	1073809408
 497              		.cfi_endproc
 498              	.LFE67:
 500              		.text
ARM GAS  /tmp/ccQayEDN.s 			page 15


 501              	.Letext0:
 502              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 503              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 504              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 505              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 506              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 507              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 508              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 509              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 510              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccQayEDN.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccQayEDN.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccQayEDN.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccQayEDN.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccQayEDN.s:97     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccQayEDN.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccQayEDN.s:248    .text.HAL_ADC_MspInit:0000000000000088 $d
     /tmp/ccQayEDN.s:256    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccQayEDN.s:263    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccQayEDN.s:309    .text.HAL_ADC_MspDeInit:0000000000000028 $d
     /tmp/ccQayEDN.s:316    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccQayEDN.s:323    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccQayEDN.s:438    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccQayEDN.s:444    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccQayEDN.s:451    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccQayEDN.s:494    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
