<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='872' type='bool llvm::SIInstrInfo::isOperandLegal(const llvm::MachineInstr &amp; MI, unsigned int OpIdx, const llvm::MachineOperand * MO = nullptr) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='870'>/// Check if \p MO is a legal operand if it was the \p OpIdx Operand
  /// for \p MI.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='204' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='226' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='237' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='195' u='c' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='343' u='c' c='_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='407' u='c' c='_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='539' u='c' c='_ZL14tryToFoldACImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandEPNS_12MachineInstrEjRNS_15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='571' u='c' c='_ZL14tryToFoldACImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandEPNS_12MachineInstrEjRNS_15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1997' u='c' c='_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2008' u='c' c='_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3063' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4421' ll='4481' type='bool llvm::SIInstrInfo::isOperandLegal(const llvm::MachineInstr &amp; MI, unsigned int OpIdx, const llvm::MachineOperand * MO = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4658' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP3ERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1541' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='78' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
