###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        81721   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        60696   # Number of read row buffer hits
num_read_cmds                  =        81721   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        21048   # Number of ACT commands
num_pre_cmds                   =        21032   # Number of PRE commands
num_ondemand_pres              =         7449   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6768589   # Cyles of rank active rank.0
rank_active_cycles.1           =      6201738   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3231411   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3798262   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        73362   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          105   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           23   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            6   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            8   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            5   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8195   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        43723   # Read request latency (cycles)
read_latency[40-59]            =        18304   # Read request latency (cycles)
read_latency[60-79]            =         9701   # Read request latency (cycles)
read_latency[80-99]            =         2132   # Read request latency (cycles)
read_latency[100-119]          =         1776   # Read request latency (cycles)
read_latency[120-139]          =         1062   # Read request latency (cycles)
read_latency[140-159]          =          430   # Read request latency (cycles)
read_latency[160-179]          =          381   # Read request latency (cycles)
read_latency[180-199]          =          343   # Read request latency (cycles)
read_latency[200-]             =         3869   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.29499e+08   # Read energy
act_energy                     =  5.75873e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.55108e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.82317e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.2236e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.86988e+09   # Active standby energy rank.1
average_read_latency           =      60.6687   # Average read request latency (cycles)
average_interarrival           =      122.363   # Average request interarrival latency (cycles)
total_energy                   =  1.25595e+10   # Total energy (pJ)
average_power                  =      1255.95   # Average power (mW)
average_bandwidth              =     0.697353   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        82942   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        62510   # Number of read row buffer hits
num_read_cmds                  =        82942   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        20445   # Number of ACT commands
num_pre_cmds                   =        20428   # Number of PRE commands
num_ondemand_pres              =         6532   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6439162   # Cyles of rank active rank.0
rank_active_cycles.1           =      6429759   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3560838   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3570241   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        74626   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          106   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           20   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           11   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            7   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            3   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8151   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        44385   # Read request latency (cycles)
read_latency[40-59]            =        18728   # Read request latency (cycles)
read_latency[60-79]            =         9631   # Read request latency (cycles)
read_latency[80-99]            =         2296   # Read request latency (cycles)
read_latency[100-119]          =         1755   # Read request latency (cycles)
read_latency[120-139]          =          981   # Read request latency (cycles)
read_latency[140-159]          =          514   # Read request latency (cycles)
read_latency[160-179]          =          427   # Read request latency (cycles)
read_latency[180-199]          =          372   # Read request latency (cycles)
read_latency[200-]             =         3853   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.34422e+08   # Read energy
act_energy                     =  5.59375e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7092e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71372e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.01804e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.01217e+09   # Active standby energy rank.1
average_read_latency           =      58.9003   # Average read request latency (cycles)
average_interarrival           =      120.562   # Average request interarrival latency (cycles)
total_energy                   =  1.25481e+10   # Total energy (pJ)
average_power                  =      1254.81   # Average power (mW)
average_bandwidth              =     0.707772   # Average bandwidth
