{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738714311975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738714311978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  4 18:11:51 2025 " "Processing started: Tue Feb  4 18:11:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738714311978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714311978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minilab1 -c minilab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1 -c minilab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714311978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738714313144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738714313144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ minilab1.sv(57) " "Verilog HDL Declaration information at minilab1.sv(57): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738714317619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Exec EXEC minilab1.sv(51) " "Verilog HDL Declaration information at minilab1.sv(51): object \"Exec\" differs only in case from object \"EXEC\" in the same scope" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738714317619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FILLB fillB minilab1.sv(203) " "Verilog HDL Declaration information at minilab1.sv(203): object \"FILLB\" differs only in case from object \"fillB\" in the same scope" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738714317619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/minilab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/minilab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minilab1 " "Found entity 1: minilab1" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../mac.sv" "" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/lpm_mult_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_mult_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT_ip " "Found entity 1: LPM_MULT_ip" {  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/lpm_add_sub_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/lpm_add_sub_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_ADD_SUB_ip " "Found entity 1: LPM_ADD_SUB_ip" {  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554_minilab1/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554_minilab1/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714317863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714317863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minilab1 " "Elaborating entity \"minilab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738714318798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 minilab1.sv(228) " "Verilog HDL assignment warning at minilab1.sv(228): truncated value with size 32 to match size of target (3)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738714318801 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 minilab1.sv(254) " "Verilog HDL assignment warning at minilab1.sv(254): truncated value with size 32 to match size of target (3)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738714318801 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1.sv(359) " "Verilog HDL assignment warning at minilab1.sv(359): truncated value with size 32 to match size of target (8)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738714318804 "|minilab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 minilab1.sv(393) " "Verilog HDL assignment warning at minilab1.sv(393): truncated value with size 32 to match size of target (8)" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738714318804 "|minilab1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "minilab1.sv(312) " "Verilog HDL Case Statement information at minilab1.sv(312): all case item expressions in this case statement are onehot" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 312 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1738714318804 "|minilab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR minilab1.sv(17) " "Output port \"LEDR\" at minilab1.sv(17) has no driver" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738714318817 "|minilab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:mac " "Elaborating entity \"mac\" for hierarchy \"mac:mac\"" {  } { { "../minilab1.sv" "mac" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714318908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT_ip mac:mac\|LPM_MULT_ip:mult " "Elaborating entity \"LPM_MULT_ip\" for hierarchy \"mac:mac\|LPM_MULT_ip:mult\"" {  } { { "../mac.sv" "mult" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714318984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\"" {  } { { "../LPM_MULT_ip.v" "lpm_mult_component" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\"" {  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319116 ""}  } { { "../LPM_MULT_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_MULT_ip.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738714319116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d5n " "Found entity 1: mult_d5n" {  } { { "db/mult_d5n.v" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/mult_d5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714319187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714319187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d5n mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\|mult_d5n:auto_generated " "Elaborating entity \"mult_d5n\" for hierarchy \"mac:mac\|LPM_MULT_ip:mult\|lpm_mult:lpm_mult_component\|mult_d5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB_ip mac:mac\|LPM_ADD_SUB_ip:accum " "Elaborating entity \"LPM_ADD_SUB_ip\" for hierarchy \"mac:mac\|LPM_ADD_SUB_ip:accum\"" {  } { { "../mac.sv" "accum" { Text "I:/ece554/ECE554_Minilab1/mac.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../LPM_ADD_SUB_ip.v" "LPM_ADD_SUB_component" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319383 ""}  } { { "../LPM_ADD_SUB_ip.v" "" { Text "I:/ece554/ECE554_Minilab1/LPM_ADD_SUB_ip.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738714319383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uih " "Found entity 1: add_sub_uih" {  } { { "db/add_sub_uih.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/add_sub_uih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714319460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714319460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uih mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated " "Elaborating entity \"add_sub_uih\" for hierarchy \"mac:mac\|LPM_ADD_SUB_ip:accum\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wrapper mem_wrapper:memory " "Elaborating entity \"mem_wrapper\" for hierarchy \"mem_wrapper:memory\"" {  } { { "../minilab1.sv" "memory" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(44) " "Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5)" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738714319522 "|minilab1|mem_wrapper:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(52) " "Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../memory.v" "" { Text "I:/ece554/ECE554_Minilab1/memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738714319522 "|minilab1|mem_wrapper:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom mem_wrapper:memory\|rom:memory " "Elaborating entity \"rom\" for hierarchy \"mem_wrapper:memory\|rom:memory\"" {  } { { "../memory.v" "memory" { Text "I:/ece554/ECE554_Minilab1/memory.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "../rom.v" "altsyncram_component" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file input_mem.mif " "Parameter \"init_file\" = \"input_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714319742 ""}  } { { "../rom.v" "" { Text "I:/ece554/ECE554_Minilab1/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738714319742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdg1 " "Found entity 1: altsyncram_tdg1" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_tdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714319821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714319821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdg1 mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated " "Elaborating entity \"altsyncram_tdg1\" for hierarchy \"mem_wrapper:memory\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714319824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:A_fifo_gen\[0\].A_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\"" {  } { { "../minilab1.sv" "A_fifo_gen\[0\].A_fifo" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\"" {  } { { "../fifo.v" "dcfifo_component" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\"" {  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738714320463 ""}  } { { "../fifo.v" "" { Text "I:/ece554/ECE554_Minilab1/fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738714320463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e0q1 " "Found entity 1: dcfifo_e0q1" {  } { { "db/dcfifo_e0q1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714320531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714320531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e0q1 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated " "Elaborating entity \"dcfifo_e0q1\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_au6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_au6 " "Found entity 1: a_graycounter_au6" {  } { { "db/a_graycounter_au6.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_au6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714320676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714320676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_au6 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_au6:rdptr_g1p " "Elaborating entity \"a_graycounter_au6\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_au6:rdptr_g1p\"" {  } { { "db/dcfifo_e0q1.tdf" "rdptr_g1p" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6cc " "Found entity 1: a_graycounter_6cc" {  } { { "db/a_graycounter_6cc.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/a_graycounter_6cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714320803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714320803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6cc fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_6cc:wrptr_g1p " "Elaborating entity \"a_graycounter_6cc\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|a_graycounter_6cc:wrptr_g1p\"" {  } { { "db/dcfifo_e0q1.tdf" "wrptr_g1p" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2d1 " "Found entity 1: altsyncram_u2d1" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_u2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714320926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714320926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2d1 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram " "Elaborating entity \"altsyncram_u2d1\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|altsyncram_u2d1:fifo_ram\"" {  } { { "db/dcfifo_e0q1.tdf" "fifo_ram" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714320927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_088.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_088.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_088 " "Found entity 1: alt_synch_pipe_088" {  } { { "db/alt_synch_pipe_088.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714321028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714321028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_088 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp " "Elaborating entity \"alt_synch_pipe_088\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp\"" {  } { { "db/dcfifo_e0q1.tdf" "rs_dgwp" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714321030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dffpipe_bd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714321132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714321132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp\|dffpipe_bd9:dffpipe6 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_088:rs_dgwp\|dffpipe_bd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_088.tdf" "dffpipe6" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_088.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714321134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hc8 " "Found entity 1: alt_synch_pipe_hc8" {  } { { "db/alt_synch_pipe_hc8.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/alt_synch_pipe_hc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714321237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714321237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hc8 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_hc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hc8\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|alt_synch_pipe_hc8:ws_dgrp\"" {  } { { "db/dcfifo_e0q1.tdf" "ws_dgrp" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714321240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_qu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714321360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714321360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_e0q1.tdf" "rdempty_eq_comp1_lsb" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714321361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714321475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714321475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"fifo:A_fifo_gen\[0\].A_fifo\|dcfifo:dcfifo_component\|dcfifo_e0q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_e0q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/dcfifo_e0q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714321476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6984.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6984.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6984 " "Found entity 1: altsyncram_6984" {  } { { "db/altsyncram_6984.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/altsyncram_6984.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714324579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714324579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714324888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714324888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714325066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714325066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f9i " "Found entity 1: cntr_f9i" {  } { { "db/cntr_f9i.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_f9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714325313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714325313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714325432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714325432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714325624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714325624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714325933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714325933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714326063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714326063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714326245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714326245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714326385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714326385 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714327112 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738714327209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.04.18:12:08 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl " "2025.02.04.18:12:08 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714329003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714330045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714330143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714331068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714331152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714331242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714331339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714331351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714331358 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738714332070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b47db4c/alt_sld_fab.v" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714332338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714332483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714332546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714332667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332813 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714332813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "I:/ece554/ECE554_Minilab1/quartus_project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738714332921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714332921 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738714335739 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738714336035 "|minilab1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738714336035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714336152 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738714336489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714336724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714337080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece554/ECE554_Minilab1/quartus_project/minilab1.map.smsg " "Generated suppressed messages file I:/ece554/ECE554_Minilab1/quartus_project/minilab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714337732 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 133 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1738714339483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738714339521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738714339521 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../minilab1.sv" "" { Text "I:/ece554/ECE554_Minilab1/minilab1.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738714340297 "|minilab1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738714340297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2730 " "Implemented 2730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738714340303 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738714340303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2419 " "Implemented 2419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738714340303 ""} { "Info" "ICUT_CUT_TM_RAMS" "235 " "Implemented 235 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738714340303 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1738714340303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738714340303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5023 " "Peak virtual memory: 5023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738714340519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  4 18:12:20 2025 " "Processing ended: Tue Feb  4 18:12:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738714340519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738714340519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738714340519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738714340519 ""}
