#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep  9 19:43:21 2023
# Process ID: 12624
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
# set project_name "RFSoC_Main"
# set project_dir "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
# add_files -fileset constrs_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main/ZCU111_Rev1.0.xdc
# set boardpath {E:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
# set_property  ip_repo_paths { E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_1  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_2  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_3  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_4  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_5  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_6  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_7  E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output } [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/DAC_Controller_output_7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TimeController_output'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
# create_bd_design "RFSoC_Main_blk"
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
# current_bd_design "RFSoC_Main_blk"
# set parentObj [get_bd_cells /]
# set parentObj [get_bd_cells ""]
# set parentType [get_property TYPE $parentObj]
# current_bd_instance $parentObj
# set RF3_CLKO_A_C_N_228 [ create_bd_port -dir I -type clk -freq_hz 1600000000 RF3_CLKO_A_C_N_228 ]
# set RF3_CLKO_A_C_P_228 [ create_bd_port -dir I -type clk -freq_hz 1600000000 RF3_CLKO_A_C_P_228 ]
# set RF3_CLKO_A_C_N_229 [ create_bd_port -dir I -type clk -freq_hz 1600000000 RF3_CLKO_A_C_N_229 ]
# set RF3_CLKO_A_C_P_229 [ create_bd_port -dir I -type clk -freq_hz 1600000000 RF3_CLKO_A_C_P_229 ]
# set RFMC_DAC_00_N [ create_bd_port -dir O RFMC_DAC_00_N ]
# set RFMC_DAC_00_P [ create_bd_port -dir O RFMC_DAC_00_P ]
# set RFMC_DAC_01_N [ create_bd_port -dir O RFMC_DAC_01_N ]
# set RFMC_DAC_01_P [ create_bd_port -dir O RFMC_DAC_01_P ]
# set RFMC_DAC_02_N [ create_bd_port -dir O RFMC_DAC_02_N ]
# set RFMC_DAC_02_P [ create_bd_port -dir O RFMC_DAC_02_P ]
# set RFMC_DAC_03_N [ create_bd_port -dir O RFMC_DAC_03_N ]
# set RFMC_DAC_03_P [ create_bd_port -dir O RFMC_DAC_03_P ]
# set RFMC_DAC_10_N [ create_bd_port -dir O RFMC_DAC_04_N ]
# set RFMC_DAC_10_P [ create_bd_port -dir O RFMC_DAC_04_P ]
# set RFMC_DAC_11_N [ create_bd_port -dir O RFMC_DAC_05_N ]
# set RFMC_DAC_11_P [ create_bd_port -dir O RFMC_DAC_05_P ]
# set RFMC_DAC_12_N [ create_bd_port -dir O RFMC_DAC_06_N ]
# set RFMC_DAC_12_P [ create_bd_port -dir O RFMC_DAC_06_P ]
# set RFMC_DAC_13_N [ create_bd_port -dir O RFMC_DAC_07_N ]
# set RFMC_DAC_13_P [ create_bd_port -dir O RFMC_DAC_07_P ]
# set DAC_Controller_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_0 DAC_Controller_0 ]
# set DAC_Controller_1 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_1 DAC_Controller_1 ]
# set DAC_Controller_2 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_2 DAC_Controller_2 ]
# set DAC_Controller_3 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_3 DAC_Controller_3 ]
# set DAC_Controller_4 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_4 DAC_Controller_4 ]
# set DAC_Controller_5 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_5 DAC_Controller_5 ]
# set DAC_Controller_6 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_6 DAC_Controller_6 ]
# set DAC_Controller_7 [ create_bd_cell -type ip -vlnv xilinx.com:user:DAC_Controller_7 DAC_Controller_7 ]
# set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset proc_sys_reset_0 ]
# set TimeController_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:TimeController TimeController_0 ]
# set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_interconnect_0 ]
# set_property -dict [ list    CONFIG.NUM_MI {10}  ] $axi_interconnect_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 15625000
# set usp_rf_data_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:usp_rf_data_converter usp_rf_data_converter_0 ]
# set_property -dict [ list    CONFIG.ADC0_Enable {0}    CONFIG.ADC0_Fabric_Freq {0.0}    CONFIG.ADC_Decimation_Mode00 {0}    CONFIG.ADC_Decimation_Mode01 {0}    CONFIG.ADC_Mixer_Type00 {3}    CONFIG.ADC_Mixer_Type01 {3}    CONFIG.ADC_OBS02 {false}    CONFIG.ADC_RESERVED_1_00 {false}    CONFIG.ADC_RESERVED_1_02 {false}    CONFIG.ADC_Slice00_Enable {false}    CONFIG.ADC_Slice01_Enable {false}    CONFIG.Analog_Detection {0}    CONFIG.DAC0_Enable {1}    CONFIG.DAC0_Fabric_Freq {100.000}    CONFIG.DAC0_Outclk_Freq {100.000}    CONFIG.DAC0_Refclk_Freq {1600.000}    CONFIG.DAC0_Sampling_Rate {1.6}    CONFIG.DAC1_Enable {1}    CONFIG.DAC1_Fabric_Freq {100.000}    CONFIG.DAC1_Outclk_Freq {100.000}    CONFIG.DAC1_Refclk_Freq {1600.000}    CONFIG.DAC1_Sampling_Rate {1.6}  CONFIG.DAC_Interpolation_Mode00 {1}  CONFIG.DAC_Interpolation_Mode01 {1}  CONFIG.DAC_Interpolation_Mode02 {1}  CONFIG.DAC_Interpolation_Mode03 {1}  CONFIG.DAC_Interpolation_Mode10 {1}  CONFIG.DAC_Interpolation_Mode11 {1}  CONFIG.DAC_Interpolation_Mode12 {1}  CONFIG.DAC_Interpolation_Mode13 {1}  CONFIG.DAC_Mixer_Type00 {0}  CONFIG.DAC_Mixer_Type01 {0}  CONFIG.DAC_Mixer_Type02 {0}  CONFIG.DAC_Mixer_Type03 {0}  CONFIG.DAC_Mixer_Type10 {0}  CONFIG.DAC_Mixer_Type11 {0}  CONFIG.DAC_Mixer_Type12 {0}  CONFIG.DAC_Mixer_Type13 {0}  CONFIG.DAC_Mixer_Type00 {0}  CONFIG.DAC_Mixer_Type01 {0}  CONFIG.DAC_Mixer_Type02 {0}  CONFIG.DAC_Mixer_Type03 {0}  CONFIG.DAC_Mixer_Type10 {0}  CONFIG.DAC_Mixer_Type11 {0}  CONFIG.DAC_Mixer_Type12 {0}  CONFIG.DAC_Mixer_Type13 {0}    CONFIG.DAC_Output_Current {1}  CONFIG.DAC_RESERVED_1_00 {false}  CONFIG.DAC_RESERVED_1_01 {false}  CONFIG.DAC_RESERVED_1_02 {false}  CONFIG.DAC_RESERVED_1_03 {false}  CONFIG.DAC_RESERVED_1_10 {false}  CONFIG.DAC_RESERVED_1_11 {false}  CONFIG.DAC_RESERVED_1_12 {false}  CONFIG.DAC_RESERVED_1_13 {false}  CONFIG.DAC_Slice00_Enable {true}  CONFIG.DAC_Slice01_Enable {true}  CONFIG.DAC_Slice02_Enable {true}  CONFIG.DAC_Slice03_Enable {true}  CONFIG.DAC_Slice10_Enable {true}  CONFIG.DAC_Slice11_Enable {true}  CONFIG.DAC_Slice12_Enable {true}  CONFIG.DAC_Slice13_Enable {true} 
# ] $usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 100000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 100000000
# set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e zynq_ultra_ps_e_0 ]
# set_property -dict [ list    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18}    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18}    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18}    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF}    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000}    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000}    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1}    CONFIG.PSU_MIO_0_DIRECTION {out}    CONFIG.PSU_MIO_0_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_0_POLARITY {Default}    CONFIG.PSU_MIO_10_DIRECTION {inout}    CONFIG.PSU_MIO_10_POLARITY {Default}    CONFIG.PSU_MIO_11_DIRECTION {inout}    CONFIG.PSU_MIO_11_POLARITY {Default}    CONFIG.PSU_MIO_12_DIRECTION {out}    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_12_POLARITY {Default}    CONFIG.PSU_MIO_13_DIRECTION {inout}    CONFIG.PSU_MIO_13_POLARITY {Default}    CONFIG.PSU_MIO_14_DIRECTION {inout}    CONFIG.PSU_MIO_14_POLARITY {Default}    CONFIG.PSU_MIO_15_DIRECTION {inout}    CONFIG.PSU_MIO_15_POLARITY {Default}    CONFIG.PSU_MIO_16_DIRECTION {inout}    CONFIG.PSU_MIO_16_POLARITY {Default}    CONFIG.PSU_MIO_17_DIRECTION {inout}    CONFIG.PSU_MIO_17_POLARITY {Default}    CONFIG.PSU_MIO_18_DIRECTION {in}    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_18_POLARITY {Default}    CONFIG.PSU_MIO_18_SLEW {fast}    CONFIG.PSU_MIO_19_DIRECTION {out}    CONFIG.PSU_MIO_19_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_19_POLARITY {Default}    CONFIG.PSU_MIO_1_DIRECTION {inout}    CONFIG.PSU_MIO_1_POLARITY {Default}    CONFIG.PSU_MIO_20_DIRECTION {inout}    CONFIG.PSU_MIO_20_POLARITY {Default}    CONFIG.PSU_MIO_21_DIRECTION {inout}    CONFIG.PSU_MIO_21_POLARITY {Default}    CONFIG.PSU_MIO_22_DIRECTION {inout}    CONFIG.PSU_MIO_22_POLARITY {Default}    CONFIG.PSU_MIO_23_DIRECTION {inout}    CONFIG.PSU_MIO_23_POLARITY {Default}    CONFIG.PSU_MIO_24_DIRECTION {inout}    CONFIG.PSU_MIO_24_POLARITY {Default}    CONFIG.PSU_MIO_25_DIRECTION {inout}    CONFIG.PSU_MIO_25_POLARITY {Default}    CONFIG.PSU_MIO_26_DIRECTION {inout}    CONFIG.PSU_MIO_26_POLARITY {Default}    CONFIG.PSU_MIO_27_DIRECTION {out}    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_27_POLARITY {Default}    CONFIG.PSU_MIO_28_DIRECTION {in}    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_28_POLARITY {Default}    CONFIG.PSU_MIO_28_SLEW {fast}    CONFIG.PSU_MIO_29_DIRECTION {out}    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_29_POLARITY {Default}    CONFIG.PSU_MIO_2_DIRECTION {inout}    CONFIG.PSU_MIO_2_POLARITY {Default}    CONFIG.PSU_MIO_30_DIRECTION {in}    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_30_POLARITY {Default}    CONFIG.PSU_MIO_30_SLEW {fast}    CONFIG.PSU_MIO_31_DIRECTION {inout}    CONFIG.PSU_MIO_31_POLARITY {Default}    CONFIG.PSU_MIO_32_DIRECTION {inout}    CONFIG.PSU_MIO_32_POLARITY {Default}    CONFIG.PSU_MIO_33_DIRECTION {inout}    CONFIG.PSU_MIO_33_POLARITY {Default}    CONFIG.PSU_MIO_34_DIRECTION {inout}    CONFIG.PSU_MIO_34_POLARITY {Default}    CONFIG.PSU_MIO_35_DIRECTION {inout}    CONFIG.PSU_MIO_35_POLARITY {Default}    CONFIG.PSU_MIO_36_DIRECTION {inout}    CONFIG.PSU_MIO_36_POLARITY {Default}    CONFIG.PSU_MIO_37_DIRECTION {inout}    CONFIG.PSU_MIO_37_POLARITY {Default}    CONFIG.PSU_MIO_38_DIRECTION {inout}    CONFIG.PSU_MIO_38_POLARITY {Default}    CONFIG.PSU_MIO_39_DIRECTION {inout}    CONFIG.PSU_MIO_39_POLARITY {Default}    CONFIG.PSU_MIO_3_DIRECTION {inout}    CONFIG.PSU_MIO_3_POLARITY {Default}    CONFIG.PSU_MIO_40_DIRECTION {inout}    CONFIG.PSU_MIO_40_POLARITY {Default}    CONFIG.PSU_MIO_41_DIRECTION {inout}    CONFIG.PSU_MIO_41_POLARITY {Default}    CONFIG.PSU_MIO_42_DIRECTION {inout}    CONFIG.PSU_MIO_42_POLARITY {Default}    CONFIG.PSU_MIO_43_DIRECTION {inout}    CONFIG.PSU_MIO_43_POLARITY {Default}    CONFIG.PSU_MIO_44_DIRECTION {inout}    CONFIG.PSU_MIO_44_POLARITY {Default}    CONFIG.PSU_MIO_45_DIRECTION {in}    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_45_POLARITY {Default}    CONFIG.PSU_MIO_45_SLEW {fast}    CONFIG.PSU_MIO_46_DIRECTION {inout}    CONFIG.PSU_MIO_46_POLARITY {Default}    CONFIG.PSU_MIO_47_DIRECTION {inout}    CONFIG.PSU_MIO_47_POLARITY {Default}    CONFIG.PSU_MIO_48_DIRECTION {inout}    CONFIG.PSU_MIO_48_POLARITY {Default}    CONFIG.PSU_MIO_49_DIRECTION {inout}    CONFIG.PSU_MIO_49_POLARITY {Default}    CONFIG.PSU_MIO_4_DIRECTION {inout}    CONFIG.PSU_MIO_4_POLARITY {Default}    CONFIG.PSU_MIO_50_DIRECTION {inout}    CONFIG.PSU_MIO_50_POLARITY {Default}    CONFIG.PSU_MIO_51_DIRECTION {out}    CONFIG.PSU_MIO_51_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_51_POLARITY {Default}    CONFIG.PSU_MIO_52_DIRECTION {in}    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_52_POLARITY {Default}    CONFIG.PSU_MIO_52_SLEW {fast}    CONFIG.PSU_MIO_53_DIRECTION {in}    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_53_POLARITY {Default}    CONFIG.PSU_MIO_53_SLEW {fast}    CONFIG.PSU_MIO_54_DIRECTION {inout}    CONFIG.PSU_MIO_54_POLARITY {Default}    CONFIG.PSU_MIO_55_DIRECTION {in}    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_55_POLARITY {Default}    CONFIG.PSU_MIO_55_SLEW {fast}    CONFIG.PSU_MIO_56_DIRECTION {inout}    CONFIG.PSU_MIO_56_POLARITY {Default}    CONFIG.PSU_MIO_57_DIRECTION {inout}    CONFIG.PSU_MIO_57_POLARITY {Default}    CONFIG.PSU_MIO_58_DIRECTION {out}    CONFIG.PSU_MIO_58_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_58_POLARITY {Default}    CONFIG.PSU_MIO_59_DIRECTION {inout}    CONFIG.PSU_MIO_59_POLARITY {Default}    CONFIG.PSU_MIO_5_DIRECTION {out}    CONFIG.PSU_MIO_5_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_5_POLARITY {Default}    CONFIG.PSU_MIO_60_DIRECTION {inout}    CONFIG.PSU_MIO_60_POLARITY {Default}    CONFIG.PSU_MIO_61_DIRECTION {inout}    CONFIG.PSU_MIO_61_POLARITY {Default}    CONFIG.PSU_MIO_62_DIRECTION {inout}    CONFIG.PSU_MIO_62_POLARITY {Default}    CONFIG.PSU_MIO_63_DIRECTION {inout}    CONFIG.PSU_MIO_63_POLARITY {Default}    CONFIG.PSU_MIO_64_DIRECTION {out}    CONFIG.PSU_MIO_64_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_64_POLARITY {Default}    CONFIG.PSU_MIO_65_DIRECTION {out}    CONFIG.PSU_MIO_65_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_65_POLARITY {Default}    CONFIG.PSU_MIO_66_DIRECTION {out}    CONFIG.PSU_MIO_66_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_66_POLARITY {Default}    CONFIG.PSU_MIO_67_DIRECTION {out}    CONFIG.PSU_MIO_67_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_67_POLARITY {Default}    CONFIG.PSU_MIO_68_DIRECTION {out}    CONFIG.PSU_MIO_68_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_68_POLARITY {Default}    CONFIG.PSU_MIO_69_DIRECTION {out}    CONFIG.PSU_MIO_69_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_69_POLARITY {Default}    CONFIG.PSU_MIO_6_DIRECTION {out}    CONFIG.PSU_MIO_6_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_6_POLARITY {Default}    CONFIG.PSU_MIO_70_DIRECTION {in}    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_70_POLARITY {Default}    CONFIG.PSU_MIO_70_SLEW {fast}    CONFIG.PSU_MIO_71_DIRECTION {in}    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_71_POLARITY {Default}    CONFIG.PSU_MIO_71_SLEW {fast}    CONFIG.PSU_MIO_72_DIRECTION {in}    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_72_POLARITY {Default}    CONFIG.PSU_MIO_72_SLEW {fast}    CONFIG.PSU_MIO_73_DIRECTION {in}    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_73_POLARITY {Default}    CONFIG.PSU_MIO_73_SLEW {fast}    CONFIG.PSU_MIO_74_DIRECTION {in}    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_74_POLARITY {Default}    CONFIG.PSU_MIO_74_SLEW {fast}    CONFIG.PSU_MIO_75_DIRECTION {in}    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12}    CONFIG.PSU_MIO_75_POLARITY {Default}    CONFIG.PSU_MIO_75_SLEW {fast}    CONFIG.PSU_MIO_76_DIRECTION {out}    CONFIG.PSU_MIO_76_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_76_POLARITY {Default}    CONFIG.PSU_MIO_77_DIRECTION {inout}    CONFIG.PSU_MIO_77_POLARITY {Default}    CONFIG.PSU_MIO_7_DIRECTION {out}    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos}    CONFIG.PSU_MIO_7_POLARITY {Default}    CONFIG.PSU_MIO_8_DIRECTION {inout}    CONFIG.PSU_MIO_8_POLARITY {Default}    CONFIG.PSU_MIO_9_DIRECTION {inout}    CONFIG.PSU_MIO_9_POLARITY {Default}    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3}    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8}    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1}    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006}    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0}    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0}    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037}    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1}    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200}    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72}    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003}    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067}    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600}    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64}    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL}    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL}    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600}    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500}    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100}    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33}    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL}    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90}    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30}    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985}    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500}    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123}    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8}    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200}    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4}    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125}    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1}    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45}    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000}    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK}    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0}    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2}    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200}    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7}    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100}    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250}    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6}    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20}    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL}    CONFIG.PSU__CRL_APB__USB3__ENABLE {1}    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1}    CONFIG.PSU__DDRC__ADDR_MIRROR {0}    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2}    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1}    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL}    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit}    CONFIG.PSU__DDRC__CL {15}    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0}    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10}    CONFIG.PSU__DDRC__COMPONENTS {UDIMM}    CONFIG.PSU__DDRC__CWL {14}    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0}    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0}    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0}    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0}    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)}    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0}    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits}    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0}    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI}    CONFIG.PSU__DDRC__DQMAP_0_3 {0}    CONFIG.PSU__DDRC__DQMAP_12_15 {0}    CONFIG.PSU__DDRC__DQMAP_16_19 {0}    CONFIG.PSU__DDRC__DQMAP_20_23 {0}    CONFIG.PSU__DDRC__DQMAP_24_27 {0}    CONFIG.PSU__DDRC__DQMAP_28_31 {0}    CONFIG.PSU__DDRC__DQMAP_32_35 {0}    CONFIG.PSU__DDRC__DQMAP_36_39 {0}    CONFIG.PSU__DDRC__DQMAP_40_43 {0}    CONFIG.PSU__DDRC__DQMAP_44_47 {0}    CONFIG.PSU__DDRC__DQMAP_48_51 {0}    CONFIG.PSU__DDRC__DQMAP_4_7 {0}    CONFIG.PSU__DDRC__DQMAP_52_55 {0}    CONFIG.PSU__DDRC__DQMAP_56_59 {0}    CONFIG.PSU__DDRC__DQMAP_60_63 {0}    CONFIG.PSU__DDRC__DQMAP_64_67 {0}    CONFIG.PSU__DDRC__DQMAP_68_71 {0}    CONFIG.PSU__DDRC__DQMAP_8_11 {0}    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits}    CONFIG.PSU__DDRC__ECC {Disabled}    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0}    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0}    CONFIG.PSU__DDRC__FGRM {1X}    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA}    CONFIG.PSU__DDRC__LP_ASR {manual normal}    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4}    CONFIG.PSU__DDRC__PARITY_ENABLE {0}    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0}    CONFIG.PSU__DDRC__PHY_DBI_MODE {0}    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0}    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16}    CONFIG.PSU__DDRC__SB_TARGET {15-15-15}    CONFIG.PSU__DDRC__SELF_REF_ABORT {0}    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P}    CONFIG.PSU__DDRC__STATIC_RD_MODE {0}    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1}    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1}    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1}    CONFIG.PSU__DDRC__T_FAW {30.0}    CONFIG.PSU__DDRC__T_RAS_MIN {33}    CONFIG.PSU__DDRC__T_RC {47.06}    CONFIG.PSU__DDRC__T_RCD {15}    CONFIG.PSU__DDRC__T_RP {15}    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS}    CONFIG.PSU__DDRC__VREF {1}    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1}    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500}    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1}    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1}    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1}    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0}    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1}    CONFIG.PSU__DLL__ISUSED {1}    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1}    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30}    CONFIG.PSU__DP__LANE_SEL {Dual Lower}    CONFIG.PSU__DP__REF_CLK_FREQ {27}    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1}    CONFIG.PSU__ENET3__FIFO__ENABLE {0}    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1}    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77}    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1}    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75}    CONFIG.PSU__ENET3__PTP__ENABLE {0}    CONFIG.PSU__ENET3__TSU__ENABLE {0}    CONFIG.PSU__FPDMASTERS_COHERENCY {0}    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001}    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001}    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB}    CONFIG.PSU__FPGA_PL0_ENABLE {1}    CONFIG.PSU__GEM3_COHERENCY {0}    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__GEM__TSU__ENABLE {0}    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25}    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1}    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51}    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1}    CONFIG.PSU__GT__LINK_SPEED {HBR}    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0}    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0}    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1}    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15}    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB}    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB}    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000}    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001}    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001}    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB}    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000}    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000}    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128}    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128}    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32}    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0}    CONFIG.PSU__PL_CLK0_BUF {TRUE}    CONFIG.PSU__PMU_COHERENCY {0}    CONFIG.PSU__PMU__AIBACK__ENABLE {0}    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0}    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0}    CONFIG.PSU__PMU__GPI0__ENABLE {0}    CONFIG.PSU__PMU__GPI1__ENABLE {0}    CONFIG.PSU__PMU__GPI2__ENABLE {0}    CONFIG.PSU__PMU__GPI3__ENABLE {0}    CONFIG.PSU__PMU__GPI4__ENABLE {0}    CONFIG.PSU__PMU__GPI5__ENABLE {0}    CONFIG.PSU__PMU__GPO0__ENABLE {0}    CONFIG.PSU__PMU__GPO1__ENABLE {0}    CONFIG.PSU__PMU__GPO2__ENABLE {0}    CONFIG.PSU__PMU__GPO3__ENABLE {0}    CONFIG.PSU__PMU__GPO4__ENABLE {0}    CONFIG.PSU__PMU__GPO5__ENABLE {0}    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1}    CONFIG.PSU__PMU__PLERROR__ENABLE {0}    CONFIG.PSU__PRESET_APPLIED {1}    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}    CONFIG.PSU__PROTECTION__SLAVES {      LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1    }    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333}    CONFIG.PSU__QSPI_COHERENCY {0}    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1}    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6}    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4}    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1}    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12}    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel}    CONFIG.PSU__SATA__LANE0__ENABLE {0}    CONFIG.PSU__SATA__LANE1__ENABLE {1}    CONFIG.PSU__SATA__LANE1__IO {GT Lane3}    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SATA__REF_CLK_FREQ {125}    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3}    CONFIG.PSU__SD1_COHERENCY {0}    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0}    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit}    CONFIG.PSU__SD1__GRP_CD__ENABLE {1}    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45}    CONFIG.PSU__SD1__GRP_POW__ENABLE {0}    CONFIG.PSU__SD1__GRP_WP__ENABLE {0}    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51}    CONFIG.PSU__SD1__RESET__ENABLE {0}    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0}    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0}    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SWDT0__RESET__ENABLE {0}    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0}    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__SWDT1__RESET__ENABLE {0}    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0}    CONFIG.PSU__TTC0__CLOCK__ENABLE {0}    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC1__CLOCK__ENABLE {0}    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC2__CLOCK__ENABLE {0}    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0}    CONFIG.PSU__TTC3__CLOCK__ENABLE {0}    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1}    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0}    CONFIG.PSU__UART0__BAUD_RATE {115200}    CONFIG.PSU__UART0__MODEM__ENABLE {0}    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19}    CONFIG.PSU__UART1__BAUD_RATE {<Select>}    CONFIG.PSU__UART1__MODEM__ENABLE {0}    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0}    CONFIG.PSU__UART1__PERIPHERAL__IO {<Select>}    CONFIG.PSU__USB0_COHERENCY {0}    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63}    CONFIG.PSU__USB0__REF_CLK_FREQ {26}    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2}    CONFIG.PSU__USB0__RESET__ENABLE {0}    CONFIG.PSU__USB1__RESET__ENABLE {0}    CONFIG.PSU__USB2_0__EMIO__ENABLE {0}    CONFIG.PSU__USB3_0__EMIO__ENABLE {0}    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1}    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2}    CONFIG.PSU__USB__RESET__MODE {Boot Pin}    CONFIG.PSU__USB__RESET__POLARITY {Active Low}    CONFIG.PSU__USE__IRQ0 {0}    CONFIG.PSU__USE__M_AXI_GP0 {1}    CONFIG.PSU__USE__M_AXI_GP1 {0}    CONFIG.PSU__USE__M_AXI_GP2 {0}    CONFIG.SUBPRESET1 {Custom}  ] $zynq_ultra_ps_e_0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
# connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
# connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins TimeController_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
# connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
# connect_bd_intf_net -intf_net DAC_Controller_0_m00_axis [get_bd_intf_pins DAC_Controller_0/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
# connect_bd_intf_net -intf_net DAC_Controller_1_m00_axis [get_bd_intf_pins DAC_Controller_1/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s01_axis]
# connect_bd_intf_net -intf_net DAC_Controller_2_m00_axis [get_bd_intf_pins DAC_Controller_2/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s02_axis]
# connect_bd_intf_net -intf_net DAC_Controller_3_m00_axis [get_bd_intf_pins DAC_Controller_3/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s03_axis]
# connect_bd_intf_net -intf_net DAC_Controller_4_m00_axis [get_bd_intf_pins DAC_Controller_4/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s10_axis]
# connect_bd_intf_net -intf_net DAC_Controller_5_m00_axis [get_bd_intf_pins DAC_Controller_5/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s11_axis]
# connect_bd_intf_net -intf_net DAC_Controller_6_m00_axis [get_bd_intf_pins DAC_Controller_6/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s12_axis]
# connect_bd_intf_net -intf_net DAC_Controller_7_m00_axis [get_bd_intf_pins DAC_Controller_7/m00_axis] [get_bd_intf_pins usp_rf_data_converter_0/s13_axis]
# connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins DAC_Controller_0/s_axi] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins DAC_Controller_1/s_axi] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins DAC_Controller_2/s_axi] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins DAC_Controller_3/s_axi] [get_bd_intf_pins axi_interconnect_0/M05_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins DAC_Controller_4/s_axi] [get_bd_intf_pins axi_interconnect_0/M06_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M07_AXI [get_bd_intf_pins DAC_Controller_5/s_axi] [get_bd_intf_pins axi_interconnect_0/M07_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M08_AXI [get_bd_intf_pins DAC_Controller_6/s_axi] [get_bd_intf_pins axi_interconnect_0/M08_AXI]
# connect_bd_intf_net -intf_net axi_interconnect_0_M09_AXI [get_bd_intf_pins DAC_Controller_7/s_axi] [get_bd_intf_pins axi_interconnect_0/M09_AXI]
# connect_bd_net -net RF3_CLKO_A_C_N_1 [get_bd_ports RF3_CLKO_A_C_N_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_n> is being overridden by the user with net <RF3_CLKO_A_C_N_1>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net RF3_CLKO_A_C_N_2 [get_bd_ports RF3_CLKO_A_C_N_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_n> is being overridden by the user with net <RF3_CLKO_A_C_N_2>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net RF3_CLKO_A_C_P_1 [get_bd_ports RF3_CLKO_A_C_P_228] [get_bd_pins usp_rf_data_converter_0/dac0_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac0_clk_p> is being overridden by the user with net <RF3_CLKO_A_C_P_1>. This pin will not be connected as a part of interface connection <dac0_clk>.
# connect_bd_net -net RF3_CLKO_A_C_P_2 [get_bd_ports RF3_CLKO_A_C_P_229] [get_bd_pins usp_rf_data_converter_0/dac1_clk_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/dac1_clk_p> is being overridden by the user with net <RF3_CLKO_A_C_P_2>. This pin will not be connected as a part of interface connection <dac1_clk>.
# connect_bd_net -net TimeController_0_auto_start [get_bd_pins DAC_Controller_0/auto_start] [get_bd_pins DAC_Controller_1/auto_start] [get_bd_pins DAC_Controller_2/auto_start] [get_bd_pins DAC_Controller_3/auto_start] [get_bd_pins DAC_Controller_4/auto_start] [get_bd_pins DAC_Controller_5/auto_start] [get_bd_pins DAC_Controller_6/auto_start] [get_bd_pins DAC_Controller_7/auto_start] [get_bd_pins TimeController_0/auto_start]
# connect_bd_net -net TimeController_0_counter [get_bd_pins DAC_Controller_0/counter] [get_bd_pins DAC_Controller_1/counter] [get_bd_pins DAC_Controller_2/counter] [get_bd_pins DAC_Controller_3/counter] [get_bd_pins DAC_Controller_4/counter] [get_bd_pins DAC_Controller_5/counter] [get_bd_pins DAC_Controller_6/counter] [get_bd_pins DAC_Controller_7/counter] [get_bd_pins TimeController_0/counter]
# connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins DAC_Controller_0/s_axi_aresetn] [get_bd_pins DAC_Controller_1/s_axi_aresetn] [get_bd_pins DAC_Controller_2/s_axi_aresetn] [get_bd_pins DAC_Controller_3/s_axi_aresetn] [get_bd_pins DAC_Controller_4/s_axi_aresetn] [get_bd_pins DAC_Controller_5/s_axi_aresetn] [get_bd_pins DAC_Controller_6/s_axi_aresetn] [get_bd_pins DAC_Controller_7/s_axi_aresetn] [get_bd_pins TimeController_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins usp_rf_data_converter_0/s_axi_aresetn] 
# connect_bd_net -net usp_rf_data_converter_0_vout00_n [get_bd_ports RFMC_DAC_00_N] [get_bd_pins usp_rf_data_converter_0/vout00_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_n> is being overridden by the user with net <usp_rf_data_converter_0_vout00_n>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout00_p [get_bd_ports RFMC_DAC_00_P] [get_bd_pins usp_rf_data_converter_0/vout00_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout00_p> is being overridden by the user with net <usp_rf_data_converter_0_vout00_p>. This pin will not be connected as a part of interface connection <vout00>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_n [get_bd_ports RFMC_DAC_01_N] [get_bd_pins usp_rf_data_converter_0/vout01_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_n> is being overridden by the user with net <usp_rf_data_converter_0_vout01_n>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout01_p [get_bd_ports RFMC_DAC_01_P] [get_bd_pins usp_rf_data_converter_0/vout01_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout01_p> is being overridden by the user with net <usp_rf_data_converter_0_vout01_p>. This pin will not be connected as a part of interface connection <vout01>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_n [get_bd_ports RFMC_DAC_02_N] [get_bd_pins usp_rf_data_converter_0/vout02_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_n> is being overridden by the user with net <usp_rf_data_converter_0_vout02_n>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout02_p [get_bd_ports RFMC_DAC_02_P] [get_bd_pins usp_rf_data_converter_0/vout02_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout02_p> is being overridden by the user with net <usp_rf_data_converter_0_vout02_p>. This pin will not be connected as a part of interface connection <vout02>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_n [get_bd_ports RFMC_DAC_03_N] [get_bd_pins usp_rf_data_converter_0/vout03_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_n> is being overridden by the user with net <usp_rf_data_converter_0_vout03_n>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout03_p [get_bd_ports RFMC_DAC_03_P] [get_bd_pins usp_rf_data_converter_0/vout03_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout03_p> is being overridden by the user with net <usp_rf_data_converter_0_vout03_p>. This pin will not be connected as a part of interface connection <vout03>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_n [get_bd_ports RFMC_DAC_04_N] [get_bd_pins usp_rf_data_converter_0/vout10_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_n> is being overridden by the user with net <usp_rf_data_converter_0_vout10_n>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout10_p [get_bd_ports RFMC_DAC_04_P] [get_bd_pins usp_rf_data_converter_0/vout10_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout10_p> is being overridden by the user with net <usp_rf_data_converter_0_vout10_p>. This pin will not be connected as a part of interface connection <vout10>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_n [get_bd_ports RFMC_DAC_05_N] [get_bd_pins usp_rf_data_converter_0/vout11_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_n> is being overridden by the user with net <usp_rf_data_converter_0_vout11_n>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout11_p [get_bd_ports RFMC_DAC_05_P] [get_bd_pins usp_rf_data_converter_0/vout11_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout11_p> is being overridden by the user with net <usp_rf_data_converter_0_vout11_p>. This pin will not be connected as a part of interface connection <vout11>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_n [get_bd_ports RFMC_DAC_06_N] [get_bd_pins usp_rf_data_converter_0/vout12_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_n> is being overridden by the user with net <usp_rf_data_converter_0_vout12_n>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout12_p [get_bd_ports RFMC_DAC_06_P] [get_bd_pins usp_rf_data_converter_0/vout12_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout12_p> is being overridden by the user with net <usp_rf_data_converter_0_vout12_p>. This pin will not be connected as a part of interface connection <vout12>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_n [get_bd_ports RFMC_DAC_07_N] [get_bd_pins usp_rf_data_converter_0/vout13_n]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_n> is being overridden by the user with net <usp_rf_data_converter_0_vout13_n>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net usp_rf_data_converter_0_vout13_p [get_bd_ports RFMC_DAC_07_P] [get_bd_pins usp_rf_data_converter_0/vout13_p]
WARNING: [BD 41-1306] The connection to interface pin </usp_rf_data_converter_0/vout13_p> is being overridden by the user with net <usp_rf_data_converter_0_vout13_p>. This pin will not be connected as a part of interface connection <vout13>.
# connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0  [get_bd_pins DAC_Controller_0/m00_axis_aclk] [get_bd_pins DAC_Controller_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins DAC_Controller_1/m00_axis_aclk] [get_bd_pins DAC_Controller_1/s_axi_aclk] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins DAC_Controller_2/m00_axis_aclk] [get_bd_pins DAC_Controller_2/s_axi_aclk] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins DAC_Controller_3/m00_axis_aclk] [get_bd_pins DAC_Controller_3/s_axi_aclk] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins DAC_Controller_4/m00_axis_aclk] [get_bd_pins DAC_Controller_4/s_axi_aclk] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins DAC_Controller_5/m00_axis_aclk] [get_bd_pins DAC_Controller_5/s_axi_aclk] [get_bd_pins axi_interconnect_0/M07_ACLK] [get_bd_pins DAC_Controller_6/m00_axis_aclk] [get_bd_pins DAC_Controller_6/s_axi_aclk] [get_bd_pins axi_interconnect_0/M08_ACLK] [get_bd_pins DAC_Controller_7/m00_axis_aclk] [get_bd_pins DAC_Controller_7/s_axi_aclk] [get_bd_pins axi_interconnect_0/M09_ACLK] [get_bd_pins TimeController_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
# connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# assign_bd_address -offset 0xA0000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
Slave segment '/DAC_Controller_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 4K ]>.
# assign_bd_address -offset 0xA0001000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
Slave segment '/DAC_Controller_1/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_1000 [ 4K ]>.
# assign_bd_address -offset 0xA0002000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
Slave segment '/DAC_Controller_2/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_2000 [ 4K ]>.
# assign_bd_address -offset 0xA0003000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
Slave segment '/DAC_Controller_3/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_3000 [ 4K ]>.
# assign_bd_address -offset 0xA0004000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
Slave segment '/DAC_Controller_4/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_4000 [ 4K ]>.
# assign_bd_address -offset 0xA0005000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
Slave segment '/DAC_Controller_5/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_5000 [ 4K ]>.
# assign_bd_address -offset 0xA0006000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
Slave segment '/DAC_Controller_6/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_6000 [ 4K ]>.
# assign_bd_address -offset 0xA0007000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
Slave segment '/DAC_Controller_7/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_7000 [ 4K ]>.
# assign_bd_address -offset 0xA0008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
Slave segment '/TimeController_0/s_axi/reg0' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_8000 [ 4K ]>.
# assign_bd_address -offset 0xA00C0000 -range 0x00040000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] -force
Slave segment '/usp_rf_data_converter_0/s_axi/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA00C_0000 [ 256K ]>.
# start_gui
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {125}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
startgroup
set_property -dict [list CONFIG.Axiclk_Freq {250} CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Sampling_Rate {4} CONFIG.DAC0_Refclk_Freq {4000.000} CONFIG.DAC0_Outclk_Freq {125.000} CONFIG.DAC0_Fabric_Freq {250.000} CONFIG.DAC1_PLL_Enable {false} CONFIG.DAC1_Sampling_Rate {4} CONFIG.DAC1_Refclk_Freq {4000.000} CONFIG.DAC1_Outclk_Freq {125.000} CONFIG.DAC1_Fabric_Freq {250.000}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 125000000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 125000000
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {250}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2815.953 ; gain = 973.836
endgroup
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins clk_wiz_0/reset]
create_project TTLx8_output E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output -part xczu28dr-ffvg1517-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3389.727 ; gain = 220.270
set_property board_part xilinx.com:zcu111:part0:1.4 [current_project]
current_project RFSoC_Main
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_USED {true} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_IN_FREQ {250} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {500} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {40.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true} CONFIG.OVERRIDE_MMCM {false} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {4} CONFIG.MMCM_CLKIN1_PERIOD {4.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {AUTO} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} CONFIG.PLL_CLKIN_PERIOD {4.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {78.198} CONFIG.CLKOUT1_PHASE_ERROR {85.928} CONFIG.AUTO_PRIMITIVE {BUFGCE_DIV}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'AUTO_PRIMITIVE' from 'MMCM' to 'BUFGCE_DIV' has been ignored for IP 'clk_wiz_0'
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
validate_bd_design
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(250000000) and /zynq_ultra_ps_e_0/pl_clk0(249997498)
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3555.363 ; gain = 142.535
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.PLL_CLKIN_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {97.082} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '4' to '10' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '4.000' to '10.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.0' to '10.000' has been ignored for IP 'clk_wiz_0'
endgroup
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_0/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_1/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_2/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_3/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_4/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_5/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_6/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/s_axi_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC_Controller_7/m00_axis_aclk have been updated from connected ip, but BD cell '/DAC_Controller_7' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </DAC_Controller_7> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /TimeController_0/s_axi_aclk have been updated from connected ip, but BD cell '/TimeController_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 249997498 
Please resolve any mismatches by directly setting properties on BD cell </TimeController_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3581.016 ; gain = 0.141
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
INFO: [BD 41-1662] The design 'RFSoC_Main_blk.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
Wrote  : <E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/ui/bd_1203c447.ui> 
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3734.016 ; gain = 64.930
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
file mkdir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output/TTLx8_output.srcs/sources_1/new
current_project TTLx8_output
close [ open E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output/TTLx8_output.srcs/sources_1/new/TTLx8_output.sv w ]
add_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/TTLx8_output/TTLx8_output.srcs/sources_1/new/TTLx8_output.sv
update_compile_order -fileset sources_1
current_project RFSoC_Main
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [BD 41-1662] The design 'RFSoC_Main_blk.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main\RFSoC_Main.srcs\sources_1\bd\RFSoC_Main_blk\RFSoC_Main_blk.bd> 
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/sim/RFSoC_Main_blk.v
VHDL Output written to : E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_Controller_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TimeController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] RFSoC_Main_blk_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_ds_0/RFSoC_Main_blk_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/ip/RFSoC_Main_blk_auto_pc_0/RFSoC_Main_blk_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk.hwh
Generated Block Design Tcl file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hw_handoff/RFSoC_Main_blk_bd.tcl
Generated Hardware Definition File E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/synth/RFSoC_Main_blk.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_2_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_5_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_6_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_DAC_Controller_7_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_TimeController_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_usp_rf_data_converter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP RFSoC_Main_blk_zynq_ultra_ps_e_0_0
[Sat Sep  9 20:03:14 2023] Launched RFSoC_Main_blk_zynq_ultra_ps_e_0_0_synth_1, RFSoC_Main_blk_DAC_Controller_3_0_synth_1, RFSoC_Main_blk_DAC_Controller_5_0_synth_1, RFSoC_Main_blk_DAC_Controller_1_0_synth_1, RFSoC_Main_blk_DAC_Controller_2_0_synth_1, RFSoC_Main_blk_usp_rf_data_converter_0_0_synth_1, RFSoC_Main_blk_xbar_0_synth_1, RFSoC_Main_blk_DAC_Controller_4_0_synth_1, RFSoC_Main_blk_DAC_Controller_7_0_synth_1, RFSoC_Main_blk_auto_pc_0_synth_1, RFSoC_Main_blk_clk_wiz_0_0_synth_1, RFSoC_Main_blk_DAC_Controller_0_0_synth_1, RFSoC_Main_blk_DAC_Controller_6_0_synth_1, RFSoC_Main_blk_proc_sys_reset_0_0_synth_1, RFSoC_Main_blk_TimeController_0_0_synth_1, RFSoC_Main_blk_auto_ds_0_synth_1, synth_1...
Run output will be captured here:
RFSoC_Main_blk_zynq_ultra_ps_e_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_zynq_ultra_ps_e_0_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_3_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_3_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_5_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_5_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_1_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_1_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_2_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_2_0_synth_1/runme.log
RFSoC_Main_blk_usp_rf_data_converter_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_usp_rf_data_converter_0_0_synth_1/runme.log
RFSoC_Main_blk_xbar_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_xbar_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_4_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_4_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_7_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_7_0_synth_1/runme.log
RFSoC_Main_blk_auto_pc_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_auto_pc_0_synth_1/runme.log
RFSoC_Main_blk_clk_wiz_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_clk_wiz_0_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_0_0_synth_1/runme.log
RFSoC_Main_blk_DAC_Controller_6_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_DAC_Controller_6_0_synth_1/runme.log
RFSoC_Main_blk_proc_sys_reset_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_proc_sys_reset_0_0_synth_1/runme.log
RFSoC_Main_blk_TimeController_0_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_TimeController_0_0_synth_1/runme.log
RFSoC_Main_blk_auto_ds_0_synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/RFSoC_Main_blk_auto_ds_0_synth_1/runme.log
synth_1: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/synth_1/runme.log
[Sat Sep  9 20:03:14 2023] Launched impl_1...
Run output will be captured here: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:08 ; elapsed = 00:02:28 . Memory (MB): peak = 4885.734 ; gain = 1149.398
current_project TTLx8_output
current_project RFSoC_Main
current_project TTLx8_output
close_project
open_run impl_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5047.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 23 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 7149.293 ; gain = 183.941
Restored from archive | CPU: 20.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 7149.293 ; gain = 183.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 7149.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1415 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1408 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances

open_run: Time (s): cpu = 00:02:04 ; elapsed = 00:01:55 . Memory (MB): peak = 7550.473 ; gain = 2618.809
open_report: Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 8912.633 ; gain = 800.391
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 21:19:47 2023...
