<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>358464082</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4960</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.717</twMinPer></twConstHead><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_26_31 (SLICE_X37Y128.C6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.717</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_31</twDest><twDel>8.521</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.530</twTotPathDel><twClkSkew dest = "0.948" src = "1.100">0.152</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P29</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;31&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW257</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_31</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>8.530</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.717</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_31</twDest><twDel>8.521</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.530</twTotPathDel><twClkSkew dest = "0.948" src = "1.100">0.152</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P29</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;31&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW257</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_31</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>8.530</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.717</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_31</twDest><twDel>8.521</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.530</twTotPathDel><twClkSkew dest = "0.948" src = "1.100">0.152</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_31</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P29</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y128.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;63&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;31&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW257</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_31</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>8.530</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_26_30 (SLICE_X39Y125.A6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.698</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_30</twDest><twDel>8.499</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.508</twTotPathDel><twClkSkew dest = "0.945" src = "1.100">0.155</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P28</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;30&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW243</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_30</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.882</twRouteDel><twTotDel>8.508</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.698</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_30</twDest><twDel>8.499</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.508</twTotPathDel><twClkSkew dest = "0.945" src = "1.100">0.155</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P28</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;30&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW243</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_30</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.882</twRouteDel><twTotDel>8.508</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.698</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_30</twDest><twDel>8.499</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.508</twTotPathDel><twClkSkew dest = "0.945" src = "1.100">0.155</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_30</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P28</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;62&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y125.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;30&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW243</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_30</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.882</twRouteDel><twTotDel>8.508</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_36_29 (SLICE_X45Y120.C6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.694</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_36_29</twDest><twDel>8.504</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.513</twTotPathDel><twClkSkew dest = "0.954" src = "1.100">0.146</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;29&gt;</twComp><twBEL>Core0/uALU/Res&lt;29&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_36_29</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>8.513</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.694</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_36_29</twDest><twDel>8.504</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.513</twTotPathDel><twClkSkew dest = "0.954" src = "1.100">0.146</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;29&gt;</twComp><twBEL>Core0/uALU/Res&lt;29&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_36_29</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>8.513</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.694</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_36_29</twDest><twDel>8.504</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.513</twTotPathDel><twClkSkew dest = "0.954" src = "1.100">0.146</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_7</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y39.A7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y39.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y40.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y41.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y42.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y42.P27</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.056</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y120.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;29&gt;</twComp><twBEL>Core0/uALU/Res&lt;29&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_36_29</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.887</twRouteDel><twTotDel>8.513</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM5 (RAMB36_X2Y32.ADDRBWRADDRL5), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.002</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_6</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM5</twDest><twDelConst>0.000</twDelConst><twDel>0.512</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.789" src = "0.462">-0.327</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_6</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y32.ADDRBWRADDRL5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y32.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM5</twComp><twBEL>CoreMem0/Mram_RAM5</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-25.2</twPctLog><twPctRoute>125.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM5 (RAMB36_X2Y32.ADDRBWRADDRU5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.004</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_6</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM5</twDest><twDelConst>0.000</twDelConst><twDel>0.514</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "0.789" src = "0.462">-0.327</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_6</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y32.ADDRBWRADDRU5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y32.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM5</twComp><twBEL>CoreMem0/Mram_RAM5</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-25.1</twPctLog><twPctRoute>125.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM12 (RAMB36_X2Y30.ADDRBWRADDRL4), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.015</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_5</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM12</twDest><twDelConst>0.000</twDelConst><twDel>0.528</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.792" src = "0.462">-0.330</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_5</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y149.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y30.ADDRBWRADDRL4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y30.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM12</twComp><twBEL>CoreMem0/Mram_RAM12</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.428</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-24.1</twPctLog><twPctRoute>124.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>159454</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3287</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.306</twMinOff></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_15_18 (SLICE_X37Y132.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>8.306</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">6.351</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y131.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;20&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C6</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_18</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>10.744</twRouteDel><twTotDel>11.896</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>7.881</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">6.351</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;20&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C2</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_18</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>10.414</twRouteDel><twTotDel>11.471</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>5.379</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">4.314</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_I181</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C3</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>Core0/ID_I&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_18</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>7.912</twRouteDel><twTotDel>8.969</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_15_19 (SLICE_X37Y132.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMaxDelay"><twOff>8.306</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_19</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">6.351</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y131.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;20&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C6</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_19</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>10.744</twRouteDel><twTotDel>11.896</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twOff>7.881</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_19</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">6.351</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;20&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C2</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_19</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>10.414</twRouteDel><twTotDel>11.471</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twOff>5.379</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_19</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_19</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">4.314</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_I181</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C3</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>Core0/ID_I&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_19</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>7.912</twRouteDel><twTotDel>8.969</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_19</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_15_20 (SLICE_X37Y132.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twOff>8.306</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_20</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">6.351</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y131.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;20&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C6</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_20</twBEL></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>10.744</twRouteDel><twTotDel>11.896</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="46"><twUnconstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twOff>7.881</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_20</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">6.351</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;20&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C2</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_20</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>10.414</twRouteDel><twTotDel>11.471</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="48"><twUnconstOffIn anchorID="49" twDataPathType="twDataPathMaxDelay"><twOff>5.379</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_15_20</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y160.B4</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">4.314</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_I181</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y181.C3</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">1.596</twDelInfo><twComp>Core0/ID_I&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_107_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.002</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_107_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_15&lt;21&gt;</twComp><twBEL>Core0/uRF/RegisterTable_15_20</twBEL></twPathDel><twLogDel>1.057</twLogDel><twRouteDel>7.912</twRouteDel><twTotDel>8.969</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_15_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y132.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.615</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_24 (SLICE_X7Y183.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twOff>-2.163</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_24</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_24</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>2.047</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_24</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.186</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_25 (SLICE_X7Y183.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstOffIn anchorID="53" twDataPathType="twDataPathMinDelay"><twOff>-2.163</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_25</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_25</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>2.047</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_25</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.186</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_26 (SLICE_X7Y183.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstOffIn anchorID="55" twDataPathType="twDataPathMinDelay"><twOff>-2.163</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_26</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y183.SR</twSite><twDelType>net</twDelType><twFanCnt>474</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y183.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_26</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>2.047</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>4.186</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="56" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.875</twMaxOff></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;24&gt; (B10.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>12.875</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y180.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.054</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N18</twComp><twBEL>Core0/Mmux_MemWriteData34_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>B10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>B10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>2.720</twLogDel><twRouteDel>6.155</twRouteDel><twTotDel>8.875</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>12.389</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y167.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y167.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>B10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>B10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>2.818</twLogDel><twRouteDel>5.571</twRouteDel><twTotDel>8.389</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>12.367</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y167.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>B10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>B10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>2.720</twLogDel><twRouteDel>5.647</twRouteDel><twTotDel>8.367</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;27&gt; (A12.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twOff>12.740</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y180.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.876</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y180.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_RegWE</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>2.716</twLogDel><twRouteDel>6.024</twRouteDel><twTotDel>8.740</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twOff>12.513</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y167.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y167.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>2.814</twLogDel><twRouteDel>5.699</twRouteDel><twTotDel>8.513</twTotDel><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twOff>12.494</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y167.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y167.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y166.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>A12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>A12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.407</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>2.716</twLogDel><twRouteDel>5.778</twRouteDel><twTotDel>8.494</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;26&gt; (A10.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>12.361</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y180.A2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.228</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y164.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>5.634</twRouteDel><twTotDel>8.361</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>11.412</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.121</twRouteDel><twTotDel>3.975</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y167.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.577</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y167.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.825</twLogDel><twRouteDel>4.587</twRouteDel><twTotDel>7.412</twTotDel><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twOff>11.347</twOff><twSrc BELType="RAM">CoreMem0/Mram_RAM14</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y30.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.314</twRouteDel><twTotDel>4.168</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twClkPath><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM14</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y30.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y30.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y164.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>MemReadData&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>4.261</twLogDel><twRouteDel>2.893</twRouteDel><twTotDel>7.154</twTotDel><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;14&gt; (F12.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.729</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_14</twSrc><twDest BELType="PAD">MemWData&lt;14&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_14</twSrc><twDest BELType='PAD'>MemWData&lt;14&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y165.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_14_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData123</twBEL></twPathDel><twPathDel><twSite>F12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>MemWData_14_OBUF</twComp></twPathDel><twPathDel><twSite>F12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>MemWData&lt;14&gt;</twComp><twBEL>MemWData_14_OBUF</twBEL><twBEL>MemWData&lt;14&gt;</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>2.120</twTotDel><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>4.253</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_6</twSrc><twDest BELType="PAD">MemWData&lt;14&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>1.607</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_6</twSrc><twDest BELType='PAD'>MemWData&lt;14&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y190.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y166.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData121</twComp><twBEL>Core0/Mmux_MemWriteData122</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>Core0/Mmux_MemWriteData121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_14_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData123</twBEL></twPathDel><twPathDel><twSite>F12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>MemWData_14_OBUF</twComp></twPathDel><twPathDel><twSite>F12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>MemWData&lt;14&gt;</twComp><twBEL>MemWData_14_OBUF</twBEL><twBEL>MemWData&lt;14&gt;</twBEL></twPathDel><twLogDel>1.437</twLogDel><twRouteDel>1.234</twRouteDel><twTotDel>2.671</twTotDel><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>4.474</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;14&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.459</twRouteDel><twTotDel>1.588</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;14&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData121</twComp><twBEL>Core0/Mmux_MemWriteData122</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y165.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>Core0/Mmux_MemWriteData121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_14_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData123</twBEL></twPathDel><twPathDel><twSite>F12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>MemWData_14_OBUF</twComp></twPathDel><twPathDel><twSite>F12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>MemWData&lt;14&gt;</twComp><twBEL>MemWData_14_OBUF</twBEL><twBEL>MemWData&lt;14&gt;</twBEL></twPathDel><twLogDel>1.437</twLogDel><twRouteDel>1.474</twRouteDel><twTotDel>2.911</twTotDel><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;13&gt; (E12.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstOffOut anchorID="82" twDataPathType="twDataPathMinDelay"><twOff>3.760</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_13</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_13</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y162.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>0.734</twRouteDel><twTotDel>2.151</twTotDel><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="83"><twUnconstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twOff>4.286</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.459</twRouteDel><twTotDel>1.588</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y164.D1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData101</twComp><twBEL>Core0/Mmux_MemWriteData102</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>Core0/Mmux_MemWriteData101</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>1.278</twRouteDel><twTotDel>2.723</twTotDel><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="85"><twUnconstOffOut anchorID="86" twDataPathType="twDataPathMinDelay"><twOff>4.317</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_5</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y190.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>1.607</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_5</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y190.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y164.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData101</twComp><twBEL>Core0/Mmux_MemWriteData102</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>Core0/Mmux_MemWriteData101</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>2.735</twTotDel><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;10&gt; (D11.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstOffOut anchorID="88" twDataPathType="twDataPathMinDelay"><twOff>3.866</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType="PAD">MemWData&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.466</twRouteDel><twTotDel>1.595</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType='PAD'>MemWData&lt;10&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y175.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y175.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData43</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y169.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData45</twBEL></twPathDel><twPathDel><twSite>D11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>MemWData_10_OBUF</twComp></twPathDel><twPathDel><twSite>D11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>MemWData&lt;10&gt;</twComp><twBEL>MemWData_10_OBUF</twBEL><twBEL>MemWData&lt;10&gt;</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>0.848</twRouteDel><twTotDel>2.296</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="89"><twUnconstOffOut anchorID="90" twDataPathType="twDataPathMinDelay"><twOff>4.179</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType="PAD">MemWData&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y180.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.466</twRouteDel><twTotDel>1.595</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType='PAD'>MemWData&lt;10&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y169.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData45</twBEL></twPathDel><twPathDel><twSite>D11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>MemWData_10_OBUF</twComp></twPathDel><twPathDel><twSite>D11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>MemWData&lt;10&gt;</twComp><twBEL>MemWData_10_OBUF</twBEL><twBEL>MemWData&lt;10&gt;</twBEL></twPathDel><twLogDel>1.420</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.609</twTotDel><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="91"><twUnconstOffOut anchorID="92" twDataPathType="twDataPathMinDelay"><twOff>4.359</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>484</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.459</twRouteDel><twTotDel>1.588</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;10&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData43</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y169.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y169.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData45</twBEL></twPathDel><twPathDel><twSite>D11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>MemWData_10_OBUF</twComp></twPathDel><twPathDel><twSite>D11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>MemWData&lt;10&gt;</twComp><twBEL>MemWData_10_OBUF</twBEL><twBEL>MemWData&lt;10&gt;</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>1.348</twRouteDel><twTotDel>2.796</twTotDel><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="93">0</twUnmetConstCnt><twDataSheet anchorID="94" twNameLen="15"><twSUH2ClkList anchorID="95" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.306</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.164</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="96" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "4.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.203" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "4.176" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.323" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "4.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "5.011" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.793" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "4.398" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.793" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "3.884" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.949" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "4.197" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.429" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "4.181" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.436" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "4.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.215" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "3.977" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.115" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "4.095" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.266" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "4.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "3.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.025" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "4.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.223" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "4.092" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.239" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.154" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.202" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.275" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.194" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.159" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.263" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.329" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.220" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.280" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.409" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "4.026" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.952" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "4.103" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.751" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "3.866" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.632" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "3.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.904" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "3.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.292" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.760" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.098" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.729" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.418" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "3.973" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.900" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "4.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.803" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.300" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "4.162" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.614" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.364" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.164" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.354" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.385" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.491" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.212" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "4.338" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.875" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.916" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "4.084" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.361" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "4.381" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.740" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "4.110" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "4.220" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.631" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "4.395" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.869" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "4.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.330" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "3.975" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.065" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.868" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.919" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "4.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "4.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.662" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "4.454" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.988" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "4.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.925" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "4.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "4.440" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.909" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "4.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.292" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "4.436" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "4.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.468" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "4.425" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "4.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "4.262" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.566" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "4.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.245" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="97" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.717</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="98"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>358624073</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16033</twConnCnt></twConstCov><twStats anchorID="99"><twMinPer>8.717</twMinPer><twFootnote number="1" /><twMaxFreq>114.718</twMaxFreq><twMinInBeforeClk>8.306</twMinInBeforeClk><twMaxOutBeforeClk>12.875</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr  4 12:54:31 2016 </twTimestamp></twFoot><twClientInfo anchorID="100"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 781 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
