Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 29 02:15:35 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.651        0.000                      0                  256        0.101        0.000                      0                  256        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.651        0.000                      0                  256        0.101        0.000                      0                  256        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.665ns (35.242%)  route 4.897ns (64.758%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.118    11.860 r  oled/pixel_data[4]_i_1/O
                         net (fo=5, routed)           0.778    12.638    oled_n_110
    SLICE_X33Y53         FDSE                                         r  pixel_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X33Y53         FDSE                                         r  pixel_data_reg[0]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y53         FDSE (Setup_fdse_C_S)       -0.631    14.289    pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 2.665ns (35.242%)  route 4.897ns (64.758%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.118    11.860 r  oled/pixel_data[4]_i_1/O
                         net (fo=5, routed)           0.778    12.638    oled_n_110
    SLICE_X33Y53         FDSE                                         r  pixel_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X33Y53         FDSE                                         r  pixel_data_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y53         FDSE (Setup_fdse_C_S)       -0.631    14.289    pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 2.665ns (35.769%)  route 4.786ns (64.231%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.118    11.860 r  oled/pixel_data[4]_i_1/O
                         net (fo=5, routed)           0.666    12.527    oled_n_110
    SLICE_X34Y52         FDSE                                         r  pixel_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X34Y52         FDSE                                         r  pixel_data_reg[2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y52         FDSE (Setup_fdse_C_S)       -0.726    14.194    pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.665ns (36.482%)  route 4.640ns (63.518%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.118    11.860 r  oled/pixel_data[4]_i_1/O
                         net (fo=5, routed)           0.521    12.381    oled_n_110
    SLICE_X37Y53         FDSE                                         r  pixel_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X37Y53         FDSE                                         r  pixel_data_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X37Y53         FDSE (Setup_fdse_C_S)       -0.631    14.289    pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 2.665ns (36.482%)  route 4.640ns (63.518%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.118    11.860 r  oled/pixel_data[4]_i_1/O
                         net (fo=5, routed)           0.521    12.381    oled_n_110
    SLICE_X37Y53         FDSE                                         r  pixel_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X37Y53         FDSE                                         r  pixel_data_reg[4]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X37Y53         FDSE (Setup_fdse_C_S)       -0.631    14.289    pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 2.795ns (37.104%)  route 4.738ns (62.896%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.124    11.866 r  oled/pixel_data[15]_i_5/O
                         net (fo=5, routed)           0.619    12.485    oled/pixel_data[15]_i_5_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.609 r  oled/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    12.609    oled_n_91
    SLICE_X44Y51         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.439    14.780    CLK_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)        0.029    14.953    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.795ns (37.298%)  route 4.699ns (62.702%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.124    11.866 r  oled/pixel_data[15]_i_5/O
                         net (fo=5, routed)           0.580    12.446    oled/pixel_data[15]_i_5_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.570 r  oled/pixel_data[13]_i_1/O
                         net (fo=1, routed)           0.000    12.570    oled_n_93
    SLICE_X39Y52         FDRE                                         r  pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pixel_data_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.029    14.950    pixel_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.795ns (37.076%)  route 4.744ns (62.924%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.124    11.866 r  oled/pixel_data[15]_i_5/O
                         net (fo=5, routed)           0.624    12.491    oled/pixel_data[15]_i_5_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.615 r  oled/pixel_data[12]_i_1/O
                         net (fo=1, routed)           0.000    12.615    oled_n_94
    SLICE_X42Y52         FDRE                                         r  pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.438    14.779    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  pixel_data_reg[12]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.077    15.000    pixel_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.795ns (37.090%)  route 4.741ns (62.910%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.124    11.866 r  oled/pixel_data[15]_i_5/O
                         net (fo=5, routed)           0.621    12.488    oled/pixel_data[15]_i_5_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.612 r  oled/pixel_data[14]_i_1/O
                         net (fo=1, routed)           0.000    12.612    oled_n_92
    SLICE_X42Y52         FDRE                                         r  pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.438    14.779    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  pixel_data_reg[14]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.081    15.004    pixel_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 board_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 2.795ns (37.228%)  route 4.713ns (62.772%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  board_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  board_x_pos_reg[2]/Q
                         net (fo=11, routed)          0.657     6.251    board_x_pos_reg_n_0_[2]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     6.802 r  current_state_reg[1]_i_25/O[1]
                         net (fo=2, routed)           0.809     7.611    oled/board_x_pos_reg[3][0]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.306     7.917 r  oled/pixel_data[4]_i_93/O
                         net (fo=1, routed)           0.474     8.390    oled/pixel_data[4]_i_93_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.897 r  oled/pixel_data_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.897    oled/pixel_data_reg[4]_i_57_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.125 r  oled/pixel_data_reg[4]_i_28/CO[2]
                         net (fo=1, routed)           0.757     9.883    oled/pixel_data349_in
    SLICE_X35Y39         LUT4 (Prop_lut4_I2_O)        0.313    10.196 f  oled/pixel_data[4]_i_9/O
                         net (fo=1, routed)           0.462    10.658    oled/pixel_data[4]_i_9_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.782 f  oled/pixel_data[4]_i_3/O
                         net (fo=3, routed)           0.961    11.742    oled/pixel_data[4]_i_3_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.124    11.866 r  oled/pixel_data[15]_i_5/O
                         net (fo=5, routed)           0.594    12.460    oled/pixel_data[15]_i_5_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.584 r  oled/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000    12.584    oled_n_95
    SLICE_X38Y52         FDRE                                         r  pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.436    14.777    CLK_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  pixel_data_reg[11]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.077    14.998    pixel_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  2.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.290ns (58.369%)  route 0.207ns (41.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.207     1.788    board_x_pos_reg_n_0_[5]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.937 r  board_x_pos_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    board_x_pos_reg[8]_i_1_n_5
    SLICE_X34Y33         FDRE                                         r  board_x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  board_x_pos_reg[7]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.836    board_x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.311ns (60.058%)  route 0.207ns (39.942%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.207     1.788    board_x_pos_reg_n_0_[5]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.958 r  board_x_pos_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    board_x_pos_reg[8]_i_1_n_4
    SLICE_X34Y33         FDRE                                         r  board_x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  board_x_pos_reg[8]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.836    board_x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.344ns (62.450%)  route 0.207ns (37.549%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.207     1.788    board_x_pos_reg_n_0_[5]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.938 r  board_x_pos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    board_x_pos_reg[8]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.991 r  board_x_pos_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.991    board_x_pos_reg[11]_i_3_n_7
    SLICE_X34Y34         FDRE                                         r  board_x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  board_x_pos_reg[9]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.837    board_x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 board_x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.291ns (52.083%)  route 0.268ns (47.917%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  board_x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  board_x_pos_reg[4]/Q
                         net (fo=12, routed)          0.268     1.849    board_x_pos_reg_n_0_[4]
    SLICE_X34Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.894 r  board_x_pos[8]_i_5/O
                         net (fo=1, routed)           0.000     1.894    board_x_pos[8]_i_5_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.999 r  board_x_pos_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    board_x_pos_reg[8]_i_1_n_6
    SLICE_X34Y33         FDRE                                         r  board_x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  board_x_pos_reg[6]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.134     1.836    board_x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.357ns (63.316%)  route 0.207ns (36.684%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.207     1.788    board_x_pos_reg_n_0_[5]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.938 r  board_x_pos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    board_x_pos_reg[8]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.004 r  board_x_pos_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.004    board_x_pos_reg[11]_i_3_n_5
    SLICE_X34Y34         FDRE                                         r  board_x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  board_x_pos_reg[11]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.837    board_x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 board_x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.380ns (64.754%)  route 0.207ns (35.246%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  board_x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  board_x_pos_reg[5]/Q
                         net (fo=12, routed)          0.207     1.788    board_x_pos_reg_n_0_[5]
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.938 r  board_x_pos_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.938    board_x_pos_reg[8]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.027 r  board_x_pos_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.027    board_x_pos_reg[11]_i_3_n_6
    SLICE_X34Y34         FDRE                                         r  board_x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  board_x_pos_reg[10]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.134     1.837    board_x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 bounce_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  bounce_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  bounce_counter_reg[24]/Q
                         net (fo=4, routed)           0.068     1.674    bounce_counter_reg[24]
    SLICE_X30Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.803 r  bounce_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    bounce_counter_reg[24]_i_1_n_6
    SLICE_X30Y35         FDRE                                         r  bounce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.134     1.576    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  bounce_counter_reg[28]/Q
                         net (fo=4, routed)           0.068     1.674    bounce_counter_reg[28]
    SLICE_X30Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.803 r  bounce_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    bounce_counter_reg[28]_i_1_n_6
    SLICE_X30Y36         FDRE                                         r  bounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.827     1.954    CLK_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.134     1.576    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.559     1.442    CLK_IBUF_BUFG
    SLICE_X30Y34         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  bounce_counter_reg[20]/Q
                         net (fo=3, routed)           0.068     1.674    bounce_counter_reg[20]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.803 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    bounce_counter_reg[20]_i_1_n_6
    SLICE_X30Y34         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X30Y34         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.134     1.576    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[12]/Q
                         net (fo=4, routed)           0.079     1.683    bounce_counter_reg[12]
    SLICE_X30Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.812 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    bounce_counter_reg[12]_i_1_n_6
    SLICE_X30Y32         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y44   ball_move_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y42   ball_move_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y42   ball_move_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   board_x_pos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   board_x_pos_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X34Y32   board_x_pos_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y32   board_x_pos_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y32   board_x_pos_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y33   board_x_pos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   ball_move_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   ball_move_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   ball_move_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   ball_move_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   ball_move_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   ball_move_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   ball_move_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   ball_move_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   ball_move_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   ball_move_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   board_x_pos_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   board_x_pos_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   board_x_pos_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   board_x_pos_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y33   board_x_pos_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   board_x_pos_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   ball_move_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   ball_move_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   ball_move_counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   bounce_counter_reg[12]/C



