============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 22 2023  04:23:41 pm
  Module:                 ORCA_TOP
  Operating conditions:   _nominal_ 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: MET (29 ps) Setup Check with Pin I_RISC_CORE/R_31/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_31/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    2147                  
             Slack:=      29                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
    122    1456    54      3  3.2  OR3X1_LVT    I_RISC_CORE/g60228/Y                        
    114    1570    28      3  3.2  NOR3X2_RVT   I_RISC_CORE/g60188/Y                        
     45    1615    48      2  2.2  NAND2X0_RVT  I_RISC_CORE/g60146/Y                        
    157    1772    50      3  3.3  OR3X1_LVT    I_RISC_CORE/g60124/Y                        
    142    1914    28      1  0.8  OAI21X1_RVT  I_RISC_CORE/g60099/Y                        
     54    1969    36      2  1.9  AO21X1_RVT   I_RISC_CORE/g60094/Y                        
     48    2017    51      1  1.0  NAND3X0_RVT  I_RISC_CORE/g60089/Y                        
    128    2145    21      1  4.1  NOR3X0_RVT   I_RISC_CORE/g60054/Y                        
      2    2147     -      1    -  SDFFARX1_RVT I_RISC_CORE/R_31/D                          
#-------------------------------------------------------------------------------------------



Path 2: MET (97 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-    2075                  
             Slack:=      97                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
    116     420    77      6  8.3  AND2X1_LVT   I_RISC_CORE/g61094/Y                        
    116     535    69      4  6.7  HADDX1_LVT   I_RISC_CORE/g60679/C1                       
     98     633    48      1  1.5  HADDX1_LVT   I_RISC_CORE/g60565/C1                       
    156     789    55      2  2.0  XNOR2X1_LVT  I_RISC_CORE/g60519/Y                        
     77     866    38      4  3.7  AND2X1_RVT   I_RISC_CORE/g60485/Y                        
    122     988    32      2  1.5  OAI21X1_RVT  I_RISC_CORE/g60440/Y                        
    101    1089    34      2  3.9  OA22X1_RVT   I_RISC_CORE/g60382/Y                        
    138    1228    43      1  0.9  OR3X1_LVT    I_RISC_CORE/g60183/Y                        
     43    1271    34      1  0.8  NAND3X0_RVT  I_RISC_CORE/g60178/Y                        
     60    1331    39      2  4.5  AO21X1_RVT   I_RISC_CORE/g60166/Y                        
     94    1425    38      1  3.1  AO22X1_RVT   I_RISC_CORE/g60140/Y                        
    105    1531    48      1  2.1  FADDX1_RVT   I_RISC_CORE/g60092/CO                       
    113    1644    52      2  3.3  FADDX1_RVT   I_RISC_CORE/g60082/CO                       
     97    1741    37      2  2.1  AO22X1_RVT   I_RISC_CORE/g60075/Y                        
     92    1832    37      1  1.8  AO22X1_RVT   I_RISC_CORE/g60068/Y                        
     98    1930    62      1  1.1  XNOR3X1_RVT  I_RISC_CORE/g60061/Y                        
     72    2002    31      2  1.7  AND2X1_RVT   I_RISC_CORE/g60057/Y                        
     72    2074    30      1  1.6  OA21X1_RVT   I_RISC_CORE/g60053/Y                        
      1    2075     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D   
#-------------------------------------------------------------------------------------------



Path 3: MET (121 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    2055                  
             Slack:=     121                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK 
    311     311    88     14 21.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/Q   
     72     384    66      6  5.3  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61240/Y             
     87     470    27      2  1.7  AND2X1_RVT   I_RISC_CORE/g61009/Y                        
     86     557    30      2  2.0  AO21X1_RVT   I_RISC_CORE/g60817/Y                        
     91     648    36      4  5.1  AO21X1_RVT   I_RISC_CORE/g60671/Y                        
     84     731    33      3  2.9  OA21X1_RVT   I_RISC_CORE/g60581/Y                        
    131     862    53      4  4.9  AO21X1_LVT   I_RISC_CORE/g60521/Y                        
     60     923    49      3  2.5  INVX1_LVT    I_RISC_CORE/g60513/Y                        
     81    1004    30      1  1.1  OA21X1_RVT   I_RISC_CORE/g60461/Y                        
     78    1081    55      3  3.5  OR2X1_LVT    I_RISC_CORE/g60428/Y                        
     86    1168    19      1  1.0  NOR2X0_RVT   I_RISC_CORE/g60389/Y                        
     75    1243    26      1  1.1  OA21X1_RVT   I_RISC_CORE/g60327/Y                        
    132    1375    63      6  8.3  OA21X1_LVT   I_RISC_CORE/g60302/Y                        
    121    1496    48      1  1.6  OR3X1_LVT    I_RISC_CORE/g60266/Y                        
    125    1621    43      3  2.8  XNOR2X1_RVT  I_RISC_CORE/g61155/Y                        
    104    1726    43      1  0.8  OR3X1_LVT    I_RISC_CORE/g60212/Y                        
    122    1847    32      1  0.7  AO221X1_RVT  I_RISC_CORE/g60165/Y                        
     92    1939    44      2  2.9  AND4X1_RVT   I_RISC_CORE/g60147/Y                        
    113    2052    21      1  5.0  AOI21X1_RVT  I_RISC_CORE/g60119/Y                        
      3    2055     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D    
#-------------------------------------------------------------------------------------------



Path 4: MET (127 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    2050                  
             Slack:=     127                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/CLK 
    284     284    70     11 13.3  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/Q   
    132     416    43      4  3.3  OR2X1_LVT    I_RISC_CORE/g61017/Y                        
     98     514    43      4  3.6  OR2X1_LVT    I_RISC_CORE/g60874/Y                        
     89     603    34      2  2.8  OA21X1_RVT   I_RISC_CORE/g60702/Y                        
     59     662    21      1  0.9  AND2X1_RVT   I_RISC_CORE/g60625/Y                        
     73     735    30      2  1.5  OA21X1_RVT   I_RISC_CORE/g60580/Y                        
     72     806    26      1  0.7  OA21X1_RVT   I_RISC_CORE/g60518/Y                        
     96     902    67      7  7.6  AO21X1_LVT   I_RISC_CORE/g60501/Y                        
     81     983    25      1  1.2  AND2X1_RVT   I_RISC_CORE/g60466/Y                        
    136    1120    46      3  3.7  XNOR2X1_RVT  I_RISC_CORE/g61317/Y                        
     97    1216    43      1  1.0  AND2X2_LVT   I_RISC_CORE/g61319/Y                        
     78    1294    26      1  1.6  OA21X1_RVT   I_RISC_CORE/g60342/Y                        
    121    1415    54      3  3.8  OA21X1_LVT   I_RISC_CORE/g60293/Y                        
     58    1473    45      3  3.2  INVX1_LVT    I_RISC_CORE/g60286/Y                        
     87    1560    39      1  1.2  OA221X1_RVT  I_RISC_CORE/g60268/Y                        
    124    1684    36      2  2.4  HADDX1_RVT   I_RISC_CORE/g61232/SO                       
    102    1787    43      1  0.8  OR3X1_LVT    I_RISC_CORE/g60210/Y                        
     92    1879    39      1  0.7  AND4X1_RVT   I_RISC_CORE/g60158/Y                        
     90    1968    34      2  8.0  AND3X1_RVT   I_RISC_CORE/g60139/Y                        
     80    2049    19      1  1.1  NOR2X0_RVT   I_RISC_CORE/g60116/Y                        
      1    2050     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D    
#-------------------------------------------------------------------------------------------



Path 5: MET (169 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    2008                  
             Slack:=     169                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
    122    1456    54      3  3.2  OR3X1_LVT    I_RISC_CORE/g60228/Y                        
     41    1496    32      2  1.8  INVX1_RVT    I_RISC_CORE/g60218/Y                        
     44    1541    57      2  2.5  NAND2X0_RVT  I_RISC_CORE/g60206/Y                        
     98    1638    24      1  0.8  AO22X1_RVT   I_RISC_CORE/g60174/Y                        
     55    1693    20      1  1.5  AND2X1_RVT   I_RISC_CORE/g60159/Y                        
     68    1761    39      1  1.0  OA221X1_RVT  I_RISC_CORE/g60135/Y                        
     91    1852    40      1  1.1  AND4X1_RVT   I_RISC_CORE/g60091/Y                        
     77    1929    31      2  2.8  OA21X1_RVT   I_RISC_CORE/g60086/Y                        
     78    2007    19      1  1.0  NOR2X0_RVT   I_RISC_CORE/g60084/Y                        
      0    2008     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D   
#-------------------------------------------------------------------------------------------



Path 6: MET (174 ps) Setup Check with Pin I_RISC_CORE/R_30/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_30/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1996                  
             Slack:=     174                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
    116     420    77      6  8.3  AND2X1_LVT   I_RISC_CORE/g61094/Y                        
    116     535    69      4  6.7  HADDX1_LVT   I_RISC_CORE/g60679/C1                       
     98     633    48      1  1.5  HADDX1_LVT   I_RISC_CORE/g60565/C1                       
    156     789    55      2  2.0  XNOR2X1_LVT  I_RISC_CORE/g60519/Y                        
     77     866    38      4  3.7  AND2X1_RVT   I_RISC_CORE/g60485/Y                        
    122     988    32      2  1.5  OAI21X1_RVT  I_RISC_CORE/g60440/Y                        
    101    1089    34      2  3.9  OA22X1_RVT   I_RISC_CORE/g60382/Y                        
    138    1228    43      1  0.9  OR3X1_LVT    I_RISC_CORE/g60183/Y                        
     43    1271    34      1  0.8  NAND3X0_RVT  I_RISC_CORE/g60178/Y                        
     60    1331    39      2  4.5  AO21X1_RVT   I_RISC_CORE/g60166/Y                        
     94    1425    38      1  3.1  AO22X1_RVT   I_RISC_CORE/g60140/Y                        
    105    1531    48      1  2.1  FADDX1_RVT   I_RISC_CORE/g60092/CO                       
    113    1644    52      2  3.3  FADDX1_RVT   I_RISC_CORE/g60082/CO                       
     97    1741    37      2  2.1  AO22X1_RVT   I_RISC_CORE/g60075/Y                        
     62    1803    29      2  1.9  OR2X1_RVT    I_RISC_CORE/g60070/Y                        
     98    1900    36      1  0.9  AO221X1_RVT  I_RISC_CORE/g60060/Y                        
     94    1994    42      2  4.7  AND4X1_RVT   I_RISC_CORE/g60058/Y                        
      2    1996     -      2    -  SDFFASX1_RVT I_RISC_CORE/R_30/D                          
#-------------------------------------------------------------------------------------------



Path 7: MET (181 ps) Setup Check with Pin I_RISC_CORE/R_34/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_34/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1995                  
             Slack:=     181                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
    116     420    77      6  8.3  AND2X1_LVT   I_RISC_CORE/g61094/Y                        
    116     535    69      4  6.7  HADDX1_LVT   I_RISC_CORE/g60679/C1                       
     98     633    48      1  1.5  HADDX1_LVT   I_RISC_CORE/g60565/C1                       
    156     789    55      2  2.0  XNOR2X1_LVT  I_RISC_CORE/g60519/Y                        
     77     866    38      4  3.7  AND2X1_RVT   I_RISC_CORE/g60485/Y                        
    122     988    32      2  1.5  OAI21X1_RVT  I_RISC_CORE/g60440/Y                        
    101    1089    34      2  3.9  OA22X1_RVT   I_RISC_CORE/g60382/Y                        
    138    1228    43      1  0.9  OR3X1_LVT    I_RISC_CORE/g60183/Y                        
     43    1271    34      1  0.8  NAND3X0_RVT  I_RISC_CORE/g60178/Y                        
     60    1331    39      2  4.5  AO21X1_RVT   I_RISC_CORE/g60166/Y                        
     94    1425    38      1  3.1  AO22X1_RVT   I_RISC_CORE/g60140/Y                        
    105    1531    48      1  2.1  FADDX1_RVT   I_RISC_CORE/g60092/CO                       
    113    1644    52      2  3.3  FADDX1_RVT   I_RISC_CORE/g60082/CO                       
     97    1741    37      2  2.1  AO22X1_RVT   I_RISC_CORE/g60075/Y                        
     62    1803    29      2  1.9  OR2X1_RVT    I_RISC_CORE/g60070/Y                        
     98    1900    36      1  0.9  AO221X1_RVT  I_RISC_CORE/g60060/Y                        
     94    1994    42      2  4.7  AND4X1_RVT   I_RISC_CORE/g60058/Y                        
      1    1995     -      2    -  SDFFX1_RVT   I_RISC_CORE/R_34/D                          
#-------------------------------------------------------------------------------------------



Path 8: MET (198 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1978                  
             Slack:=     198                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
    122    1456    54      3  3.2  OR3X1_LVT    I_RISC_CORE/g60228/Y                        
    114    1570    28      3  3.2  NOR3X2_RVT   I_RISC_CORE/g60188/Y                        
     45    1615    48      2  2.2  NAND2X0_RVT  I_RISC_CORE/g60146/Y                        
     66    1681    24      2  1.3  OR2X1_RVT    I_RISC_CORE/g60132/Y                        
     55    1736    59      1  1.1  NAND2X0_LVT  I_RISC_CORE/g60118/Y                        
    139    1875    28      2  2.9  AOI221X1_RVT I_RISC_CORE/g60072/Y                        
    103    1977    21      1  1.4  AOI21X1_RVT  I_RISC_CORE/g60065/Y                        
      1    1978     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D   
#-------------------------------------------------------------------------------------------



Path 9: MET (219 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
         Data Path:-    1982                  
             Slack:=     219                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
    122    1456    54      3  3.2  OR3X1_LVT    I_RISC_CORE/g60228/Y                        
    114    1570    28      3  3.2  NOR3X2_RVT   I_RISC_CORE/g60188/Y                        
     21    1591    20      1  0.9  INVX1_LVT    I_RISC_CORE/g60155/Y                        
     56    1647    26      2  1.8  OR2X1_RVT    I_RISC_CORE/g60148/Y                        
     60    1708    27      2  2.0  OR2X1_RVT    I_RISC_CORE/g60129/Y                        
     24    1732    18      1  0.7  INVX1_RVT    I_RISC_CORE/g60125/Y                        
     99    1831    34      1  1.1  OA221X1_RVT  I_RISC_CORE/g60073/Y                        
     73    1904    37      2  2.8  OA21X1_RVT   I_RISC_CORE/g60067/Y                        
     26    1930    23      1  1.1  INVX0_RVT    I_RISC_CORE/g60066/Y                        
     51    1981    22      1  0.7  AND2X1_RVT   I_RISC_CORE/g60062/Y                        
      0    1982     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D   
#-------------------------------------------------------------------------------------------



Path 10: MET (402 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1772                  
             Slack:=     402                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
    122    1456    54      3  3.2  OR3X1_LVT    I_RISC_CORE/g60228/Y                        
    114    1570    28      3  3.2  NOR3X2_RVT   I_RISC_CORE/g60188/Y                        
     50    1619    30      1  0.7  AO21X1_RVT   I_RISC_CORE/g2/Y                            
     92    1712    43      2  2.9  AO221X1_RVT  I_RISC_CORE/g60085/Y                        
     60    1772    25      1  1.0  AND2X1_RVT   I_RISC_CORE/g60080/Y                        
      0    1772     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D   
#-------------------------------------------------------------------------------------------



Path 11: MET (410 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1764                  
             Slack:=     410                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
    116     420    77      6  8.3  AND2X1_LVT   I_RISC_CORE/g61094/Y                        
    116     535    69      4  6.7  HADDX1_LVT   I_RISC_CORE/g60679/C1                       
     98     633    48      1  1.5  HADDX1_LVT   I_RISC_CORE/g60565/C1                       
    155     788    60      2  2.0  XNOR2X1_LVT  I_RISC_CORE/g60519/Y                        
     84     872    33      4  3.6  AND2X1_RVT   I_RISC_CORE/g60485/Y                        
    126     998    32      2  1.5  OAI21X1_RVT  I_RISC_CORE/g60440/Y                        
     90    1089    36      2  3.9  OA22X1_RVT   I_RISC_CORE/g60382/Y                        
     81    1170    81      2  2.8  NAND3X0_RVT  I_RISC_CORE/g60248/Y                        
    121    1290    33      2  3.2  AO21X1_RVT   I_RISC_CORE/g60207/Y                        
     86    1376    29      1  1.4  AO21X1_RVT   I_RISC_CORE/g60172/Y                        
    111    1487    53      2  2.1  MUX21X1_RVT  I_RISC_CORE/g60152/Y                        
    111    1598    44      1  1.1  OR3X1_LVT    I_RISC_CORE/g60133/Y                        
     48    1646    45      1  0.9  NAND4X0_RVT  I_RISC_CORE/g60122/Y                        
     62    1708    35      2  2.6  AO21X1_RVT   I_RISC_CORE/g60103/Y                        
     56    1764    25      1  1.1  AND2X1_RVT   I_RISC_CORE/g60098/Y                        
      1    1764     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D    
#-------------------------------------------------------------------------------------------



Path 12: MET (421 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1755                  
             Slack:=     421                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
     51    1385    43      3  2.5  INVX1_LVT    I_RISC_CORE/g60259/Y                        
     50    1435    59      2  3.0  NAND2X0_RVT  I_RISC_CORE/g60246/Y                        
    131    1566    31      1  1.0  AO221X1_RVT  I_RISC_CORE/g60214/Y                        
    102    1669    46      2  3.8  AND4X1_RVT   I_RISC_CORE/g60130/Y                        
     86    1754    19      1  1.1  NOR2X0_RVT   I_RISC_CORE/g60115/Y                        
      1    1755     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D    
#-------------------------------------------------------------------------------------------



Path 13: MET (470 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1706                  
             Slack:=     470                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
     87    1421    24      2  1.7  NOR2X0_RVT   I_RISC_CORE/g60257/Y                        
    103    1524    21      1  0.8  AOI22X1_RVT  I_RISC_CORE/g60211/Y                        
     97    1621    44      2  2.8  OA221X1_RVT  I_RISC_CORE/g60123/Y                        
     85    1706    19      1  0.9  NOR2X0_RVT   I_RISC_CORE/g60108/Y                        
      0    1706     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D    
#-------------------------------------------------------------------------------------------



Path 14: MET (525 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1650                  
             Slack:=     525                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
     95     687    38      3  4.5  OA21X1_RVT   I_RISC_CORE/g60543/Y                        
     84     771    32      2  2.2  OA21X1_RVT   I_RISC_CORE/g60499/Y                        
     89     859    33      2  2.4  AO21X1_RVT   I_RISC_CORE/g60425/Y                        
     83     942    34      2  2.1  OA21X1_RVT   I_RISC_CORE/g60372/Y                        
    150    1092    60      2  2.6  XNOR2X1_LVT  I_RISC_CORE/g60345/Y                        
    124    1216    51      3  2.8  OR3X1_LVT    I_RISC_CORE/g60316/Y                        
    118    1334    41      3  3.0  OR2X1_LVT    I_RISC_CORE/g60271/Y                        
     51    1385    43      3  2.5  INVX1_LVT    I_RISC_CORE/g60259/Y                        
     50    1435    59      2  3.0  NAND2X0_RVT  I_RISC_CORE/g60246/Y                        
     58    1494    48      1  1.0  NAND4X0_RVT  I_RISC_CORE/g60169/Y                        
     94    1587    44      2  5.0  AO221X1_RVT  I_RISC_CORE/g60151/Y                        
     61    1649    25      1  1.6  AND2X1_RVT   I_RISC_CORE/g60126/Y                        
      1    1650     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D    
#-------------------------------------------------------------------------------------------



Path 15: MET (577 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1096                  
       Uncertainty:-     100                  
     Required Time:=    1204                  
      Launch Clock:-       0                  
         Data Path:-     627                  
             Slack:=     577                  

#-----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                               
#  (ps)   (ps)   (ps)        (fF)                                                                                       
#-----------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK                     
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q                       
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                    
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                    
    119     626    39      6  8.2  NOR2X0_RVT   I_RISC_CORE/g60771/Y                                                    
      1     627     -      6    -  CGLPPRX2_HVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (582 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1090                  
       Uncertainty:-     100                  
     Required Time:=    1210                  
      Launch Clock:-       0                  
         Data Path:-     628                  
             Slack:=     582                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                         
#---------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                      
     47     482    41      3  2.2  INVX1_RVT    I_RISC_CORE/g60967/Y                                      
     58     540    51      2  1.7  NAND2X0_RVT  I_RISC_CORE/g60858/Y                                      
     88     628    18      1  0.7  NOR2X0_RVT   I_RISC_CORE/g60750/Y                                      
      0     628     -      1    -  CGLPPRX2_HVT I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN 
#---------------------------------------------------------------------------------------------------------



Path 17: MET (594 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-    1581                  
             Slack:=     594                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK    
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q      
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                   
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                   
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                   
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                   
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                   
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                   
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                   
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                   
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                   
    198    1212    92      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                   
     92    1305    46      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                   
     70    1375    33      3  2.7  AND2X1_RVT   I_RISC_CORE/g60398/Y                                   
     75    1450    20      1  1.0  AOI21X1_RVT  I_RISC_CORE/g60377/Y                                   
    130    1580    22      1  1.8  OAI221X1_RVT I_RISC_CORE/g60332/Y                                   
      1    1581     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D 
#------------------------------------------------------------------------------------------------------



Path 18: MET (595 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-    1580                  
             Slack:=     595                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                         
#---------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK       
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q         
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                      
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                      
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                      
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                      
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                      
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                      
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                      
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                      
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                      
    198    1212    92      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                      
     92    1305    46      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                      
     70    1375    33      3  2.7  AND2X1_RVT   I_RISC_CORE/g60398/Y                                      
     80    1454    23      2  1.9  NOR2X0_RVT   I_RISC_CORE/g60369/Y                                      
    124    1578    23      1  1.7  OAI222X1_RVT I_RISC_CORE/g60343/Y                                      
      1    1580     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D 
#---------------------------------------------------------------------------------------------------------



Path 19: MET (598 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     137                  
       Uncertainty:-     100                  
     Required Time:=    2163                  
      Launch Clock:-       0                  
         Data Path:-    1564                  
             Slack:=     598                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    126    1564    42      1  1.1  AO222X1_RVT  I_RISC_CORE/g60339/Y                                     
      1    1564     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D 
#--------------------------------------------------------------------------------------------------------



Path 20: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1565                  
             Slack:=     603                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    127    1565    42      1  1.1  AO222X1_RVT  I_RISC_CORE/g60325/Y                                     
      1    1565     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D 
#--------------------------------------------------------------------------------------------------------



Path 21: MET (603 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1565                  
             Slack:=     603                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    127    1564    42      1  0.9  AO222X1_RVT  I_RISC_CORE/g60336/Y                                     
      0    1565     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D 
#--------------------------------------------------------------------------------------------------------



Path 22: MET (604 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1564                  
             Slack:=     604                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    126    1564    42      1  0.8  AO222X1_RVT  I_RISC_CORE/g60337/Y                                     
      0    1564     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D 
#--------------------------------------------------------------------------------------------------------



Path 23: MET (604 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1564                  
             Slack:=     604                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    126    1564    42      1  0.9  AO222X1_RVT  I_RISC_CORE/g60338/Y                                     
      0    1564     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D 
#--------------------------------------------------------------------------------------------------------



Path 24: MET (604 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1564                  
             Slack:=     604                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    126    1564    42      1  0.9  AO222X1_RVT  I_RISC_CORE/g60340/Y                                     
      0    1564     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D 
#--------------------------------------------------------------------------------------------------------



Path 25: MET (604 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1564                  
             Slack:=     604                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    126    1564    42      1  1.1  AO222X1_RVT  I_RISC_CORE/g60341/Y                                     
      0    1564     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D 
#--------------------------------------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.



Path 26: MET (604 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    2168                  
      Launch Clock:-       0                  
         Data Path:-    1564                  
             Slack:=     604                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK      
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q        
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                     
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                     
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                     
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                     
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                     
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                     
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                     
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                     
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                     
     72    1087    50      1  1.0  NAND2X0_RVT  I_RISC_CORE/g60450/Y                                     
     51    1137    52      1  0.7  NAND3X0_RVT  I_RISC_CORE/g60436/Y                                     
    137    1274    75      9 15.5  AND3X1_LVT   I_RISC_CORE/g60415/Y                                     
    163    1438    76      8  9.4  NOR2X0_LVT   I_RISC_CORE/g60373/Y                                     
    126    1563    42      1  0.9  AO222X1_RVT  I_RISC_CORE/g60335/Y                                     
      0    1564     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D 
#--------------------------------------------------------------------------------------------------------



Path 27: MET (615 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-    1560                  
             Slack:=     615                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK    
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q      
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                   
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                   
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                   
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                   
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                   
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                   
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                   
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                   
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                   
    198    1212    92      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                   
     92    1305    46      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                   
    129    1434    25      1  0.7  AOI221X1_RVT I_RISC_CORE/g60375/Y                                   
    124    1559    23      1  1.3  OAI222X1_RVT I_RISC_CORE/g60326/Y                                   
      1    1560     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D 
#------------------------------------------------------------------------------------------------------



Path 28: MET (626 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    2176                  
      Launch Clock:-       0                  
         Data Path:-    1551                  
             Slack:=     626                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK 
    311     311    88     14 21.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/Q   
     72     384    66      6  5.3  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61240/Y             
     87     470    27      2  1.7  AND2X1_RVT   I_RISC_CORE/g61009/Y                        
     86     557    30      2  2.0  AO21X1_RVT   I_RISC_CORE/g60817/Y                        
     91     648    36      4  5.1  AO21X1_RVT   I_RISC_CORE/g60671/Y                        
     84     731    33      3  2.9  OA21X1_RVT   I_RISC_CORE/g60581/Y                        
    131     862    53      4  4.9  AO21X1_LVT   I_RISC_CORE/g60521/Y                        
     60     923    49      3  2.5  INVX1_LVT    I_RISC_CORE/g60513/Y                        
     81    1004    30      1  1.1  OA21X1_RVT   I_RISC_CORE/g60461/Y                        
     78    1081    55      3  3.5  OR2X1_LVT    I_RISC_CORE/g60428/Y                        
     86    1168    19      1  1.0  NOR2X0_RVT   I_RISC_CORE/g60389/Y                        
     75    1243    26      1  1.1  OA21X1_RVT   I_RISC_CORE/g60327/Y                        
    132    1375    63      6  8.3  OA21X1_LVT   I_RISC_CORE/g60302/Y                        
     95    1470    31      2  5.7  OA21X1_RVT   I_RISC_CORE/g60256/Y                        
     80    1550    19      1  1.2  NOR2X0_RVT   I_RISC_CORE/g60220/Y                        
      1    1551     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D    
#-------------------------------------------------------------------------------------------



Path 29: MET (659 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1343                  
             Slack:=     659                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     96    1244    95      4  4.3  NAND2X0_RVT  I_RISC_CORE/g60427/Y                                                      
    100    1343    20      1  0.7  NOR2X0_RVT   I_RISC_CORE/g60393/Y                                                      
      0    1343     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 30: MET (660 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1344                  
             Slack:=     660                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     96    1244    95      4  4.3  NAND2X0_RVT  I_RISC_CORE/g60427/Y                                                      
    100    1343    19      1  0.9  NOR2X0_RVT   I_RISC_CORE/g60397/Y                                                      
      0    1344     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 31: MET (660 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1344                  
             Slack:=     660                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     96    1244    95      4  4.3  NAND2X0_RVT  I_RISC_CORE/g60427/Y                                                      
    100    1343    19      1  1.0  NOR2X0_RVT   I_RISC_CORE/g60394/Y                                                      
      0    1344     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 32: MET (660 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     297                  
       Uncertainty:-     100                  
     Required Time:=    2003                  
      Launch Clock:-       0                  
         Data Path:-    1343                  
             Slack:=     660                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     96    1244    95      4  4.3  NAND2X0_RVT  I_RISC_CORE/g60427/Y                                                      
     99    1343    19      1  0.7  NOR2X0_RVT   I_RISC_CORE/g60392/Y                                                      
      0    1343     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 33: MET (667 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     104                  
       Uncertainty:-     100                  
     Required Time:=    2196                  
      Launch Clock:-       0                  
         Data Path:-    1529                  
             Slack:=     667                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                         
#---------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK       
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q         
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                      
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                      
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                      
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                      
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                      
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                      
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                      
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                      
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                      
    198    1212    92      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                      
     92    1305    46      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                      
     70    1375    33      3  2.7  AND2X1_RVT   I_RISC_CORE/g60398/Y                                      
     80    1454    23      2  1.9  NOR2X0_RVT   I_RISC_CORE/g60369/Y                                      
     38    1492    37      1  1.4  NAND2X0_RVT  I_RISC_CORE/g60357/Y                                      
     37    1529    34      1  0.8  NAND2X0_RVT  I_RISC_CORE/g60320/Y                                      
      0    1529     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D 
#---------------------------------------------------------------------------------------------------------



Path 34: MET (672 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1090                  
       Uncertainty:-     100                  
     Required Time:=    1210                  
      Launch Clock:-       0                  
         Data Path:-     539                  
             Slack:=     672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK   
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q     
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                  
    103     538    18      1  1.8  NOR2X0_RVT   I_RISC_CORE/g60758/Y                                  
      1     539     -      1    -  CGLPPRX2_HVT I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (693 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1305                  
             Slack:=     693                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     89    1237    38      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                                      
     68    1305    29      3  2.6  AND2X1_RVT   I_RISC_CORE/g60398/Y                                                      
      0    1305     -      3    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 36: MET (697 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK->EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-    1111                  
             Slack:=     697                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK                
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q                  
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1                            
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y                             
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y                             
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y                             
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y                             
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y                             
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y                             
     57    1110    62      2  1.5  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372529/Y                             
      1    1111     -      2    -  CGLNPRX2_LVT I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN 
#------------------------------------------------------------------------------------------------------------



Path 37: MET (704 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    1097                  
       Uncertainty:-     100                  
     Required Time:=    1203                  
      Launch Clock:-       0                  
         Data Path:-     499                  
             Slack:=     704                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     40     484    40      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
     16     499     -      3    -  CGLPPRX2_HVT I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN      
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (705 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     298                  
       Uncertainty:-     100                  
     Required Time:=    2002                  
      Launch Clock:-       0                  
         Data Path:-    1297                  
             Slack:=     705                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     89    1237    38      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                                      
     60    1297    20      1  1.2  AND2X1_RVT   I_RISC_CORE/g60395/Y                                                      
      1    1297     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 39: MET (706 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     298                  
       Uncertainty:-     100                  
     Required Time:=    2002                  
      Launch Clock:-       0                  
         Data Path:-    1296                  
             Slack:=     706                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     89    1237    38      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                                      
     59    1296    20      1  0.9  AND2X1_RVT   I_RISC_CORE/g60391/Y                                                      
      0    1296     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 40: MET (706 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     298                  
       Uncertainty:-     100                  
     Required Time:=    2002                  
      Launch Clock:-       0                  
         Data Path:-    1297                  
             Slack:=     706                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                       
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                         
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                      
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                      
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                      
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                      
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                      
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                      
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                      
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                      
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                      
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                      
     89    1237    38      5  6.6  AND2X1_RVT   I_RISC_CORE/g60429/Y                                                      
     59    1296    20      1  0.9  AND2X1_RVT   I_RISC_CORE/g60390/Y                                                      
      0    1297     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 41: MET (711 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    2191                  
      Launch Clock:-       0                  
         Data Path:-    1480                  
             Slack:=     711                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK    
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q      
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                   
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                   
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                   
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                   
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                   
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                   
     83     894    30      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                   
     54     948    25      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                   
     67    1014    84      2  1.7  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                   
    198    1212    92      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                   
    105    1317    23      2  1.7  AOI21X1_RVT  I_RISC_CORE/g60423/Y                                   
     52    1369    61      3  3.1  NAND2X0_RVT  I_RISC_CORE/g60400/Y                                   
     66    1435    30      1  0.8  AO21X1_RVT   I_RISC_CORE/g60379/Y                                   
     44    1479    47      1  1.6  NAND3X0_RVT  I_RISC_CORE/g60355/Y                                   
      1    1480     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D 
#------------------------------------------------------------------------------------------------------



Path 42: MET (744 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     312                  
       Uncertainty:-     100                  
     Required Time:=    1988                  
      Launch Clock:-       0                  
         Data Path:-    1244                  
             Slack:=     744                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK                 
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q                   
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                                
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                                
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                                
     26     683    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                                
     37     721    37      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                                
    107     827    47     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                                
     81     909    27      1  1.0  OA21X1_RVT   I_RISC_CORE/g60529/Y                                                
     55     964    21      1  1.0  OR2X1_RVT    I_RISC_CORE/g60507/Y                                                
     44    1008    60      2  1.8  NAND4X0_RVT  I_RISC_CORE/g60493/Y                                                
    140    1148    60      9 11.4  NOR3X0_LVT   I_RISC_CORE/g60468/Y                                                
     51    1199    38      2  1.7  INVX0_RVT    I_RISC_CORE/g60458/Y                                                
     45    1244    46      1  1.1  NAND3X0_RVT  I_RISC_CORE/g60435/Y                                                
      1    1244     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN 
#-------------------------------------------------------------------------------------------------------------------



Path 43: MET (820 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=     820                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
    116     420    77      6  8.3  AND2X1_LVT   I_RISC_CORE/g61094/Y                        
    116     535    69      4  6.7  HADDX1_LVT   I_RISC_CORE/g60679/C1                       
     98     633    48      1  1.5  HADDX1_LVT   I_RISC_CORE/g60565/C1                       
    155     788    60      2  2.0  XNOR2X1_LVT  I_RISC_CORE/g60519/Y                        
     49     837    37      2  1.5  INVX0_RVT    I_RISC_CORE/g60512/Y                        
     62     899    73      4  3.3  NAND2X0_RVT  I_RISC_CORE/g60484/Y                        
     76     976    56      1  1.2  NAND2X0_RVT  I_RISC_CORE/g60453/Y                        
    140    1116    50      1  2.5  HADDX1_LVT   I_RISC_CORE/g61210/SO                       
    127    1243    22      1  1.3  OAI221X1_RVT I_RISC_CORE/g60275/Y                        
     52    1295    36      2  4.1  AO21X1_RVT   I_RISC_CORE/g60254/Y                        
     58    1353    25      1  1.2  AND2X1_RVT   I_RISC_CORE/g60219/Y                        
      1    1354     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D    
#-------------------------------------------------------------------------------------------



Path 44: MET (891 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1284                  
             Slack:=     891                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK 
    326     326    68     15 23.4  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/Q   
     58     385    55      7  6.9  INVX1_LVT    I_RISC_CORE/plcgopbuf_st61248/Y             
    122     507    44      3  5.2  OR2X1_LVT    I_RISC_CORE/g61082/Y                        
     32     539    25      1  0.6  INVX1_RVT    I_RISC_CORE/g61031/Y                        
     58     598    43      3  3.1  AO21X1_RVT   I_RISC_CORE/g60819/Y                        
     87     684    34      1  1.3  AO21X1_RVT   I_RISC_CORE/g60634/Y                        
    138     822    51      1  0.9  HADDX1_LVT   I_RISC_CORE/g61208/SO                       
    132     954    39      1  0.9  OA221X1_RVT  I_RISC_CORE/g60517/Y                        
     79    1032    39      1  1.4  OA221X1_RVT  I_RISC_CORE/g60487/Y                        
    110    1142    23      1  1.0  OAI221X1_RVT I_RISC_CORE/g60313/Y                        
     80    1222    42      2  4.4  AO221X1_RVT  I_RISC_CORE/g60269/Y                        
     60    1283    25      1  1.2  AND2X1_RVT   I_RISC_CORE/g60242/Y                        
      1    1284     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D    
#-------------------------------------------------------------------------------------------



Path 45: MET (1002 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-    1172                  
             Slack:=    1002                  

#-------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                     Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                                                           
#-------------------------------------------------------------------------------------------
      -       0   200     16    -  (arrival)    I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    303     303    77     12 14.9  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     59     362    56      4  4.8  INVX0_RVT    I_RISC_CORE/plcgopbuf_st61289/Y             
    117     479    57      3  3.9  HADDX1_LVT   I_RISC_CORE/g60744/C1                       
    112     592    52      4  3.7  HADDX1_LVT   I_RISC_CORE/g60606/C1                       
    105     697    33      2  2.2  OA21X1_RVT   I_RISC_CORE/g60542/Y                        
     96     793    41      2  2.0  MUX21X1_RVT  I_RISC_CORE/g60496/Y                        
     57     850    69      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60418/Y                        
    128     978    23      1  1.0  OAI221X1_RVT I_RISC_CORE/g60380/Y                        
     76    1054    38      1  2.2  AO221X1_RVT  I_RISC_CORE/g60344/Y                        
     62    1116    27      2  5.2  OR2X1_RVT    I_RISC_CORE/g60308/Y                        
     56    1171    25      1  1.6  AND2X1_RVT   I_RISC_CORE/g60290/Y                        
      1    1172     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D    
#-------------------------------------------------------------------------------------------



Path 46: MET (1112 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1050                  
             Slack:=    1112                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    154     924    43      1   5.0  AO222X1_RVT  I_CONTEXT_MEM/g3722/Y                             
    110    1034    62      8  78.6  AO221X1_RVT  I_CONTEXT_MEM/g3689/Y                             
     16    1050     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/D 
#--------------------------------------------------------------------------------------------------



Path 47: MET (1112 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1049                  
             Slack:=    1112                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    154     924    43      1   5.7  AO222X1_RVT  I_CONTEXT_MEM/g3711/Y                             
    111    1035    62      8  71.6  AO221X1_RVT  I_CONTEXT_MEM/g3679/Y                             
     14    1049     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/D 
#--------------------------------------------------------------------------------------------------



Path 48: MET (1113 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1048                  
             Slack:=    1113                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    154     924    43      1   4.9  AO222X1_RVT  I_CONTEXT_MEM/g3727/Y                             
    110    1034    62      8  73.0  AO221X1_RVT  I_CONTEXT_MEM/g3694/Y                             
     14    1048     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/D 
#--------------------------------------------------------------------------------------------------



Path 49: MET (1116 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1054                  
             Slack:=    1116                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    265     265    44      5  5.3  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    101     366   120      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
     74     439    79      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     55     494    45      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     49     544    51      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    119     662    33      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    114     776   106     11 22.6  AND2X1_LVT   I_RISC_CORE/g60644/Y                                       
    121     897    33      1  1.1  AO22X1_RVT   I_RISC_CORE/g60588/Y                                       
     81     978    38      1  1.2  AO221X1_RVT  I_RISC_CORE/g60531/Y                                       
     76    1054    36      1  1.3  OR3X1_LVT    I_RISC_CORE/g60506/Y                                       
      1    1054     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D 
#----------------------------------------------------------------------------------------------------------



Path 50: MET (1119 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1044                  
             Slack:=    1119                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    155     924    43      1   5.2  AO222X1_RVT  I_CONTEXT_MEM/g3710/Y                             
    105    1029    56      6  75.7  AO221X1_RVT  I_CONTEXT_MEM/g3684/Y                             
     15    1044     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/D 
#--------------------------------------------------------------------------------------------------



Path 51: MET (1120 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1044                  
             Slack:=    1120                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    154     924    43      1   4.7  AO222X1_RVT  I_CONTEXT_MEM/g3731/Y                             
    104    1029    56      6  74.3  AO221X1_RVT  I_CONTEXT_MEM/g3698/Y                             
     16    1044     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/D 
#--------------------------------------------------------------------------------------------------



Path 52: MET (1120 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1044                  
             Slack:=    1120                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    154     924    43      1   4.9  AO222X1_RVT  I_CONTEXT_MEM/g3718/Y                             
    104    1029    56      6  73.4  AO221X1_RVT  I_CONTEXT_MEM/g3682/Y                             
     15    1044     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/D 
#--------------------------------------------------------------------------------------------------



Path 53: MET (1122 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1042                  
             Slack:=    1122                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    154     924    43      1   4.6  AO222X1_RVT  I_CONTEXT_MEM/g3726/Y                             
    104    1028    56      6  69.5  AO221X1_RVT  I_CONTEXT_MEM/g3691/Y                             
     14    1042     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/D 
#--------------------------------------------------------------------------------------------------



Path 54: MET (1124 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    1124                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    155     925    43      1   1.3  AO222X1_RVT  I_CONTEXT_MEM/g3730/Y                             
    103    1028    56      6  65.7  AO221X1_RVT  I_CONTEXT_MEM/g3697/Y                             
     12    1040     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/D 
#--------------------------------------------------------------------------------------------------



Path 55: MET (1124 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    1124                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    155     925    43      1   1.8  AO222X1_RVT  I_CONTEXT_MEM/g3716/Y                             
    102    1027    55      6  69.7  AO221X1_RVT  I_CONTEXT_MEM/g3672/Y                             
     13    1040     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/D 
#--------------------------------------------------------------------------------------------------



Path 56: MET (1125 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1039                  
             Slack:=    1125                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
     26     657    19      1   0.8  INVX1_RVT    I_CONTEXT_MEM/g3753/Y                             
    112     770    94     32  47.3  AND2X2_RVT   I_CONTEXT_MEM/g3741/Y                             
    155     925    43      1  11.2  AO222X1_RVT  I_CONTEXT_MEM/g3708/Y                             
    105    1030    55      6  60.2  AO221X1_RVT  I_CONTEXT_MEM/g3676/Y                             
      9    1039     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/D 
#--------------------------------------------------------------------------------------------------



Path 57: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[18]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_146_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[18]                             
     71     676    29      2 19.9  NBUFFX2_LVT plcgopbuf_st5582/Y                       
      5     681     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D 
#---------------------------------------------------------------------------------------



Path 58: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[9]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_182_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[9]                             
     71     676    29      2 20.4  NBUFFX2_LVT plcgopbuf_st5577/Y                      
      5     681     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D 
#--------------------------------------------------------------------------------------



Path 59: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[24]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_122_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[24]                             
     71     676    29      2 20.5  NBUFFX2_LVT plcgopbuf_st5576/Y                       
      4     681     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D 
#---------------------------------------------------------------------------------------



Path 60: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[16]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_154_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[16]                             
     71     676    29      2 20.1  NBUFFX2_LVT plcgopbuf_st5579/Y                       
      4     681     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D 
#---------------------------------------------------------------------------------------



Path 61: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[10]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_178_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[10]                             
     71     676    29      2 20.9  NBUFFX2_LVT plcgopbuf_st5575/Y                       
      4     681     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D 
#---------------------------------------------------------------------------------------



Path 62: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[3]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_206_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[3]                             
     71     676    29      2 19.6  NBUFFX2_LVT plcgopbuf_st5586/Y                      
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D 
#--------------------------------------------------------------------------------------



Path 63: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[29]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_102_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[29]                             
     71     676    29      2 19.7  NBUFFX2_LVT plcgopbuf_st5584/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D 
#---------------------------------------------------------------------------------------



Path 64: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[21]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_134_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[21]                             
     71     676    29      2 18.7  NBUFFX2_LVT plcgopbuf_st5596/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D 
#---------------------------------------------------------------------------------------



Path 65: MET (1135 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[17]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1135                  

Exceptions/Constraints:
  input_delay             600             in_del_150_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[17]                             
     71     676    29      2 18.9  NBUFFX2_LVT plcgopbuf_st5592/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D 
#---------------------------------------------------------------------------------------



Path 66: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[27]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_110_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[27]                             
     71     676    29      2 19.6  NBUFFX2_LVT plcgopbuf_st5585/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D 
#---------------------------------------------------------------------------------------



Path 67: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[26]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_114_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[26]                             
     71     676    29      2 19.0  NBUFFX2_LVT plcgopbuf_st5591/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D 
#---------------------------------------------------------------------------------------



Path 68: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[20]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_138_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[20]                             
     71     676    29      2 20.1  NBUFFX2_LVT plcgopbuf_st5578/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D 
#---------------------------------------------------------------------------------------



Path 69: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[4]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      75                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_202_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[4]                             
     71     676    29      2 18.8  NBUFFX2_LVT plcgopbuf_st5594/Y                      
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D 
#--------------------------------------------------------------------------------------



Path 70: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[31]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_94_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[31]                             
     71     676    29      2 19.4  NBUFFX2_LVT plcgopbuf_st5587/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D 
#---------------------------------------------------------------------------------------



Path 71: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[28]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_106_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[28]                             
     71     676    29      2 19.7  NBUFFX2_LVT plcgopbuf_st5583/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D 
#---------------------------------------------------------------------------------------



Path 72: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[7]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_190_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[7]                             
     71     676    29      2 19.1  NBUFFX2_LVT plcgopbuf_st5589/Y                      
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D 
#--------------------------------------------------------------------------------------



Path 73: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[22]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_130_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[22]                             
     71     676    29      2 19.9  NBUFFX2_LVT plcgopbuf_st5581/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D 
#---------------------------------------------------------------------------------------



Path 74: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[23]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_126_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[23]                             
     71     676    29      2 18.5  NBUFFX2_LVT plcgopbuf_st5600/Y                       
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D 
#---------------------------------------------------------------------------------------



Path 75: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[0]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_218_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[0]                             
     71     676    29      2 19.3  NBUFFX2_LVT plcgopbuf_st5588/Y                      
      4     680     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D 
#--------------------------------------------------------------------------------------



Path 76: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[15]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_158_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[15]                             
     71     676    29      2 18.6  NBUFFX2_LVT plcgopbuf_st5597/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D 
#---------------------------------------------------------------------------------------



Path 77: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[12]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_170_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[12]                             
     71     676    29      2 16.1  NBUFFX2_LVT plcgopbuf_st5607/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D 
#---------------------------------------------------------------------------------------



Path 78: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[6]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_194_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[6]                             
     71     676    29      2 18.5  NBUFFX2_LVT plcgopbuf_st5598/Y                      
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D 
#--------------------------------------------------------------------------------------



Path 79: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[25]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_118_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[25]                             
     71     676    29      2 17.9  NBUFFX2_LVT plcgopbuf_st5605/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D 
#---------------------------------------------------------------------------------------



Path 80: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[13]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_166_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[13]                             
     71     676    29      2 18.5  NBUFFX2_LVT plcgopbuf_st5599/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D 
#---------------------------------------------------------------------------------------



Path 81: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[8]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_186_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[8]                             
     71     676    29      2 19.9  NBUFFX2_LVT plcgopbuf_st5580/Y                      
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D 
#--------------------------------------------------------------------------------------



Path 82: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[5]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_198_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[5]                             
     71     676    29      2 18.4  NBUFFX2_LVT plcgopbuf_st5601/Y                      
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D 
#--------------------------------------------------------------------------------------



Path 83: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[2]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_210_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[2]                             
     71     676    29      2 18.1  NBUFFX2_LVT plcgopbuf_st5604/Y                      
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D 
#--------------------------------------------------------------------------------------



Path 84: MET (1136 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[1]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1136                  

Exceptions/Constraints:
  input_delay             600             in_del_214_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[1]                             
     71     676    29      2 19.0  NBUFFX2_LVT plcgopbuf_st5590/Y                      
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D 
#--------------------------------------------------------------------------------------



Path 85: MET (1137 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[30]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1137                  

Exceptions/Constraints:
  input_delay             600             in_del_98_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[30]                             
     71     676    29      2 18.8  NBUFFX2_LVT plcgopbuf_st5593/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D 
#---------------------------------------------------------------------------------------



Path 86: MET (1137 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[11]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      74                  
             Slack:=    1137                  

Exceptions/Constraints:
  input_delay             600             in_del_174_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[11]                             
     71     676    29      2 18.3  NBUFFX2_LVT plcgopbuf_st5603/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D 
#---------------------------------------------------------------------------------------



Path 87: MET (1137 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[14]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      73                  
             Slack:=    1137                  

Exceptions/Constraints:
  input_delay             600             in_del_162_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[14]                             
     71     676    29      2 18.4  NBUFFX2_LVT plcgopbuf_st5602/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D 
#---------------------------------------------------------------------------------------



Path 88: MET (1137 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[19]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0            6     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            6     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    1816                  
      Launch Clock:-       6                  
       Input Delay:-     600                  
         Data Path:-      73                  
             Slack:=    1137                  

Exceptions/Constraints:
  input_delay             600             in_del_142_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0     606    40      1  0.5  (arrival)   sd_DQ_in[19]                             
     71     676    29      2 18.7  NBUFFX2_LVT plcgopbuf_st5595/Y                       
      3     679     -      2    -  SDFFNX1_RVT I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D 
#---------------------------------------------------------------------------------------



Path 89: MET (1143 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1019                  
             Slack:=    1143                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    125     883    43      1   1.0  AO222X1_RVT  I_CONTEXT_MEM/g3703/Y                             
    108     991    62      8  82.4  AO221X1_RVT  I_CONTEXT_MEM/g3671/Y                             
     28    1019     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/D 
#--------------------------------------------------------------------------------------------------



Path 90: MET (1144 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1018                  
             Slack:=    1144                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    125     882    43      1   0.8  AO222X1_RVT  I_CONTEXT_MEM/g3702/Y                             
    108     990    62      8  59.7  AO221X1_RVT  I_CONTEXT_MEM/g3699/Y                             
     28    1018     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/D 
#--------------------------------------------------------------------------------------------------



Path 91: MET (1151 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1010                  
             Slack:=    1151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    126     883    43      1   1.1  AO222X1_RVT  I_CONTEXT_MEM/g3707/Y                             
    108     991    62      8  88.9  AO221X1_RVT  I_CONTEXT_MEM/g3674/Y                             
     19    1010     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/D 
#--------------------------------------------------------------------------------------------------



Path 92: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[20]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_140_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[20]                             
     64    2721    32      2 20.1  NBUFFX2_LVT plcgopbuf_st5578/Y                       
      8    2729     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D 
#---------------------------------------------------------------------------------------



Path 93: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[22]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_132_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[22]                             
     64    2721    32      2 19.9  NBUFFX2_LVT plcgopbuf_st5581/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D 
#---------------------------------------------------------------------------------------



Path 94: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[10]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_180_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[10]                             
     64    2721    32      2 20.9  NBUFFX2_LVT plcgopbuf_st5575/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D 
#---------------------------------------------------------------------------------------



Path 95: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[28]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_108_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[28]                             
     64    2721    32      2 19.7  NBUFFX2_LVT plcgopbuf_st5583/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D 
#---------------------------------------------------------------------------------------



Path 96: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[24]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_124_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[24]                             
     64    2721    32      2 20.5  NBUFFX2_LVT plcgopbuf_st5576/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D 
#---------------------------------------------------------------------------------------



Path 97: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[27]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_112_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[27]                             
     64    2721    32      2 19.6  NBUFFX2_LVT plcgopbuf_st5585/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D 
#---------------------------------------------------------------------------------------



Path 98: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[8]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_188_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[8]                             
     64    2721    32      2 19.9  NBUFFX2_LVT plcgopbuf_st5580/Y                      
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D 
#--------------------------------------------------------------------------------------



Path 99: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[31]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_96_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[31]                             
     64    2721    32      2 19.4  NBUFFX2_LVT plcgopbuf_st5587/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D 
#---------------------------------------------------------------------------------------



Path 100: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[29]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_104_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[29]                             
     64    2721    32      2 19.7  NBUFFX2_LVT plcgopbuf_st5584/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D 
#---------------------------------------------------------------------------------------



Path 101: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[18]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_148_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[18]                             
     64    2721    32      2 19.9  NBUFFX2_LVT plcgopbuf_st5582/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D 
#---------------------------------------------------------------------------------------



Path 102: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[16]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_156_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[16]                             
     64    2721    32      2 20.1  NBUFFX2_LVT plcgopbuf_st5579/Y                       
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D 
#---------------------------------------------------------------------------------------



Path 103: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[9]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_184_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[9]                             
     64    2721    32      2 20.4  NBUFFX2_LVT plcgopbuf_st5577/Y                      
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D 
#--------------------------------------------------------------------------------------



Path 104: MET (1151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[0]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      72                  
             Slack:=    1151                  

Exceptions/Constraints:
  input_delay             600             in_del_220_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[0]                             
     64    2721    32      2 19.3  NBUFFX2_LVT plcgopbuf_st5588/Y                      
      8    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D 
#--------------------------------------------------------------------------------------



Path 105: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[26]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_116_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[26]                             
     64    2721    32      2 19.0  NBUFFX2_LVT plcgopbuf_st5591/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D 
#---------------------------------------------------------------------------------------



Path 106: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[7]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_192_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[7]                             
     64    2721    32      2 19.1  NBUFFX2_LVT plcgopbuf_st5589/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D 
#--------------------------------------------------------------------------------------



Path 107: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[3]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_208_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[3]                             
     64    2721    32      2 19.6  NBUFFX2_LVT plcgopbuf_st5586/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D 
#--------------------------------------------------------------------------------------



Path 108: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[1]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_216_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[1]                             
     64    2721    32      2 19.0  NBUFFX2_LVT plcgopbuf_st5590/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D 
#--------------------------------------------------------------------------------------



Path 109: MET (1152 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1010                  
             Slack:=    1152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    125     883    43      1   1.0  AO222X1_RVT  I_CONTEXT_MEM/g3719/Y                             
    108     991    62      8  82.6  AO221X1_RVT  I_CONTEXT_MEM/g3687/Y                             
     19    1010     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/D 
#--------------------------------------------------------------------------------------------------



Path 110: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[30]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_100_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[30]                             
     64    2721    32      2 18.8  NBUFFX2_LVT plcgopbuf_st5593/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D 
#---------------------------------------------------------------------------------------



Path 111: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[19]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_144_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[19]                             
     64    2721    32      2 18.7  NBUFFX2_LVT plcgopbuf_st5595/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D 
#---------------------------------------------------------------------------------------



Path 112: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[17]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_152_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[17]                             
     64    2721    32      2 18.9  NBUFFX2_LVT plcgopbuf_st5592/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D 
#---------------------------------------------------------------------------------------



Path 113: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[15]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_160_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[15]                             
     64    2721    32      2 18.6  NBUFFX2_LVT plcgopbuf_st5597/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D 
#---------------------------------------------------------------------------------------



Path 114: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[13]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_168_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[13]                             
     64    2721    32      2 18.5  NBUFFX2_LVT plcgopbuf_st5599/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D 
#---------------------------------------------------------------------------------------



Path 115: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[4]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_204_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[4]                             
     64    2721    32      2 18.8  NBUFFX2_LVT plcgopbuf_st5594/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D 
#--------------------------------------------------------------------------------------



Path 116: MET (1152 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    2161                  
      Launch Clock:-       0                  
         Data Path:-    1009                  
             Slack:=    1152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    125     883    43      1   1.0  AO222X1_RVT  I_CONTEXT_MEM/g3701/Y                             
    108     991    62      8  78.6  AO221X1_RVT  I_CONTEXT_MEM/g3683/Y                             
     18    1009     -      8     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/D 
#--------------------------------------------------------------------------------------------------



Path 117: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[23]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_128_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[23]                             
     64    2721    32      2 18.5  NBUFFX2_LVT plcgopbuf_st5600/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D 
#---------------------------------------------------------------------------------------



Path 118: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[21]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_136_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[21]                             
     64    2721    32      2 18.7  NBUFFX2_LVT plcgopbuf_st5596/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D 
#---------------------------------------------------------------------------------------



Path 119: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[14]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_164_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[14]                             
     64    2721    32      2 18.4  NBUFFX2_LVT plcgopbuf_st5602/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D 
#---------------------------------------------------------------------------------------



Path 120: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[11]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_176_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[11]                             
     64    2721    32      2 18.3  NBUFFX2_LVT plcgopbuf_st5603/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D 
#---------------------------------------------------------------------------------------



Path 121: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[6]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_196_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[6]                             
     64    2721    32      2 18.5  NBUFFX2_LVT plcgopbuf_st5598/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D 
#--------------------------------------------------------------------------------------



Path 122: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[5]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_200_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[5]                             
     64    2721    32      2 18.4  NBUFFX2_LVT plcgopbuf_st5601/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D 
#--------------------------------------------------------------------------------------



Path 123: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[2]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_212_1 

#--------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point               
#  (ps)   (ps)   (ps)        (fF)                                                      
#--------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[2]                             
     64    2721    32      2 18.1  NBUFFX2_LVT plcgopbuf_st5604/Y                      
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D 
#--------------------------------------------------------------------------------------



Path 124: MET (1152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[25]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      71                  
             Slack:=    1152                  

Exceptions/Constraints:
  input_delay             600             in_del_120_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[25]                             
     64    2721    32      2 17.9  NBUFFX2_LVT plcgopbuf_st5605/Y                       
      7    2728     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D 
#---------------------------------------------------------------------------------------



Path 125: MET (1153 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1011                  
             Slack:=    1153                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    125     882    43      1   0.8  AO222X1_RVT  I_CONTEXT_MEM/g3725/Y                             
    102     985    56      6  77.7  AO221X1_RVT  I_CONTEXT_MEM/g3696/Y                             
     26    1011     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/D 
#--------------------------------------------------------------------------------------------------



Path 126: MET (1153 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) sd_DQ_in[12]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0            7     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2057     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-    2057                  
       Input Delay:-     600                  
         Data Path:-      70                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             600             in_del_172_1 

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                   Timing Point                
#  (ps)   (ps)   (ps)        (fF)                                                       
#---------------------------------------------------------------------------------------
      0    2657    45      1  0.6  (arrival)   sd_DQ_in[12]                             
     64    2721    32      2 16.1  NBUFFX2_LVT plcgopbuf_st5607/Y                       
      6    2726     -      2    -  SDFFX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D 
#---------------------------------------------------------------------------------------



Path 127: MET (1155 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1015                  
             Slack:=    1155                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    265     265    44      5  5.3  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    101     366   120      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
     74     439    79      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     55     494    45      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     49     544    51      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    119     662    33      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    116     778   109     11 20.2  AND2X1_LVT   I_RISC_CORE/g60646/Y                                       
    152     930    43      1  1.2  AO222X1_RVT  I_RISC_CORE/g60539/Y                                       
     84    1014    36      1  2.1  OR3X1_LVT    I_RISC_CORE/g60474/Y                                       
      1    1015     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D 
#----------------------------------------------------------------------------------------------------------



Path 128: MET (1156 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1014                  
             Slack:=    1156                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    265     265    44      5  5.3  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    101     366   120      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
     74     439    79      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     55     494    45      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     49     544    51      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    119     662    33      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    116     778   109     11 20.2  AND2X1_LVT   I_RISC_CORE/g60646/Y                                       
    151     929    43      1  1.3  AO222X1_RVT  I_RISC_CORE/g60549/Y                                       
     84    1014    36      1  1.8  OR3X1_LVT    I_RISC_CORE/g60479/Y                                       
      1    1014     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D 
#----------------------------------------------------------------------------------------------------------



Path 129: MET (1156 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1014                  
             Slack:=    1156                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    265     265    44      5  5.3  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    101     366   120      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
     74     439    79      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     55     494    45      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     49     544    51      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    119     662    33      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    116     778   109     11 20.2  AND2X1_LVT   I_RISC_CORE/g60646/Y                                       
    151     929    43      1  1.1  AO222X1_RVT  I_RISC_CORE/g60552/Y                                       
     84    1013    36      1  1.8  OR3X1_LVT    I_RISC_CORE/g60480/Y                                       
      1    1014     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D 
#----------------------------------------------------------------------------------------------------------



Path 130: MET (1156 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1014                  
             Slack:=    1156                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    265     265    44      5  5.3  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    101     366   120      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
     74     439    79      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     55     494    45      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     49     544    51      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    119     662    33      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    116     778   109     11 20.2  AND2X1_LVT   I_RISC_CORE/g60646/Y                                       
    151     929    43      1  1.0  AO222X1_RVT  I_RISC_CORE/g60553/Y                                       
     84    1013    36      1  1.3  OR3X1_LVT    I_RISC_CORE/g60476/Y                                       
      1    1014     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D 
#----------------------------------------------------------------------------------------------------------



Path 131: MET (1157 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-    1013                  
             Slack:=    1157                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK   
    265     265    44      5  5.3  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q     
    101     366   120      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
     74     439    79      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     55     494    45      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     49     544    51      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    119     662    33      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    116     778   109     11 20.2  AND2X1_LVT   I_RISC_CORE/g60646/Y                                       
    150     928    43      1  1.1  AO222X1_RVT  I_RISC_CORE/g60540/Y                                       
     84    1012    36      1  1.9  OR3X1_LVT    I_RISC_CORE/g60475/Y                                       
      1    1013     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D 
#----------------------------------------------------------------------------------------------------------



Path 132: MET (1158 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-    1035                  
             Slack:=    1158                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    280     280    47      5  6.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/Q     
     98     378   110      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
    100     478    71      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     40     518    41      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     42     560    45      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    120     680    34      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    110     790    70     11 22.6  AND2X1_LVT   I_RISC_CORE/g60644/Y                                       
    123     912    28      1  0.7  AO222X1_RVT  I_RISC_CORE/g60547/Y                                       
    122    1034    42      1  1.7  OR3X1_LVT    I_RISC_CORE/g60478/Y                                       
      1    1035     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D 
#----------------------------------------------------------------------------------------------------------



Path 133: MET (1158 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1006                  
             Slack:=    1158                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                
#-------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                      
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                        
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                       
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                  
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                            
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                            
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                            
    127     885    43      1   4.8  AO222X1_RVT  I_CONTEXT_MEM/g3712/Y                            
    104     989    55      6  69.8  AO221X1_RVT  I_CONTEXT_MEM/g3680/Y                            
     18    1006     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/D 
#-------------------------------------------------------------------------------------------------



Path 134: MET (1158 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-    1035                  
             Slack:=    1158                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    280     280    47      5  6.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/Q     
     98     378   110      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
    100     478    71      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     40     518    41      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     42     560    45      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    120     680    34      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    110     790    70     11 22.6  AND2X1_LVT   I_RISC_CORE/g60644/Y                                       
    122     912    29      1  0.9  AO222X1_RVT  I_RISC_CORE/g60546/Y                                       
    122    1034    42      1  1.5  OR3X1_LVT    I_RISC_CORE/g60477/Y                                       
      1    1035     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D 
#----------------------------------------------------------------------------------------------------------



Path 135: MET (1158 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1006                  
             Slack:=    1158                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                
#-------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                      
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                        
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                       
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                  
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                            
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                            
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                            
    127     885    43      1   4.6  AO222X1_RVT  I_CONTEXT_MEM/g3709/Y                            
    104     989    55      6  73.1  AO221X1_RVT  I_CONTEXT_MEM/g3677/Y                            
     18    1006     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/D 
#-------------------------------------------------------------------------------------------------



Path 136: MET (1158 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1006                  
             Slack:=    1158                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    128     885    43      1   4.6  AO222X1_RVT  I_CONTEXT_MEM/g3717/Y                             
    104     989    55      6  68.3  AO221X1_RVT  I_CONTEXT_MEM/g3685/Y                             
     17    1006     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/D 
#--------------------------------------------------------------------------------------------------



Path 137: MET (1158 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-    1034                  
             Slack:=    1158                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    280     280    47      5  6.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/Q     
     98     378   110      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
    100     478    71      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     40     518    41      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     42     560    45      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    120     680    34      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    110     790    70     11 22.6  AND2X1_LVT   I_RISC_CORE/g60644/Y                                       
    122     911    29      1  1.2  AO222X1_RVT  I_RISC_CORE/g60554/Y                                       
    123    1034    42      1  1.0  OR3X1_LVT    I_RISC_CORE/g60481/Y                                       
      0    1034     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D 
#----------------------------------------------------------------------------------------------------------



Path 138: MET (1159 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1004                  
             Slack:=    1159                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    126     884    43      1   1.4  AO222X1_RVT  I_CONTEXT_MEM/g3713/Y                             
    103     986    56      6  77.9  AO221X1_RVT  I_CONTEXT_MEM/g3678/Y                             
     18    1004     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/D 
#--------------------------------------------------------------------------------------------------



Path 139: MET (1159 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1004                  
             Slack:=    1159                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    128     885    43      1   4.9  AO222X1_RVT  I_CONTEXT_MEM/g3706/Y                             
    104     989    55      6  66.0  AO221X1_RVT  I_CONTEXT_MEM/g3675/Y                             
     15    1004     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/D 
#--------------------------------------------------------------------------------------------------



Path 140: MET (1160 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1004                  
             Slack:=    1160                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    126     883    43      1   1.0  AO222X1_RVT  I_CONTEXT_MEM/g3705/Y                             
    102     986    56      6  75.0  AO221X1_RVT  I_CONTEXT_MEM/g3670/Y                             
     18    1004     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/D 
#--------------------------------------------------------------------------------------------------



Path 141: MET (1160 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-    1033                  
             Slack:=    1160                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    280     280    47      5  6.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/Q     
     98     378   110      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
    100     478    71      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     40     518    41      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     42     560    45      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    120     680    34      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    110     790    70     11 22.6  AND2X1_LVT   I_RISC_CORE/g60644/Y                                       
    120     909    28      1  1.3  AO222X1_RVT  I_RISC_CORE/g60555/Y                                       
    122    1031    42      1  1.7  OR3X1_LVT    I_RISC_CORE/g60482/Y                                       
      1    1033     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D 
#----------------------------------------------------------------------------------------------------------



Path 142: MET (1161 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1003                  
             Slack:=    1161                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    125     883    43      1   0.9  AO222X1_RVT  I_CONTEXT_MEM/g3729/Y                             
    102     985    56      6  72.2  AO221X1_RVT  I_CONTEXT_MEM/g3686/Y                             
     18    1003     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/D 
#--------------------------------------------------------------------------------------------------



Path 143: MET (1161 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    2164                  
      Launch Clock:-       0                  
         Data Path:-    1002                  
             Slack:=    1161                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    272     272    38      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     94     366    78     85 113.5  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    120     486    75      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
     64     549    64     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                             
     82     631    28      2   3.5  OR2X1_RVT    I_CONTEXT_MEM/g3757/Y                             
    127     758    62     32  50.0  NOR2X4_RVT   I_CONTEXT_MEM/g3752/Y                             
    128     885    43      1   4.6  AO222X1_RVT  I_CONTEXT_MEM/g3704/Y                             
    104     989    55      6  63.5  AO221X1_RVT  I_CONTEXT_MEM/g3673/Y                             
     14    1002     -      6     -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/D 
#--------------------------------------------------------------------------------------------------



Path 144: MET (1171 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     107                  
       Uncertainty:-     100                  
     Required Time:=    2193                  
      Launch Clock:-       0                  
         Data Path:-    1022                  
             Slack:=    1171                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                            Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                                                                          
#----------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    280     280    47      5  6.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/Q     
     98     378   110      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                       
    100     478    71      2  2.0  NAND2X0_RVT  I_RISC_CORE/g60880/Y                                       
     40     518    41      3  3.8  INVX1_RVT    I_RISC_CORE/g60829/Y                                       
     42     560    45      1  0.9  NAND3X0_RVT  I_RISC_CORE/g60796/Y                                       
    120     680    34      2  2.2  OAI21X1_RVT  I_RISC_CORE/g60732/Y                                       
    110     790    70     11 22.6  AND2X1_LVT   I_RISC_CORE/g60644/Y                                       
    112     901    24      1  1.0  AO22X1_RVT   I_RISC_CORE/g60587/Y                                       
    120    1021    42      1  1.5  OR3X1_LVT    I_RISC_CORE/g60505/Y                                       
      1    1022     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D 
#----------------------------------------------------------------------------------------------------------



Path 145: MET (1266 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=    1266                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK    
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q      
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                   
     47     482    41      3  2.2  INVX1_RVT    I_RISC_CORE/g60967/Y                                   
     58     540    51      2  1.7  NAND2X0_RVT  I_RISC_CORE/g60858/Y                                   
     74     614    28      1  1.1  OA21X1_RVT   I_RISC_CORE/g60802/Y                                   
    118     732    28      1  0.9  OAI21X1_RVT  I_RISC_CORE/g60648/Y                                   
      0     732     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN 
#------------------------------------------------------------------------------------------------------



Path 146: MET (1349 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     788                  
             Slack:=    1349                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      2     788     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 147: MET (1349 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     788                  
             Slack:=    1349                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      2     788     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 148: MET (1349 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     788                  
             Slack:=    1349                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      2     788     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 149: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     787                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      1     787     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 150: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 151: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     787                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      2     787     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 152: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 153: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 154: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     787                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      2     787     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 155: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     164                  
       Uncertainty:-     100                  
     Required Time:=    2136                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   124     13 17.3  AND2X1_LVT   I_RISC_CORE/g60630/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 156: MET (1350 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     787                  
             Slack:=    1350                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      2     787     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 157: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      2     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 158: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 159: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     814                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      2     814     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 160: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     814                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      2     814     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 161: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     814                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      2     814     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 162: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 163: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 164: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     163                  
       Uncertainty:-     100                  
     Required Time:=    2137                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK          
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q            
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     85     520    78      4  3.2  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    138     657    37      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
    128     785   122     13 15.7  AND2X1_LVT   I_RISC_CORE/g60631/Y                                         
      1     786     -     13    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 165: MET (1351 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     813                  
             Slack:=    1351                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      2     813     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 166: MET (1352 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     813                  
             Slack:=    1352                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      2     813     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 167: MET (1352 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     813                  
             Slack:=    1352                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      2     813     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 168: MET (1352 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     813                  
             Slack:=    1352                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      1     813     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 169: MET (1352 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    2165                  
      Launch Clock:-       0                  
         Data Path:-     812                  
             Slack:=    1352                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK          
    282     282    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q            
    137     418    47      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                         
     89     507    84      4  3.4  NAND2X0_RVT  I_RISC_CORE/g60878/Y                                         
    131     638    34      4  8.3  NOR4X1_RVT   I_RISC_CORE/g60734/Y                                         
     31     670    23      1  0.7  INVX0_RVT    I_RISC_CORE/g60708/Y                                         
     32     702    32      1  2.0  NAND2X0_RVT  I_RISC_CORE/g60624/Y                                         
    109     811    52     15 22.6  NAND2X2_RVT  I_RISC_CORE/g60621/Y                                         
      1     812     -     15    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 170: MET (1420 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-     578                  
             Slack:=    1420                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                                                                      
#------------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK    
    260     260    38      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q      
    175     435    70      6 43.9  NOR2X0_LVT   I_RISC_CORE/g61022/Y                                   
    142     577    28      1  1.4  OAI21X1_RVT  I_RISC_CORE/g60711/Y                                   
      1     578     -      1    -  CGLPPRX2_LVT I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN 
#------------------------------------------------------------------------------------------------------



Path 171: MET (1469 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     105                  
       Uncertainty:-     100                  
     Required Time:=    2195                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    1469                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  4.0  AO22X1_RVT   I_RISC_CORE/g60662/Y                                               
      2     726     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 172: MET (1470 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     105                  
       Uncertainty:-     100                  
     Required Time:=    2195                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    1470                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     723    24      1  2.8  AO22X1_RVT   I_RISC_CORE/g60663/Y                                               
      1     725     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 173: MET (1470 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     105                  
       Uncertainty:-     100                  
     Required Time:=    2195                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    1470                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  1.0  AO22X1_RVT   I_RISC_CORE/g60661/Y                                               
      0     725     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 174: MET (1470 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     105                  
       Uncertainty:-     100                  
     Required Time:=    2195                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    1470                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  1.2  AO22X1_RVT   I_RISC_CORE/g60665/Y                                               
      1     725     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 175: MET (1470 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     105                  
       Uncertainty:-     100                  
     Required Time:=    2195                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    1470                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  2.4  AO22X1_RVT   I_RISC_CORE/g60658/Y                                               
      1     725     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 176: MET (1474 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    1474                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  4.2  AO22X1_RVT   I_RISC_CORE/g60664/Y                                               
      2     726     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 177: MET (1475 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  1.3  AO22X1_RVT   I_RISC_CORE/g60660/Y                                               
      1     725     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 178: MET (1476 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     100                  
       Uncertainty:-     100                  
     Required Time:=    2200                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    1476                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     93     724    24      1  1.1  AO22X1_RVT   I_RISC_CORE/g60659/Y                                               
      1     724     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 179: MET (1501 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     700                  
             Slack:=    1501                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  1.7  AND2X1_RVT   I_RISC_CORE/g60694/Y                                               
      1     700     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 180: MET (1501 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     700                  
             Slack:=    1501                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  1.4  AND2X1_RVT   I_RISC_CORE/g60689/Y                                               
      1     700     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 181: MET (1501 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     700                  
             Slack:=    1501                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  1.3  AND2X1_RVT   I_RISC_CORE/g60688/Y                                               
      1     700     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 182: MET (1501 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     700                  
             Slack:=    1501                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  1.3  AND2X1_RVT   I_RISC_CORE/g60691/Y                                               
      1     700     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 183: MET (1502 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=    1502                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  1.3  AND2X1_RVT   I_RISC_CORE/g60687/Y                                               
      1     699     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 184: MET (1502 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=    1502                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  1.1  AND2X1_RVT   I_RISC_CORE/g60692/Y                                               
      1     699     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 185: MET (1502 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=    1502                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     699    21      1  0.8  AND2X1_RVT   I_RISC_CORE/g60690/Y                                               
      0     699     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 186: MET (1502 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      99                  
       Uncertainty:-     100                  
     Required Time:=    2201                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=    1502                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    112     459    61     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     49     508    38      3 55.1  INVX1_RVT    I_RISC_CORE/g60835/Y                                               
    123     631    44     16 24.0  NOR2X4_RVT   I_RISC_CORE/g60775/Y                                               
     68     698    21      1  0.8  AND2X1_RVT   I_RISC_CORE/g60693/Y                                               
      0     699     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 187: MET (1546 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/CLK->EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-     443                  
             Slack:=    1546                  

#---------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                  Timing Point                              
#  (ps)   (ps)   (ps)        (fF)                                                                                     
#---------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK    
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q      
     39     320    37      4  4.2  INVX1_RVT    I_RISC_CORE/g61124/Y                                                  
     63     383    72      4 41.7  NAND3X0_RVT  I_RISC_CORE/g60947/Y                                                  
     47     429    45      4 50.9  INVX1_LVT    I_RISC_CORE/g60892/Y                                                  
     13     443     -      4    -  CGLPPRX2_LVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN 
#---------------------------------------------------------------------------------------------------------------------



Path 188: MET (1575 ps) Setup Check with Pin R_678/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) R_678/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    4566                  
      Launch Clock:-    2400                  
         Data Path:-     591                  
             Slack:=    1575                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    280    2680    64     11 172.2  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     39    2719    33      1   0.8  INVX1_RVT    I_PARSER/g704/Y                                    
     69    2788    82      4   3.8  NAND2X0_RVT  I_PARSER/g700/Y                                    
     44    2832    39      1   0.9  INVX1_RVT    I_PARSER/g698/Y                                    
     51    2883    52      2   2.9  NAND2X0_RVT  I_PARSER/g676/Y                                    
     69    2952    27      1   1.1  AND2X1_RVT   I_PARSER/g673/Y                                    
     38    2991    36      1   0.8  NAND2X0_RVT  g3293/Y                                            
      0    2991     -      1     -  SDFFASX2_RVT R_678/D                                            
#---------------------------------------------------------------------------------------------------



Path 189: MET (1579 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     591                  
             Slack:=    1579                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     44     306    36      4  4.2  INVX1_RVT    I_RISC_CORE/g61124/Y                                               
     91     397   112      4 41.7  NAND3X0_RVT  I_RISC_CORE/g60947/Y                                               
    115     512    32      1  1.0  OA21X1_RVT   I_RISC_CORE/g60801/Y                                               
     78     590    19      1  2.7  NOR2X0_RVT   I_RISC_CORE/g60681/Y                                               
      1     591     -      1    -  SDFFARX2_RVT I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D                    
#------------------------------------------------------------------------------------------------------------------



Path 190: MET (1608 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_2_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/pci_w_mux_select_reg_2_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    4575                  
      Launch Clock:-    2400                  
         Data Path:-     568                  
             Slack:=    1608                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    280    2680    64     11 172.2  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     39    2719    33      1   0.8  INVX1_RVT    I_PARSER/g704/Y                                    
     69    2788    82      4   3.8  NAND2X0_RVT  I_PARSER/g700/Y                                    
    180    2967    22      1   1.0  OAI221X1_RVT I_PARSER/g675/Y                                    
      0    2968     -      1     -  SDFFARX1_RVT I_PARSER/pci_w_mux_select_reg_2_/D                 
#---------------------------------------------------------------------------------------------------



Path 191: MET (1610 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     794                  
             Slack:=    1610                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
    100     782    26      2 25.6  AO22X1_RVT    I_RISC_CORE/g60719/Y                                
     12     794     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 192: MET (1610 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_1_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/pci_w_mux_select_reg_1_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    4575                  
      Launch Clock:-    2400                  
         Data Path:-     565                  
             Slack:=    1610                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299    2699    71     11 171.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    120    2819    96      3   2.8  NAND4X0_RVT  I_PARSER/g678/Y                                    
    145    2965    22      1   1.2  OAI221X1_RVT I_PARSER/g674/Y                                    
      1    2965     -      1     -  SDFFARX1_RVT I_PARSER/pci_w_mux_select_reg_1_/D                 
#---------------------------------------------------------------------------------------------------



Path 193: MET (1613 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     791                  
             Slack:=    1613                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
    100     782    26      2 19.9  AO22X1_RVT    I_RISC_CORE/g60725/Y                                
      8     791     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (1613 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=    1613                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    29      2 19.7  AO22X1_RVT    I_RISC_CORE/g60721/Y                                
      8     790     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1613 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    2173                  
      Launch Clock:-       0                  
         Data Path:-     559                  
             Slack:=    1613                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     44     306    36      4  4.2  INVX1_RVT    I_RISC_CORE/g61124/Y                                               
     91     397   112      4 41.7  NAND3X0_RVT  I_RISC_CORE/g60947/Y                                               
     83     480    59      1  0.8  NAND2X0_RVT  I_RISC_CORE/g60767/Y                                               
     78     559    30      1  1.8  AND3X1_RVT   I_RISC_CORE/g60713/Y                                               
      1     559     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D                   
#------------------------------------------------------------------------------------------------------------------



Path 196: MET (1613 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=    1613                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
    100     782    27      2 19.5  AO22X1_RVT    I_RISC_CORE/g60724/Y                                
      8     790     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (1614 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=    1614                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    26      2 19.7  AO22X1_RVT    I_RISC_CORE/g60723/Y                                
      8     790     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (1614 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=    1614                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    26      2 19.6  AO22X1_RVT    I_RISC_CORE/g60722/Y                                
      8     790     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (1614 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     790                  
             Slack:=    1614                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    26      2 19.7  AO22X1_RVT    I_RISC_CORE/g60720/Y                                
      8     790     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (1616 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     788                  
             Slack:=    1616                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
    100     782    26      2 25.6  AO22X1_RVT    I_RISC_CORE/g60719/Y                                
      6     788     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (1618 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1618                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
    100     782    26      2 19.9  AO22X1_RVT    I_RISC_CORE/g60725/Y                                
      4     786     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (1618 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    2403                  
      Launch Clock:-       0                  
         Data Path:-     785                  
             Slack:=    1618                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    29      2 19.7  AO22X1_RVT    I_RISC_CORE/g60721/Y                                
      3     785     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (1618 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1618                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
    100     782    27      2 19.5  AO22X1_RVT    I_RISC_CORE/g60724/Y                                
      3     786     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (1618 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1618                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    26      2 19.7  AO22X1_RVT    I_RISC_CORE/g60723/Y                                
      3     786     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (1618 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     786                  
             Slack:=    1618                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    26      2 19.6  AO22X1_RVT    I_RISC_CORE/g60722/Y                                
      3     786     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1619 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     785                  
             Slack:=    1619                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    260     260    38      4 76.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
    175     435    70      6 43.9  NOR2X0_LVT    I_RISC_CORE/g61022/Y                                
     47     482    41      3  2.2  INVX1_RVT     I_RISC_CORE/g60967/Y                                
    115     597    65      9 35.4  OR2X1_LVT     I_RISC_CORE/g60889/Y                                
     86     683    73      7  7.9  INVX1_LVT     I_RISC_CORE/g60834/Y                                
     99     782    26      2 19.7  AO22X1_RVT    I_RISC_CORE/g60720/Y                                
      3     785     -      2    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]        
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (1630 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     539                  
             Slack:=    1630                  

#--------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                                                                        
#--------------------------------------------------------------------------------------------------------
      -       0   200      5    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK 
    280     280    47      5  6.1  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/Q   
     98     378   110      6  7.6  NAND2X0_RVT  I_RISC_CORE/g61093/Y                                     
     66     444    57      3  2.3  INVX1_RVT    I_RISC_CORE/g61039/Y                                     
     95     539    38      1  0.9  AND4X1_RVT   I_RISC_CORE/g60806/Y                                     
      0     539     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D   
#--------------------------------------------------------------------------------------------------------



Path 208: MET (1643 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     515                  
             Slack:=    1643                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     44     306    36      4  4.2  INVX1_RVT    I_RISC_CORE/g61124/Y                                               
     91     397   112      4 41.7  NAND3X0_RVT  I_RISC_CORE/g60947/Y                                               
    102     499    70      4 51.1  INVX1_LVT    I_RISC_CORE/g60892/Y                                               
     17     515     -      4    -  SDFFARX1_RVT I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D                           
#------------------------------------------------------------------------------------------------------------------



Path 209: MET (1652 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_12/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_12/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     120                  
       Uncertainty:-     100                  
     Required Time:=    3880                  
      Launch Clock:-       0                  
         Data Path:-    2228                  
             Slack:=    1652                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
     91    1881    38      3  3.3  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372451/Y              
     88    1968    28      2  1.4  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372448/Y              
    104    2073    33      2  2.3  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372446/Y              
     80    2153    23      2  1.7  NOR2X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372445/Y              
     75    2228    19      1  0.7  NOR2X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372442/Y              
      0    2228     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_12/D                 
#---------------------------------------------------------------------------------------------



Path 210: MET (1658 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    1658                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     72     516    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60746/Y                                               
      0     517     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 211: MET (1658 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     516                  
             Slack:=    1658                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     72     516    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60765/Y                                               
      0     516     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 212: MET (1658 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     516                  
             Slack:=    1658                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     72     516    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60799/Y                                               
      0     516     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 213: MET (1658 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     516                  
             Slack:=    1658                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     72     516    25      1  1.1  AND2X1_RVT   I_RISC_CORE/g60753/Y                                               
      1     516     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 214: MET (1658 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     516                  
             Slack:=    1658                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     72     516    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60745/Y                                               
      0     516     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 215: MET (1659 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     516                  
             Slack:=    1659                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     71     515    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60747/Y                                               
      0     516     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 216: MET (1659 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     515                  
             Slack:=    1659                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     71     515    25      1  1.0  AND2X1_RVT   I_RISC_CORE/g60752/Y                                               
      0     515     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 217: MET (1659 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     515                  
             Slack:=    1659                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     71     515    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60804/Y                                               
      0     515     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 218: MET (1659 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     515                  
             Slack:=    1659                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     71     515    25      1  0.7  AND2X1_RVT   I_RISC_CORE/g60754/Y                                               
      0     515     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 219: MET (1660 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     515                  
             Slack:=    1660                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     70     514    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60762/Y                                               
      0     515     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 220: MET (1660 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     515                  
             Slack:=    1660                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     70     514    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60760/Y                                               
      0     515     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 221: MET (1660 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     514                  
             Slack:=    1660                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     70     514    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60751/Y                                               
      0     514     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 222: MET (1660 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     514                  
             Slack:=    1660                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     70     514    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60761/Y                                               
      0     514     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 223: MET (1660 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     514                  
             Slack:=    1660                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     70     514    25      1  0.8  AND2X1_RVT   I_RISC_CORE/g60763/Y                                               
      0     514     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D                         
#------------------------------------------------------------------------------------------------------------------



Path 224: MET (1660 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     514                  
             Slack:=    1660                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     70     514    25      1  1.0  AND2X1_RVT   I_RISC_CORE/g60755/Y                                               
      0     514     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 225: MET (1661 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    2174                  
      Launch Clock:-       0                  
         Data Path:-     513                  
             Slack:=    1661                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     330    25      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
    114     444    67     20 30.9  NAND2X2_RVT  I_RISC_CORE/g60890/Y                                               
     69     513    25      1  0.9  AND2X1_RVT   I_RISC_CORE/g60749/Y                                               
      0     513     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D                          
#------------------------------------------------------------------------------------------------------------------



Path 226: MET (1670 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     138                  
             Slack:=    1670                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  4.9  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[21] 
      2     138     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1670 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     138                  
             Slack:=    1670                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  4.0  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[16] 
      2     138     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1670 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     138                  
             Slack:=    1670                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  4.0  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[15] 
      2     138     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.7  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[17] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  2.7  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[12] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.6  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[26] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.6  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[5] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.6  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[0] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[8] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[6] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[4] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  2.2  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[2] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.5  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[1] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.4  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[23] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.4  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[10] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.4  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[7] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (1671 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1671                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  2.0  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[3] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.3  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[30] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.3  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[29] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.3  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[24] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.3  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[20] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  1.3  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[9] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.2  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[11] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.1  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[31] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.1  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[18] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     137                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.1  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[13] 
      1     137     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.0  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[27] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  1.0  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[14] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.9  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[25] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.9  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[22] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_10/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-      97                  
       Uncertainty:-     100                  
     Required Time:=    3903                  
      Launch Clock:-       0                  
         Data Path:-    2231                  
             Slack:=    1672                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
     91    1881    38      3  3.3  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372451/Y              
     88    1968    28      2  1.4  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372448/Y              
     72    2041    34      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372447/Y              
    101    2142    42      1  0.9  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g372444/Y              
     88    2230    24      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372441/Y              
      0    2231     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_10/D                 
#---------------------------------------------------------------------------------------------



Path 257: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.8  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[19] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (1672 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    1808                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1672                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)     I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.7  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[28] 
      0     136     -      1    -  SDFFNARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D    
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (1674 ps) Setup Check with Pin I_PARSER/pci_w_mux_select_reg_0_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/pci_w_mux_select_reg_0_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    4565                  
      Launch Clock:-    2400                  
         Data Path:-     491                  
             Slack:=    1674                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301    2701    73     11 172.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     29    2730    34      1   0.8  INVX1_RVT    I_PARSER/g704/Y                                    
     75    2804    84      4   3.8  NAND2X0_RVT  I_PARSER/g700/Y                                    
     29    2834    37      1   0.9  INVX1_RVT    I_PARSER/g698/Y                                    
     56    2890    51      2   2.9  NAND2X0_RVT  I_PARSER/g676/Y                                    
      1    2891     -      2     -  SDFFARX1_RVT I_PARSER/pci_w_mux_select_reg_0_/D                 
#---------------------------------------------------------------------------------------------------



Path 260: MET (1675 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_8/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_8/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-      98                  
       Uncertainty:-     100                  
     Required Time:=    3902                  
      Launch Clock:-       0                  
         Data Path:-    2228                  
             Slack:=    1675                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
     91    1881    38      3  3.3  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372451/Y              
     88    1968    28      2  1.4  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372448/Y              
    104    2073    33      2  2.3  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372446/Y              
     80    2153    23      2  1.7  NOR2X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372445/Y              
     74    2227    25      1  0.9  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372440/Y              
      0    2228     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_8/D                  
#---------------------------------------------------------------------------------------------



Path 261: MET (1696 ps) Setup Check with Pin I_PARSER/i_reg_reg_2_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_2_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     137                  
       Uncertainty:-     100                  
     Required Time:=    4563                  
      Launch Clock:-    2400                  
         Data Path:-     468                  
             Slack:=    1696                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    280    2680    64     11 172.2  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
     39    2719    33      1   0.8  INVX1_RVT    I_PARSER/g704/Y                                    
     69    2788    82      4   3.8  NAND2X0_RVT  I_PARSER/g700/Y                                    
     80    2867    56      2   1.9  NAND2X0_RVT  I_PARSER/g687/Y                                    
      0    2868     -      2     -  SDFFARX1_RVT I_PARSER/i_reg_reg_2_/D                            
#---------------------------------------------------------------------------------------------------



Path 262: MET (1712 ps) Setup Check with Pin I_PARSER/i_reg_reg_12_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_12_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     466                  
             Slack:=    1712                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    267    2667    47      5 101.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    199    2866    35      1   0.9  HADDX1_LVT   I_PARSER/g713/SO                                    
      0    2866     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_12_/D                            
#----------------------------------------------------------------------------------------------------



Path 263: MET (1716 ps) Setup Check with Pin I_PARSER/i_reg_reg_3_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_3_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     463                  
             Slack:=    1716                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301    2701    73     11 172.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    162    2862    36      1   1.0  XNOR2X1_RVT  I_PARSER/g682/Y                                    
      0    2863     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_3_/D                            
#---------------------------------------------------------------------------------------------------



Path 264: MET (1721 ps) Setup Check with Pin I_PARSER/i_reg_reg_4_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_4_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     458                  
             Slack:=    1721                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    275    2675    57      9 164.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    182    2858    35      1   0.9  HADDX1_LVT   I_PARSER/g715/SO                                   
      0    2858     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_4_/D                            
#---------------------------------------------------------------------------------------------------



Path 265: MET (1722 ps) Setup Check with Pin I_PARSER/i_reg_reg_13_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_13_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     456                  
             Slack:=    1722                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK 
    268    2668    48      5 105.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/Q   
    187    2855    35      1   1.1  HADDX1_LVT   I_PARSER/g711/SO                                    
      1    2856     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_13_/D                            
#----------------------------------------------------------------------------------------------------



Path 266: MET (1724 ps) Setup Check with Pin I_PARSER/i_reg_reg_1_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_1_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     454                  
             Slack:=    1724                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299    2699    71     11 171.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    155    2854    36      1   0.8  XNOR2X1_RVT  I_PARSER/g681/Y                                    
      0    2854     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_1_/D                            
#---------------------------------------------------------------------------------------------------



Path 267: MET (1736 ps) Setup Check with Pin I_PARSER/i_reg_reg_7_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_7_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     443                  
             Slack:=    1736                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295    2695    65      9 168.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    147    2842    36      1   0.7  XNOR2X1_RVT  I_PARSER/g683/Y                                    
      0    2843     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_7_/D                            
#---------------------------------------------------------------------------------------------------



Path 268: MET (1737 ps) Setup Check with Pin I_PARSER/i_reg_reg_6_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_6_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     441                  
             Slack:=    1737                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    296    2696    66      9 179.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
    145    2841    36      1   1.0  XNOR2X1_RVT  I_PARSER/g685/Y                                    
      0    2841     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_6_/D                            
#---------------------------------------------------------------------------------------------------



Path 269: MET (1739 ps) Setup Check with Pin I_PARSER/i_reg_reg_8_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_8_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     440                  
             Slack:=    1739                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    274    2674    56      9 168.7  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    165    2839    35      1   0.9  HADDX1_LVT   I_PARSER/g719/SO                                   
      0    2840     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_8_/D                            
#---------------------------------------------------------------------------------------------------



Path 270: MET (1739 ps) Setup Check with Pin I_PARSER/i_reg_reg_14_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_14_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     439                  
             Slack:=    1739                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK 
    267    2667    47      5 92.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q   
    171    2838    35      1  1.5  HADDX1_LVT   I_PARSER/g709/SO                                    
      1    2839     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_14_/D                            
#---------------------------------------------------------------------------------------------------



Path 271: MET (1740 ps) Setup Check with Pin I_PARSER/i_reg_reg_5_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_5_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     438                  
             Slack:=    1740                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    294    2694    65      9 154.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
    144    2838    36      1   0.8  XNOR2X1_RVT  I_PARSER/g688/Y                                    
      0    2838     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_5_/D                            
#---------------------------------------------------------------------------------------------------



Path 272: MET (1744 ps) Setup Check with Pin I_PARSER/i_reg_reg_9_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_9_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     435                  
             Slack:=    1744                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    291    2691    61      6 128.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    143    2834    36      1   0.8  XNOR2X1_RVT  I_PARSER/g684/Y                                    
      0    2835     -      1     -  SDFFX1_RVT   I_PARSER/i_reg_reg_9_/D                            
#---------------------------------------------------------------------------------------------------



Path 273: MET (1746 ps) Setup Check with Pin I_PARSER/i_reg_reg_11_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_11_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     432                  
             Slack:=    1746                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    288    2688    57      5 94.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    143    2832    36      1  0.8  XNOR2X1_RVT  I_PARSER/g691/Y                                     
      0    2832     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_11_/D                            
#---------------------------------------------------------------------------------------------------



Path 274: MET (1749 ps) Setup Check with Pin I_PARSER/i_reg_reg_10_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_10_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     430                  
             Slack:=    1749                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    289    2689    57      5 93.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    140    2829    36      1  0.8  XNOR2X1_RVT  I_PARSER/g679/Y                                    
      0    2830     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_10_/D                           
#--------------------------------------------------------------------------------------------------



Path 275: MET (1751 ps) Setup Check with Pin I_PARSER/i_reg_reg_15_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_15_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     427                  
             Slack:=    1751                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK 
    288    2688    56      5 92.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q   
    139    2827    36      1  0.7  XNOR2X1_RVT  I_PARSER/g689/Y                                     
      0    2827     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_15_/D                            
#---------------------------------------------------------------------------------------------------



Path 276: MET (1758 ps) Setup Check with Pin I_PARSER/i_reg_reg_16_/CLK->D
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PARSER/i_reg_reg_16_/D
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    4578                  
      Launch Clock:-    2400                  
         Data Path:-     421                  
             Slack:=    1758                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK 
    290    2690    59      5 88.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q   
    130    2820    36      1  1.0  XNOR2X1_RVT  I_PARSER/g690/Y                                     
      0    2821     -      1    -  SDFFX1_RVT   I_PARSER/i_reg_reg_16_/D                            
#---------------------------------------------------------------------------------------------------



Path 277: MET (1775 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    1775                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     67     348    28      2  1.6  AND2X1_RVT   I_RISC_CORE/g61052/Y                                               
     49     397    30      1  1.0  AO21X1_RVT   I_RISC_CORE/g60894/Y                                               
      0     397     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D   
#------------------------------------------------------------------------------------------------------------------



Path 278: MET (1800 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_14/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_14/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    3874                  
      Launch Clock:-       0                  
         Data Path:-    2074                  
             Slack:=    1800                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
     91    1881    38      3  3.3  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372451/Y              
     88    1968    28      2  1.4  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372448/Y              
    104    2073    33      2  2.3  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372446/Y              
      1    2074     -      2    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_14/D                 
#---------------------------------------------------------------------------------------------



Path 279: MET (1804 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    1804                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      2     346     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 280: MET (1804 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    1804                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      2     346     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 281: MET (1804 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    1804                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      2     346     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 282: MET (1805 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    1805                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      1     345     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 283: MET (1805 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    1805                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      1     345     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 284: MET (1805 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    1805                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      1     345     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 285: MET (1805 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    1805                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      1     345     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 286: MET (1805 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     150                  
       Uncertainty:-     100                  
     Required Time:=    2150                  
      Launch Clock:-       0                  
         Data Path:-     345                  
             Slack:=    1805                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    344     344    91     26 46.8  SDFFARX2_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      1     345     -     26    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 287: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK          
    242    2292    20      1  3.3  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK          
    242    2292    20      1  3.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK          
    242    2292    20      1  2.8  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK          
    242    2292    20      1  2.9  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK          
    242    2292    20      1  1.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK          
    242    2292    20      1  2.6  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK          
    242    2292    20      1  1.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK          
    242    2292    20      1  1.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK          
    242    2292    20      1  1.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK          
    242    2292    20      1  1.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q            
      2    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK          
    242    2292    20      1  1.3  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK          
    242    2292    20      1  1.3  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK          
    242    2292    20      1  1.3  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK          
    242    2292    20      1  1.2  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (1812 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1812                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK          
    242    2292    20      1  2.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK          
    242    2292    20      1  2.3  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK          
    242    2292    20      1  2.2  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK          
    242    2292    20      1  1.1  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK          
    242    2292    20      1  2.3  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK          
    242    2292    20      1  2.4  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK          
    242    2292    20      1  2.2  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     244                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK          
    242    2292    20      1  1.1  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q            
      1    2294     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK          
    242    2292    20      1  2.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK          
    242    2292    20      1  1.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK          
    242    2292    20      1  1.0  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK          
    242    2292    20      1  1.9  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK          
    242    2292    20      1  1.9  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK          
    242    2292    20      1  1.9  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK          
    242    2292    20      1  1.8  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK          
    242    2292    20      1  0.7  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 317: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK          
    242    2292    20      1  0.6  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 318: MET (1813 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-    -106                  
       Uncertainty:-     100                  
     Required Time:=    4106                  
      Launch Clock:-    2050                  
         Data Path:-     243                  
             Slack:=    1813                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2050   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK          
    242    2292    20      1  0.5  SDFFNX1_RVT  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q            
      1    2293     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 319: MET (1828 ps) Setup Check with Pin I_RISC_CORE/R_32/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_32/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     144                  
       Uncertainty:-     100                  
     Required Time:=    2156                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    1828                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    303     303    77     11 93.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
     25     328     -     11    -  SDFFARX1_RVT I_RISC_CORE/R_32/D                                  
#---------------------------------------------------------------------------------------------------



Path 320: MET (1830 ps) Setup Check with Pin I_RISC_CORE/R_33/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_33/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     137                  
       Uncertainty:-     100                  
     Required Time:=    2163                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    1830                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    303     303    77     11 93.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
     31     334     -     11    -  SDFFX1_RVT   I_RISC_CORE/R_33/D                                  
#---------------------------------------------------------------------------------------------------



Path 321: MET (1832 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    2175                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    1832                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    281     281    48      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     61     342    23      1  0.9  AND2X1_RVT   I_RISC_CORE/g61047/Y                                               
      0     343     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D   
#------------------------------------------------------------------------------------------------------------------



Path 322: MET (1839 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1839                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      2     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 323: MET (1839 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1839                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 324: MET (1839 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1839                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 325: MET (1840 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1840                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 326: MET (1840 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1840                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 327: MET (1840 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1840                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 328: MET (1840 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1840                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 329: MET (1840 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     149                  
       Uncertainty:-     100                  
     Required Time:=    2151                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    1840                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    311     311    87     14 17.4  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      1     312     -     14    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 330: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      2     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 331: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      2     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 332: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      2     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 333: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      2     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 334: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      2     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 335: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      1     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 336: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      1     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 337: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      1     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 338: MET (1858 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1858                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      1     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 339: MET (1859 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1859                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      1     300     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 340: MET (1859 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1859                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      1     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 341: MET (1859 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1859                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      1     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 342: MET (1859 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1859                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      1     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 343: MET (1859 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1859                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      1     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 344: MET (1859 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1859                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    298     298    70     10 12.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      1     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#------------------------------------------------------------------------------------------------------------



Path 345: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      2     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 346: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      2     299     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 347: MET (1860 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1860                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      1     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 348: MET (1861 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1861                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      1     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 349: MET (1861 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1861                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      1     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 350: MET (1861 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1861                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      1     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 351: MET (1861 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1861                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      1     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 352: MET (1861 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     141                  
       Uncertainty:-     100                  
     Required Time:=    2159                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=    1861                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    297     297    69     10 15.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      1     298     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 353: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      2     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 354: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      2     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 355: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      2     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 356: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      2     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 357: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 358: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 359: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 360: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 361: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 362: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 363: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 364: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     297     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 365: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 366: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 367: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 368: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 369: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 370: MET (1863 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1863                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 371: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 372: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 373: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 374: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    263     263    42      4  4.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     44     306    36      4  4.2  INVX1_RVT    I_RISC_CORE/g61124/Y                                               
      0     307     -      4    -  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D   
#------------------------------------------------------------------------------------------------------------------



Path 375: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    296     296    66     10 11.9  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      1     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 376: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    296     296    66     10  9.8  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#------------------------------------------------------------------------------------------------------------



Path 377: MET (1864 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     140                  
       Uncertainty:-     100                  
     Required Time:=    2160                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    1864                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    296     296    66     10 10.2  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     296     -     10    -  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#------------------------------------------------------------------------------------------------------------



Path 378: MET (1866 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     134                  
       Uncertainty:-     100                  
     Required Time:=    2166                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=    1866                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200      8    -  (arrival)    I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    298     298    70     10 11.5  SDFFARX1_RVT I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      2     300     -     10    -  SDFFX1_RVT   I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#------------------------------------------------------------------------------------------------------------



Path 379: MET (1872 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_16/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_16/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    3876                  
      Launch Clock:-       0                  
         Data Path:-    2004                  
             Slack:=    1872                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
     91    1881    38      3  3.3  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372451/Y              
    123    2004    28      1  0.8  OAI21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372449/Y              
      0    2004     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_16/D                 
#---------------------------------------------------------------------------------------------



Path 380: MET (1890 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     512                  
             Slack:=    1890                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.4  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[6]     
    171    2712    49      3 97.8  HADDX1_LVT    I_RISC_CORE/g61186/SO                            
    166    2878    33      1 53.6  AO21X1_RVT    g5416/Y                                          
     34    2912     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 381: MET (1890 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     512                  
             Slack:=    1890                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.7  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[2]     
    171    2712    49      3 97.9  HADDX1_LVT    I_RISC_CORE/g61194/SO                            
    165    2878    33      1 54.0  AO21X1_RVT    g5420/Y                                          
     34    2912     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 382: MET (1890 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     511                  
             Slack:=    1890                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.8  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[7]     
    171    2713    49      3 98.8  HADDX1_LVT    I_RISC_CORE/g61184/SO                            
    168    2880    33      1 51.3  AO21X1_RVT    g5415/Y                                          
     31    2911     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 383: MET (1890 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     511                  
             Slack:=    1890                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[1]     
    171    2713    49      3 99.9  HADDX1_LVT    I_RISC_CORE/g61196/SO                            
    166    2879    33      1 52.4  AO21X1_RVT    g5421/Y                                          
     32    2911     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 384: MET (1891 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     511                  
             Slack:=    1891                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.2  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[5]     
    171    2713    49      3 99.6  HADDX1_LVT    I_RISC_CORE/g61188/SO                            
    167    2880    33      1 51.0  AO21X1_RVT    g5417/Y                                          
     31    2911     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 385: MET (1891 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     511                  
             Slack:=    1891                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.5  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[3]     
    171    2713    49      3 96.7  HADDX1_LVT    I_RISC_CORE/g61192/SO                            
    165    2878    33      1 53.0  AO21X1_RVT    g5419/Y                                          
     33    2911     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 386: MET (1891 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     510                  
             Slack:=    1891                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.8  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[11]    
    171    2713    49      3 99.7  HADDX1_LVT    I_RISC_CORE/g61176/SO                            
    166    2879    33      1 50.8  AO21X1_RVT    g5411/Y                                          
     31    2910     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 387: MET (1891 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     510                  
             Slack:=    1891                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.7  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[4]     
    171    2712    49      3 98.2  HADDX1_LVT    I_RISC_CORE/g61190/SO                            
    166    2879    33      1 51.3  AO21X1_RVT    g5418/Y                                          
     31    2910     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 388: MET (1892 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     510                  
             Slack:=    1892                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.1  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[0]     
    171    2713    49      3 96.0  HADDX1_LVT    I_RISC_CORE/g61198/SO                            
    163    2876    33      1 54.1  AO21X1_RVT    g5407/Y                                          
     34    2910     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 389: MET (1895 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     507                  
             Slack:=    1895                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.3  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[10]    
    171    2713    49      3 95.4  HADDX1_LVT    I_RISC_CORE/g61178/SO                            
    160    2873    33      1 52.8  AO21X1_RVT    g5412/Y                                          
     33    2907     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 390: MET (1895 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     506                  
             Slack:=    1895                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.2  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[8]     
    171    2713    49      3 94.8  HADDX1_LVT    I_RISC_CORE/g61182/SO                            
    161    2874    33      1 52.3  AO21X1_RVT    g5414/Y                                          
     33    2906     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 391: MET (1895 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     506                  
             Slack:=    1895                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.2  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[9]     
    171    2713    49      3 97.1  HADDX1_LVT    I_RISC_CORE/g61180/SO                            
    161    2873    33      1 52.6  AO21X1_RVT    g5413/Y                                          
     33    2906     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7/I1[1] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 392: MET (1897 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     504                  
             Slack:=    1897                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 11.6  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[15]    
    171    2712    49      3 99.6  HADDX1_LVT    I_RISC_CORE/g61168/SO                            
    167    2879    33      1 44.5  AO21X1_RVT    g5406/Y                                          
     25    2904     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[3] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 393: MET (1899 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     502                  
             Slack:=    1899                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.0  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[12]    
    171    2713    49      3 97.1  HADDX1_LVT    I_RISC_CORE/g61174/SO                            
    164    2877    33      1 45.3  AO21X1_RVT    g5410/Y                                          
     26    2902     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[0] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 394: MET (1899 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     502                  
             Slack:=    1899                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -    2400   200     34     -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1  12.0  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[13]    
    171    2713    49      3 100.3  HADDX1_LVT    I_RISC_CORE/g61172/SO                            
    166    2879    33      1  43.2  AO21X1_RVT    g5404/Y                                          
     24    2902     -      1     -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[1] 
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 395: MET (1900 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_4_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    1900                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_4_/CLK                      
    270     270    36      2  1.9  SDFFARX1_RVT I_PARSER/out_bus_reg_4_/Q                        
      0     270     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/D 
#------------------------------------------------------------------------------------------------



Path 396: MET (1901 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_5_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    1901                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_5_/CLK                      
    269     269    36      2  1.8  SDFFARX1_RVT I_PARSER/out_bus_reg_5_/Q                        
      0     270     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/D 
#------------------------------------------------------------------------------------------------



Path 397: MET (1901 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_0_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     270                  
             Slack:=    1901                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_0_/CLK                      
    269     269    36      2  1.9  SDFFARX1_RVT I_PARSER/out_bus_reg_0_/Q                        
      0     270     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/D 
#------------------------------------------------------------------------------------------------



Path 398: MET (1901 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_7_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    2170                  
      Launch Clock:-       0                  
         Data Path:-     269                  
             Slack:=    1901                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_7_/CLK                      
    269     269    36      2  3.2  SDFFARX1_RVT I_PARSER/out_bus_reg_7_/Q                        
      0     269     -      2    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/D 
#------------------------------------------------------------------------------------------------



Path 399: MET (1902 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     499                  
             Slack:=    1902                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2       
    142    2542    42      1 12.1  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[14]    
    171    2713    49      3 96.2  HADDX1_LVT    I_RISC_CORE/g61170/SO                            
    160    2873    33      1 46.0  AO21X1_RVT    g5392/Y                                          
     26    2899     -      1    -  SRAM2RW32x4   I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8/I1[2] 
#-------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 400: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK 
    264     264    31      1  1.2  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/Q   
      1     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D                    
#------------------------------------------------------------------------------------------------------------



Path 401: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_2_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_2_/CLK                      
    264     264    31      1  0.9  SDFFARX1_RVT I_PARSER/out_bus_reg_2_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/D 
#------------------------------------------------------------------------------------------------



Path 402: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK 
    264     264    31      1  0.9  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/Q   
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D                      
#------------------------------------------------------------------------------------------------------------



Path 403: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_3_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_3_/CLK                      
    264     264    31      1  0.8  SDFFARX1_RVT I_PARSER/out_bus_reg_3_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/D 
#------------------------------------------------------------------------------------------------



Path 404: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200     11    -  (arrival)    I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK 
    264     264    31      1  0.8  SDFFARX1_RVT I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/Q   
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D                      
#------------------------------------------------------------------------------------------------------------



Path 405: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_6_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_6_/CLK                      
    264     264    31      1  0.7  SDFFARX1_RVT I_PARSER/out_bus_reg_6_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/D 
#------------------------------------------------------------------------------------------------



Path 406: MET (1908 ps) Setup Check with Pin I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_1_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    2172                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=    1908                  

#------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                
#------------------------------------------------------------------------------------------------
      -       0   200    159    -  (arrival)    I_PARSER/out_bus_reg_1_/CLK                      
    264     264    31      1  0.7  SDFFARX1_RVT I_PARSER/out_bus_reg_1_/Q                        
      0     264     -      1    -  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/D 
#------------------------------------------------------------------------------------------------



Path 407: MET (1909 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     493                  
             Slack:=    1909                  

#------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)         (fF)                                                                     
#------------------------------------------------------------------------------------------------------
      -    2400   200     34     -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1  12.0  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[13]        
    171    2713    49      3 100.3  HADDX1_LVT    I_RISC_CORE/g61172/SO                                
    177    2889    30      1   7.5  AO22X1_RVT    g5558/Y                                              
      4    2893     -      1     -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[29] 
#------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 408: MET (1910 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     493                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.8  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[11]        
    171    2713    49      3 99.7  HADDX1_LVT    I_RISC_CORE/g61176/SO                                
    176    2888    30      1  8.4  AO22X1_RVT    g5537/Y                                              
      5    2893     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[27] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 409: MET (1910 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     493                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.2  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[5]         
    171    2713    49      3 99.6  HADDX1_LVT    I_RISC_CORE/g61188/SO                                
    176    2888    30      1  8.6  AO22X1_RVT    g5544/Y                                              
      5    2893     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[21] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 410: MET (1910 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     492                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.9  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[1]         
    171    2713    49      3 99.9  HADDX1_LVT    I_RISC_CORE/g61196/SO                                
    176    2889    30      1  6.8  AO22X1_RVT    g5517/Y                                              
      4    2892     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[17] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 411: MET (1911 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     492                  
             Slack:=    1911                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.6  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[15]        
    171    2712    49      3 99.6  HADDX1_LVT    I_RISC_CORE/g61168/SO                                
    176    2888    30      1 10.1  AO22X1_RVT    g5550/Y                                              
      4    2892     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[31] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 412: MET (1912 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     490                  
             Slack:=    1912                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.8  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[7]         
    171    2713    49      3 98.8  HADDX1_LVT    I_RISC_CORE/g61184/SO                                
    174    2887    30      1 10.1  AO22X1_RVT    g5530/Y                                              
      3    2890     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[23] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 413: MET (1914 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     489                  
             Slack:=    1914                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.7  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[4]         
    171    2712    49      3 98.2  HADDX1_LVT    I_RISC_CORE/g61190/SO                                
    173    2886    30      1 10.0  AO22X1_RVT    g5552/Y                                              
      3    2889     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[20] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 414: MET (1914 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     489                  
             Slack:=    1914                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.4  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[6]         
    171    2712    49      3 97.8  HADDX1_LVT    I_RISC_CORE/g61186/SO                                
    172    2885    30      1 12.0  AO22X1_RVT    g5539/Y                                              
      4    2889     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[22] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 415: MET (1914 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     488                  
             Slack:=    1914                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 11.7  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[2]         
    171    2712    49      3 97.9  HADDX1_LVT    I_RISC_CORE/g61194/SO                                
    172    2885    30      1 10.1  AO22X1_RVT    g5514/Y                                              
      4    2888     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[18] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 416: MET (1914 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     488                  
             Slack:=    1914                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.0  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[12]        
    171    2713    49      3 97.1  HADDX1_LVT    I_RISC_CORE/g61174/SO                                
    171    2884    30      1 12.9  AO22X1_RVT    g5511/Y                                              
      5    2888     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[28] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 417: MET (1915 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     487                  
             Slack:=    1915                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.2  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[9]         
    171    2713    49      3 97.1  HADDX1_LVT    I_RISC_CORE/g61180/SO                                
    171    2883    30      1 10.9  AO22X1_RVT    g5512/Y                                              
      4    2887     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[25] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 418: MET (1915 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     487                  
             Slack:=    1915                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.5  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[3]         
    171    2713    49      3 96.7  HADDX1_LVT    I_RISC_CORE/g61192/SO                                
    170    2883    30      1 11.7  AO22X1_RVT    g5509/Y                                              
      4    2887     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[19] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 419: MET (1916 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     486                  
             Slack:=    1916                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.1  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[14]        
    171    2713    49      3 96.2  HADDX1_LVT    I_RISC_CORE/g61170/SO                                
    169    2882    30      1 13.1  AO22X1_RVT    g5507/Y                                              
      5    2886     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[30] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 420: MET (1918 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     485                  
             Slack:=    1918                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.1  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[0]         
    171    2713    49      3 96.0  HADDX1_LVT    I_RISC_CORE/g61198/SO                                
    169    2881    30      1 10.1  AO22X1_RVT    g5520/Y                                              
      4    2885     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[16] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 421: MET (1918 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     485                  
             Slack:=    1918                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.3  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[10]        
    171    2713    49      3 95.4  HADDX1_LVT    I_RISC_CORE/g61178/SO                                
    168    2881    30      1 11.6  AO22X1_RVT    g5559/Y                                              
      4    2885     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[26] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 422: MET (1919 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     484                  
             Slack:=    1919                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                     
#-----------------------------------------------------------------------------------------------------
      -    2400   200     34    -  (arrival)     I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2           
    142    2542    42      1 12.2  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/O2[8]         
    171    2713    49      3 94.8  HADDX1_LVT    I_RISC_CORE/g61182/SO                                
    167    2880    30      1 11.4  AO22X1_RVT    g5516/Y                                              
      4    2884     -      1    -  SRAM2RW64x32  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[24] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 423: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     473                  
             Slack:=    1931                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9 164.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    171     466    26      4  18.6  AO22X1_RVT    I_RISC_CORE/g60905/Y                               
      7     473     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 424: MET (1932 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1932                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301     301    73     11 172.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    150     451     -     11     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 425: MET (1932 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     472                  
             Slack:=    1932                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9 164.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    171     466    26      4  18.6  AO22X1_RVT    I_RISC_CORE/g60905/Y                               
      6     472     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 426: MET (1934 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     470                  
             Slack:=    1934                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9 164.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    171     466    26      4  18.6  AO22X1_RVT    I_RISC_CORE/g60905/Y                               
      3     470     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 427: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     469                  
             Slack:=    1935                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301     301    73     11 172.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    162     462    26      4  18.0  AO22X1_RVT    I_RISC_CORE/g60904/Y                               
      7     469     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 428: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     469                  
             Slack:=    1935                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9 164.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    171     466    26      4  18.6  AO22X1_RVT    I_RISC_CORE/g60905/Y                               
      2     469     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 429: MET (1936 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     468                  
             Slack:=    1936                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301     301    73     11 172.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    162     462    26      4  18.0  AO22X1_RVT    I_RISC_CORE/g60904/Y                               
      6     468     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 430: MET (1939 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     465                  
             Slack:=    1939                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301     301    73     11 172.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    162     462    26      4  18.0  AO22X1_RVT    I_RISC_CORE/g60904/Y                               
      3     465     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 431: MET (1940 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     464                  
             Slack:=    1940                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301     301    73     11 172.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    162     462    26      4  18.0  AO22X1_RVT    I_RISC_CORE/g60904/Y                               
      2     464     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 432: MET (1943 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     443                  
             Slack:=    1943                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9 164.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    148     443     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 433: MET (1943 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     461                  
             Slack:=    1943                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    288     288    56      5 101.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    165     453    26      4  21.4  AO22X1_RVT    I_RISC_CORE/g60913/Y                                
      8     461     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]       
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 434: MET (1944 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     460                  
             Slack:=    1944                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    288     288    56      5 101.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    165     453    26      4  21.4  AO22X1_RVT    I_RISC_CORE/g60913/Y                                
      7     460     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]       
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 435: MET (1946 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     458                  
             Slack:=    1946                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    288     288    56      5 101.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    165     453    26      4  21.4  AO22X1_RVT    I_RISC_CORE/g60913/Y                                
      5     458     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]       
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 436: MET (1948 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     456                  
             Slack:=    1948                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK 
    288     288    56      5 101.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q   
    165     453    26      4  21.4  AO22X1_RVT    I_RISC_CORE/g60913/Y                                
      4     456     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]       
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 437: MET (1951 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     450                  
             Slack:=    1951                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    303    2703    77     11 93.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
    108    2811    33      1 58.9  AO21X1_RVT   g5395/Y                                             
     39    2850     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[1]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 438: MET (1953 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1953                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    248     248    83     16 21.9  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     33     281    38      1  0.9  INVX1_RVT     I_RISC_CORE/g61139/Y                              
    120     401    21      1  0.9  NOR3X0_RVT    I_RISC_CORE/g60907/Y                              
     42     442    25      4 24.0  AO21X1_RVT    I_RISC_CORE/g60789/Y                              
      9     452     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 439: MET (1954 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1954                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    248     248    83     16 21.9  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     33     281    38      1  0.9  INVX1_RVT     I_RISC_CORE/g61139/Y                              
    120     401    21      1  0.9  NOR3X0_RVT    I_RISC_CORE/g60907/Y                              
     42     442    25      4 24.0  AO21X1_RVT    I_RISC_CORE/g60789/Y                              
      8     451     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 440: MET (1955 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1955                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    301     301    73     11 172.4  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
    127     428     -     11     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 441: MET (1956 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     448                  
             Slack:=    1956                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299     299    71     11 171.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    143     442    26      4  17.9  AO22X1_RVT    I_RISC_CORE/g60902/Y                               
      6     448     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 442: MET (1956 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=    1956                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299     299    71     11 171.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    143     442    26      4  17.9  AO22X1_RVT    I_RISC_CORE/g60902/Y                               
      6     447     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 443: MET (1958 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     446                  
             Slack:=    1958                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    248     248    83     16 21.9  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     33     281    38      1  0.9  INVX1_RVT     I_RISC_CORE/g61139/Y                              
    120     401    21      1  0.9  NOR3X0_RVT    I_RISC_CORE/g60907/Y                              
     42     442    25      4 24.0  AO21X1_RVT    I_RISC_CORE/g60789/Y                              
      4     446     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 444: MET (1959 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     446                  
             Slack:=    1959                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    248     248    83     16 21.9  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/QN  
     33     281    38      1  0.9  INVX1_RVT     I_RISC_CORE/g61139/Y                              
    120     401    21      1  0.9  NOR3X0_RVT    I_RISC_CORE/g60907/Y                              
     42     442    25      4 24.0  AO21X1_RVT    I_RISC_CORE/g60789/Y                              
      3     446     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 445: MET (1959 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     445                  
             Slack:=    1959                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299     299    71     11 171.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    143     442    26      4  17.9  AO22X1_RVT    I_RISC_CORE/g60902/Y                               
      3     445     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 446: MET (1960 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     444                  
             Slack:=    1960                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299     299    71     11 171.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    143     442    26      4  17.9  AO22X1_RVT    I_RISC_CORE/g60902/Y                               
      2     444     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 447: MET (1962 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     439                  
             Slack:=    1962                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/CLK 
    290    2690    59      7 104.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_25_/Q   
    100    2791    33      1  67.0  AO21X1_RVT   g5399/Y                                             
     49    2839     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[1]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 448: MET (1964 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     438                  
             Slack:=    1964                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/CLK 
    288    2688    56      6 76.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_24_/Q   
     99    2786    33      1 68.9  AO21X1_RVT   g5400/Y                                             
     51    2838     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[0]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 449: MET (1965 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_24/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_24/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     122                  
       Uncertainty:-     100                  
     Required Time:=    3878                  
      Launch Clock:-       0                  
         Data Path:-    1913                  
             Slack:=    1965                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
     91    1881    38      3  3.3  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372451/Y              
     32    1913    23      1  0.8  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372450/Y              
      0    1913     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_24/D                 
#---------------------------------------------------------------------------------------------



Path 450: MET (1966 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    1966                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    296     296    66      9 164.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
    125     420     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 451: MET (1970 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     434                  
             Slack:=    1970                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK 
    290     290    59      5 93.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q   
    138     428    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60908/Y                               
      7     434     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 452: MET (1971 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1971                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK 
    290     290    59      5 93.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q   
    138     428    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60908/Y                               
      6     433     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 453: MET (1971 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     433                  
             Slack:=    1971                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    289     289    57      5 93.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    137     426    26      4 19.6  AO22X1_RVT    I_RISC_CORE/g60915/Y                               
      7     433     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 454: MET (1971 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     430                  
             Slack:=    1971                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/CLK 
    283    2683    50      6 99.1  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_26_/Q   
     96    2778    33      1 69.4  AO21X1_RVT   g5398/Y                                             
     52    2830     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[2]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 455: MET (1972 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=    1972                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    289     289    57      5 93.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    137     426    26      4 19.6  AO22X1_RVT    I_RISC_CORE/g60915/Y                               
      6     432     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 456: MET (1972 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     432                  
             Slack:=    1972                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    291     291    61      6 128.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    134     425    26      4  19.3  AO22X1_RVT    I_RISC_CORE/g60916/Y                               
      7     432     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 457: MET (1973 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=    1973                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK 
    290     290    59      5 93.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q   
    138     428    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60908/Y                               
      3     431     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 458: MET (1973 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=    1973                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    291     291    61      6 128.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    134     425    26      4  19.3  AO22X1_RVT    I_RISC_CORE/g60916/Y                               
      6     431     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 459: MET (1974 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1974                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     422    26      4 22.4  AO22X1_RVT    I_RISC_CORE/g60912/Y                              
      8     430     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 460: MET (1974 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1974                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    289     289    57      5 93.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    137     426    26      4 19.6  AO22X1_RVT    I_RISC_CORE/g60915/Y                               
      4     430     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 461: MET (1974 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1974                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK 
    290     290    59      5 93.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q   
    138     428    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60908/Y                               
      2     430     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 462: MET (1974 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     427                  
             Slack:=    1974                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/CLK 
    282    2682    49      5 99.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_27_/Q   
     96    2777    33      1 67.9  AO21X1_RVT   g5397/Y                                             
     50    2827     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 463: MET (1974 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     430                  
             Slack:=    1974                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 22.5  AO22X1_RVT    I_RISC_CORE/g60911/Y                              
      8     430     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 464: MET (1975 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1975                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     422    26      4 22.4  AO22X1_RVT    I_RISC_CORE/g60912/Y                              
      7     429     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 465: MET (1975 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1975                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     99     422    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60918/Y                              
      7     429     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 466: MET (1975 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1975                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK 
    289     289    57      5 93.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q   
    137     426    26      4 19.6  AO22X1_RVT    I_RISC_CORE/g60915/Y                               
      3     429     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]       
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 467: MET (1976 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1976                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 22.5  AO22X1_RVT    I_RISC_CORE/g60911/Y                              
      7     429     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 468: MET (1976 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1976                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    291     291    61      6 128.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    134     425    26      4  19.3  AO22X1_RVT    I_RISC_CORE/g60916/Y                               
      4     428     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 469: MET (1976 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    1976                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299     299    71     11 171.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
    109     408     -     11     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 470: MET (1976 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1976                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     99     422    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60918/Y                              
      6     428     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 471: MET (1976 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1976                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK 
    291     291    61      6 128.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q   
    134     425    26      4  19.3  AO22X1_RVT    I_RISC_CORE/g60916/Y                               
      3     428     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 472: MET (1976 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1976                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 17.9  AO22X1_RVT    I_RISC_CORE/g60909/Y                              
      6     428     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 473: MET (1977 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     427                  
             Slack:=    1977                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 17.9  AO22X1_RVT    I_RISC_CORE/g60909/Y                              
      5     427     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 474: MET (1978 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1978                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     422    26      4 22.4  AO22X1_RVT    I_RISC_CORE/g60912/Y                              
      4     426     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 475: MET (1979 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1979                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 22.5  AO22X1_RVT    I_RISC_CORE/g60911/Y                              
      4     426     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 476: MET (1979 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     423                  
             Slack:=    1979                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    278    2678    44      8 148.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     94    2772    33      1  68.7  AO21X1_RVT   g5409/Y                                             
     51    2823     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[0]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 477: MET (1979 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1979                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     99     422    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60918/Y                              
      3     425     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 478: MET (1979 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1979                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     422    26      4 22.4  AO22X1_RVT    I_RISC_CORE/g60912/Y                              
      3     425     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 479: MET (1980 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1980                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 22.5  AO22X1_RVT    I_RISC_CORE/g60911/Y                              
      3     425     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 480: MET (1980 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     424                  
             Slack:=    1980                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     99     422    26      4 18.9  AO22X1_RVT    I_RISC_CORE/g60918/Y                              
      3     424     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 481: MET (1980 ps) Setup Check with Pin I_CLOCKING/sys_2x_rst_n_buf_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_2x_rst_ff_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_CLOCKING/sys_2x_rst_n_buf_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      57                  
       Uncertainty:-     100                  
     Required Time:=    2243                  
      Launch Clock:-       0                  
         Data Path:-     263                  
             Slack:=    1980                  

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell                Timing Point            
#  (ps)   (ps)   (ps)        (fF)                                                
#--------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)   I_CLOCKING/sys_2x_rst_ff_reg/CLK  
    263     263    31      1  0.8  DFFARX1_RVT I_CLOCKING/sys_2x_rst_ff_reg/Q    
      0     263     -      1    -  DFFARX1_RVT I_CLOCKING/sys_2x_rst_n_buf_reg/D 
#--------------------------------------------------------------------------------



Path 482: MET (1980 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     424                  
             Slack:=    1980                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 17.9  AO22X1_RVT    I_RISC_CORE/g60909/Y                              
      3     424     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 483: MET (1981 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=    1981                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     98     421    26      4 17.9  AO22X1_RVT    I_RISC_CORE/g60909/Y                              
      2     423     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]      
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 484: MET (1981 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     420                  
             Slack:=    1981                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/CLK 
    283    2683    50      5 100.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_28_/Q   
     96    2779    33      1  60.9  AO21X1_RVT   g5396/Y                                             
     42    2820     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[0]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 485: MET (1982 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     419                  
             Slack:=    1982                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    276    2676    42      8 148.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     93    2769    33      1  68.0  AO21X1_RVT   g5408/Y                                             
     50    2819     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[1]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 486: MET (1983 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     418                  
             Slack:=    1983                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    275    2675    41      7 150.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     92    2767    33      1  69.0  AO21X1_RVT   g5422/Y                                             
     51    2818     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[2]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 487: MET (1984 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     417                  
             Slack:=    1984                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    282    2682    49      5 78.0  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
     94    2776    33      1 60.8  AO21X1_RVT   g5393/Y                                             
     41    2817     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 488: MET (1985 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     419                  
             Slack:=    1985                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    288     288    57      5 94.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    123     411    26      4 20.6  AO22X1_RVT    I_RISC_CORE/g60914/Y                                
      8     419     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 489: MET (1985 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     416                  
             Slack:=    1985                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    274    2674    40      7 151.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     93    2767    33      1  67.4  AO21X1_RVT   g5391/Y                                             
     49    2816     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1/I1[3]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 490: MET (1985 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=    1985                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    297     297    69      9 153.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
    114     411    26      4  19.2  AO22X1_RVT    I_RISC_CORE/g60919/Y                               
      7     418     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 491: MET (1986 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=    1986                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     406    26      4 28.2  AO22X1_RVT    I_RISC_CORE/g60910/Y                              
     12     418     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 492: MET (1986 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=    1986                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    288     288    57      5 94.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    123     411    26      4 20.6  AO22X1_RVT    I_RISC_CORE/g60914/Y                                
      6     418     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 493: MET (1986 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    1986                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    297     297    69      9 153.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
    114     411    26      4  19.2  AO22X1_RVT    I_RISC_CORE/g60919/Y                               
      6     417     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 494: MET (1987 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    1987                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295     295    65      9 168.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    115     410    26      4  19.5  AO22X1_RVT    I_RISC_CORE/g60917/Y                               
      7     417     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 495: MET (1988 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     416                  
             Slack:=    1988                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     406    26      4 28.2  AO22X1_RVT    I_RISC_CORE/g60910/Y                              
     10     416     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 496: MET (1988 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     416                  
             Slack:=    1988                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    288     288    57      5 94.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    123     411    26      4 20.6  AO22X1_RVT    I_RISC_CORE/g60914/Y                                
      4     416     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 497: MET (1988 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     416                  
             Slack:=    1988                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295     295    65      9 168.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    115     410    26      4  19.5  AO22X1_RVT    I_RISC_CORE/g60917/Y                               
      6     416     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 498: MET (1989 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     415                  
             Slack:=    1989                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    297     297    69      9 153.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
    114     411    26      4  19.2  AO22X1_RVT    I_RISC_CORE/g60919/Y                               
      4     415     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 499: MET (1990 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=    1990                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -       0   200     32    -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK 
    288     288    57      5 94.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q   
    123     411    26      4 20.6  AO22X1_RVT    I_RISC_CORE/g60914/Y                                
      3     414     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 500: MET (1990 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     412                  
             Slack:=    1990                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK 
    278    2678    44      4 76.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q   
     92    2770    33      1 61.5  AO21X1_RVT   g5394/Y                                             
     42    2812     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4/I1[2]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 501: MET (1990 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=    1990                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    297     297    69      9 153.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
    114     411    26      4  19.2  AO22X1_RVT    I_RISC_CORE/g60919/Y                               
      3     414     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 502: MET (1990 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     413                  
             Slack:=    1990                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295     295    65      9 168.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    115     410    26      4  19.5  AO22X1_RVT    I_RISC_CORE/g60917/Y                               
      4     413     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 503: MET (1992 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=    1992                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295     295    65      9 168.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
    115     410    26      4  19.5  AO22X1_RVT    I_RISC_CORE/g60917/Y                               
      3     412     -      4     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 504: MET (1992 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=    1992                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     406    26      4 28.2  AO22X1_RVT    I_RISC_CORE/g60910/Y                              
      6     412     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 505: MET (1993 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -104                  
       Uncertainty:-     100                  
     Required Time:=    2404                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    1993                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200     34    -  (arrival)     I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    323     323    64     16 21.1  SDFFARX2_RVT  I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
     83     406    26      4 28.2  AO22X1_RVT    I_RISC_CORE/g60910/Y                              
      5     411     -      4    -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]     
#--------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 506: MET (1995 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    1995                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    299     299    71     11 171.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
     89     388     -     11     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 507: MET (1996 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     406                  
             Slack:=    1996                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273    2673    39      7 150.1  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     92    2766    33      1  59.7  AO21X1_RVT   g5403/Y                                             
     40    2806     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[1]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 508: MET (1997 ps) Setup Check with Pin I_CLOCKING/sys_clk_in_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_clk_in_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_CLOCKING/sys_clk_in_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      78                  
       Uncertainty:-     100                  
     Required Time:=    2222                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    1997                  

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load   Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                          
#--------------------------------------------------------------------------
      -       0   200     34    -  (arrival) I_CLOCKING/sys_clk_in_reg/CLK 
    226     226    53      1  0.5  DFFX1_LVT I_CLOCKING/sys_clk_in_reg/QN  
      0     226     -      1    -  DFFX1_LVT I_CLOCKING/sys_clk_in_reg/D   
#--------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 509: MET (1997 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     404                  
             Slack:=    1997                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    272    2672    39      7 150.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     92    2764    33      1  59.9  AO21X1_RVT   g5405/Y                                             
     40    2804     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[0]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 510: MET (2000 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     401                  
             Slack:=    2000                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270    2670    36      6 118.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     90    2760    33      1  61.1  AO21X1_RVT   g5402/Y                                             
     42    2801     -      1     -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[2]    
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 511: MET (2003 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    2003                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    297     297    69      9 153.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
     84     382     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 512: MET (2006 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    2006                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    294     294    65      9 154.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
     86     381     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 513: MET (2006 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2006                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK  
    297    2697    69      9 153.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q    
     95    2792    30      1  11.8  AO22X1_RVT   g5497/Y                                             
      4    2796     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[4] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 514: MET (2007 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     396                  
             Slack:=    2007                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK  
    295    2695    65      9 168.9  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q    
     96    2791    30      1  12.7  AO22X1_RVT   g5508/Y                                             
      4    2796     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[6] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 515: MET (2008 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    2008                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    296     296    66      9 179.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
     83     378     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 516: MET (2008 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     395                  
             Slack:=    2008                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK  
    296    2696    66      9 179.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q    
     96    2791    30      1  10.4  AO22X1_RVT   g5510/Y                                             
      4    2795     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[5] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 517: MET (2008 ps) Setup Check with Pin I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -102                  
       Uncertainty:-     100                  
     Required Time:=    4802                  
      Launch Clock:-    2400                  
         Data Path:-     393                  
             Slack:=    2008                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/CLK 
    269    2669    36      2 29.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_23_/Q   
     84    2753    33      1 60.1  AO21X1_RVT   g5401/Y                                             
     41    2793     -      1    -  SRAM2RW32x4  I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2/I1[3]    
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 518: MET (2011 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     392                  
             Slack:=    2011                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK  
    294    2694    65      9 154.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q    
     93    2787    30      1   8.7  AO22X1_RVT   g5515/Y                                             
      5    2792     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[3] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 519: MET (2012 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     391                  
             Slack:=    2012                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK  
    299    2699    71     11 171.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q    
     89    2788    30      1   9.1  AO22X1_RVT   g5526/Y                                             
      3    2791     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[0] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 520: MET (2018 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     385                  
             Slack:=    2018                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK  
    301    2701    73     11 172.4  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q    
     81    2782    30      1   9.6  AO22X1_RVT   g5522/Y                                             
      3    2785     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[1] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 521: MET (2019 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    2019                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295     295    65      9 168.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
     73     368     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 522: MET (2020 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     383                  
             Slack:=    2020                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/CLK  
    291    2691    61      6 128.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_7_/Q    
     87    2779    30      1   7.4  AO22X1_RVT   g5560/Y                                             
      4    2783     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[7] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 523: MET (2020 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    2020                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    297     297    69      9 153.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
     67     364     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 524: MET (2023 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    2023                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    294     294    65      9 154.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
     69     363     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 525: MET (2024 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     378                  
             Slack:=    2024                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK  
    296    2696    66      9 164.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q    
     78    2774    30      1  12.4  AO22X1_RVT   g5518/Y                                             
      4    2778     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[2] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 526: MET (2025 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    2025                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    296     296    66      9 179.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
     66     361     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 527: MET (2025 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     377                  
             Slack:=    2025                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/CLK  
    290    2690    59      5 93.8  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_8_/Q    
     84    2774    30      1  9.4  AO22X1_RVT   g5555/Y                                             
      3    2777     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[8] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 528: MET (2026 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     377                  
             Slack:=    2026                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/CLK  
    290    2690    59      5 88.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_14_/Q    
     82    2772    30      1 12.3  AO22X1_RVT   g5532/Y                                              
      4    2777     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[14] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 529: MET (2026 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     376                  
             Slack:=    2026                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/CLK  
    289    2689    57      5 93.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_9_/Q    
     83    2772    30      1  8.0  AO22X1_RVT   g5553/Y                                             
      5    2776     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[9] 
#---------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 530: MET (2027 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     375                  
             Slack:=    2027                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/CLK  
    288    2688    56      5 105.1  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_12_/Q    
     84    2772    30      1   6.9  AO22X1_RVT   g5540/Y                                              
      4    2775     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[12] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 531: MET (2028 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     375                  
             Slack:=    2028                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/CLK  
    288    2688    56      5 92.3  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_13_/Q    
     84    2771    30      1  9.2  AO22X1_RVT   g5534/Y                                              
      3    2775     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[13] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 532: MET (2028 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     374                  
             Slack:=    2028                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/CLK  
    288    2688    57      5 94.5  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_10_/Q    
     82    2770    30      1 10.2  AO22X1_RVT   g5548/Y                                              
      4    2774     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[10] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 533: MET (2030 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     373                  
             Slack:=    2030                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -    2400   200     32     -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/CLK  
    288    2688    56      5 101.6  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_11_/Q    
     82    2769    30      1  11.2  AO22X1_RVT   g5529/Y                                              
      4    2773     -      1     -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[11] 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 534: MET (2034 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -86                  
       Uncertainty:-     100                  
     Required Time:=    2386                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    2034                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                   
#----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    295     295    65      9 168.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
     57     352     -      9     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]       
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 535: MET (2044 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SYS_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800         2400     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800         2400     
                                              
             Setup:-    -103                  
       Uncertainty:-     100                  
     Required Time:=    4803                  
      Launch Clock:-    2400                  
         Data Path:-     359                  
             Slack:=    2044                  

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                                                                    
#----------------------------------------------------------------------------------------------------
      -    2400   200     32    -  (arrival)    I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/CLK  
    278    2678    44      3 84.2  SDFFARX1_RVT I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_15_/Q    
     78    2756    30      1  9.3  AO22X1_RVT   g5528/Y                                              
      3    2759     -      1    -  SRAM2RW64x32 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/I1[15] 
#----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 536: MET (2045 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -96                  
       Uncertainty:-     100                  
     Required Time:=    2396                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    2045                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    278     278    44      8 148.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     73     351     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 537: MET (2047 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    2047                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    276     276    42      8 148.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     73     350     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 538: MET (2051 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    2051                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    275     275    41      7 150.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     72     347     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 539: MET (2054 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    2054                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    274     274    40      7 151.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     70     344     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 540: MET (2055 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    2055                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7 150.1  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     70     343     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 541: MET (2058 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    2399                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    2058                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    272     272    39      7 150.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     69     341     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 542: MET (2061 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -96                  
       Uncertainty:-     100                  
     Required Time:=    2396                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    2061                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    278     278    44      8 148.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     57     335     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 543: MET (2063 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    2063                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    276     276    42      8 148.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     57     334     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 544: MET (2066 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    2066                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    275     275    41      7 150.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     56     331     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 545: MET (2069 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    2069                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    274     274    40      7 151.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     55     329     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 546: MET (2071 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    2071                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7 150.1  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     54     328     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 547: MET (2073 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    2399                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    2073                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    272     272    39      7 150.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     53     326     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 548: MET (2075 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=    2075                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6 118.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     55     325     -      6     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 549: MET (2085 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -96                  
       Uncertainty:-     100                  
     Required Time:=    2396                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    2085                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    278     278    44      8 148.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     34     312     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 550: MET (2085 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    2085                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    276     276    42      8 148.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     36     312     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 551: MET (2086 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=    2086                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6 118.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     44     314     -      6     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 552: MET (2088 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    2088                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    275     275    41      7 150.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     35     310     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 553: MET (2088 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    2088                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7 150.1  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     37     310     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 554: MET (2088 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=    2088                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6 118.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     42     312     -      6     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 555: MET (2089 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=    2089                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    274     274    40      7 151.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     36     309     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 556: MET (2092 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    2399                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=    2092                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    272     272    39      7 150.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     35     307     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 557: MET (2095 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -96                  
       Uncertainty:-     100                  
     Required Time:=    2396                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    2095                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    278     278    44      8 148.3  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
     24     301     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 558: MET (2096 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -97                  
       Uncertainty:-     100                  
     Required Time:=    2397                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=    2096                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    276     276    42      8 148.8  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
     25     301     -      8     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 559: MET (2098 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2098                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    270     270    36      6 118.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
     32     302     -      6     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 560: MET (2098 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    2098                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    275     275    41      7 150.9  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
     24     299     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 561: MET (2099 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    2099                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    273     273    39      7 150.1  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
     26     299     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 562: MET (2099 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    2398                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=    2099                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    274     274    40      7 151.6  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
     25     299     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 563: MET (2102 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -99                  
       Uncertainty:-     100                  
     Required Time:=    2399                  
      Launch Clock:-       0                  
         Data Path:-     296                  
             Slack:=    2102                  

#-----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                          Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                    
#-----------------------------------------------------------------------------------------------------
      -       0   200     32     -  (arrival)     I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    272     272    39      7 150.5  SDFFARX1_RVT  I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
     24     296     -      7     -  SRAM2RW128x16 I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]        
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 564: MET (2112 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_18/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_18/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-      98                  
       Uncertainty:-     100                  
     Required Time:=    3902                  
      Launch Clock:-       0                  
         Data Path:-    1790                  
             Slack:=    2112                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     54    1674    23      1  1.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372456/Y              
     44    1718    50      1  1.2  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372455/Y              
     71    1790    24      2  1.7  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372452/Y              
      0    1790     -      2    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_18/D                 
#---------------------------------------------------------------------------------------------



Path 565: MET (2116 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_22/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_22/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    3875                  
      Launch Clock:-       0                  
         Data Path:-    1759                  
             Slack:=    2116                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     61    1681    31      3  2.7  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372457/Y              
     77    1758    30      1  1.3  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372453/Y              
      1    1759     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_22/D                 
#---------------------------------------------------------------------------------------------



Path 566: MET (2122 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_20/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_20/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     124                  
       Uncertainty:-     100                  
     Required Time:=    3876                  
      Launch Clock:-       0                  
         Data Path:-    1754                  
             Slack:=    2122                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     61    1681    31      3  2.7  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372457/Y              
     72    1753    28      1  0.8  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372454/Y              
      0    1754     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_20/D                 
#---------------------------------------------------------------------------------------------



Path 567: MET (2193 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_26/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     126                  
       Uncertainty:-     100                  
     Required Time:=    3874                  
      Launch Clock:-       0                  
         Data Path:-    1682                  
             Slack:=    2193                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
     69    1620    31      2  2.2  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372458/Y              
     61    1681    31      3  2.7  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372457/Y              
      1    1682     -      3    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_26/D                 
#---------------------------------------------------------------------------------------------



Path 568: MET (2230 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-    1635                  
             Slack:=    2230                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     67    1499    71      1  1.4  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372468/Y              
    133    1632    36      1  9.9  XNOR2X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372459/Y              
      3    1635     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D   
#---------------------------------------------------------------------------------------------



Path 569: MET (2314 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-    1551                  
             Slack:=    2314                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     62    1441    25      1  1.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372474/Y              
    108    1549    36      1  3.0  XNOR2X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372461/Y              
      1    1551     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D   
#---------------------------------------------------------------------------------------------



Path 570: MET (2316 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_29/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    3868                  
      Launch Clock:-       0                  
         Data Path:-    1551                  
             Slack:=    2316                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
     68    1379    32      2  2.0  OA21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372491/Y              
     53    1432    52      2  1.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372481/Y              
     54    1486    55      1  1.1  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372466/Y              
     65    1551    50      2  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372460/Y              
      0    1551     -      2    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_29/D                 
#---------------------------------------------------------------------------------------------



Path 571: MET (2400 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-    1466                  
             Slack:=    2400                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     60    1251    26      1  1.1  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/C1             
     60    1311    26      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372496/Y              
    148    1458    35      1 18.4  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387286/SO             
      7    1466     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D   
#---------------------------------------------------------------------------------------------



Path 572: MET (2436 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-    1430                  
             Slack:=    2436                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     62    1115    66      3  3.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372531/Y              
     77    1192    26      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372523/Y              
     84    1275    34      1  1.2  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372499/SO             
    152    1427    35      1  4.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387284/SO             
      2    1430     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D   
#---------------------------------------------------------------------------------------------



Path 573: MET (2442 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_17/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1431                  
             Slack:=    2442                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     76    1129    94      1  1.7  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372535/Y              
    193    1322    43      2  1.9  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372494/S              
     53    1375    54      2  2.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372485/Y              
     55    1430    38      1  1.2  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372472/Y              
      1    1431     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_17/D                 
#---------------------------------------------------------------------------------------------



Path 574: MET (2461 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     130                  
       Uncertainty:-     100                  
     Required Time:=    3870                  
      Launch Clock:-       0                  
         Data Path:-    1408                  
             Slack:=    2461                  

#--------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                              Timing Point                           
#  (ps)   (ps)   (ps)        (fF)                                                                              
#--------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                  
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                              
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                            
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                            
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                           
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                           
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                           
     70     794    32      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                           
     70     864    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3653/C1                                           
     70     935    32      1  4.8  HADDX1_RVT   I_SDRAM_TOP/g3651/C1                                           
    160    1095    66      3  3.9  HADDX1_LVT   I_SDRAM_TOP/g3677/SO                                           
    121    1216    35      1  3.1  XNOR2X1_RVT  I_SDRAM_TOP/g3644/Y                                            
     90    1305    20      1  0.8  AOI221X1_RVT I_SDRAM_TOP/g3642/Y                                            
     84    1389    38      1 37.5  AND4X1_RVT   I_SDRAM_TOP/g3648/Y                                            
     19    1408     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/full_int_reg/D 
#--------------------------------------------------------------------------------------------------------------



Path 575: MET (2484 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_15/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_15/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    3879                  
      Launch Clock:-       0                  
         Data Path:-    1394                  
             Slack:=    2484                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     76    1129    94      1  1.7  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372535/Y              
    121    1250    40      2  2.2  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372494/CO             
     66    1316    26      2  2.0  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372486/Y              
     29    1345    23      2  1.8  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372483/Y              
     49    1394    22      1  0.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372477/Y              
      0    1394     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_15/D                 
#---------------------------------------------------------------------------------------------



Path 576: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_25/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1310                  
             Slack:=    2561                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y              
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y              
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y              
     26    1080    25      1  0.8  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372536/Y              
    105    1185    47      2  1.9  OR3X1_LVT    I_SDRAM_TOP/I_SDRAM_IF/g372530/Y              
     82    1268    28      3  2.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372488/Y              
     42    1309    40      1  1.9  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372479/Y              
      1    1310     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_25/D                 
#---------------------------------------------------------------------------------------------



Path 577: MET (2563 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_21/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1309                  
             Slack:=    2563                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     31     907    30      1  0.8  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372586/Y              
     65     972    76      2  2.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372565/Y              
     80    1052    32      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372538/Y              
    146    1198    57      2  2.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387282/SO             
     73    1270    25      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372512/Y              
     38    1308    38      1  1.3  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372509/Y              
      1    1309     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_21/D                 
#---------------------------------------------------------------------------------------------



Path 578: MET (2568 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK->EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     321                  
       Uncertainty:-     100                  
     Required Time:=    3679                  
      Launch Clock:-       0                  
         Data Path:-    1111                  
             Slack:=    2568                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                             Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                                                                            
#------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK                
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q                  
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1                            
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y                             
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y                             
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y                             
    126     896    95      3  3.1  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373852/Y                             
     88     984    36      3  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372563/Y                             
     70    1053    40      4  3.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372539/Y                             
     57    1110    62      2  1.5  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372529/Y                             
      0    1111     -      2    -  CGLPPRX2_LVT I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN 
#------------------------------------------------------------------------------------------------------------



Path 579: MET (2602 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1269                  
             Slack:=    2602                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                        
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                      
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                      
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                                     
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                                     
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                                     
     70     794    32      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                                     
     70     864    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3653/C1                                                     
     70     935    32      1  4.8  HADDX1_RVT   I_SDRAM_TOP/g3651/C1                                                     
    160    1095    66      3  3.9  HADDX1_LVT   I_SDRAM_TOP/g3677/SO                                                     
    173    1268    35      1  1.2  HADDX1_LVT   I_SDRAM_TOP/g3695/SO                                                     
      1    1269     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 580: MET (2615 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_27/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1256                  
             Slack:=    2615                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     31     907    30      1  0.8  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372586/Y              
     65     972    76      2  2.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372565/Y              
    179    1151    43      2  2.2  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372521/S              
     67    1218    25      2  2.0  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372476/Y              
     38    1256    41      1  0.7  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372463/Y              
      0    1256     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_27/D                 
#---------------------------------------------------------------------------------------------



Path 581: MET (2617 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     115                  
       Uncertainty:-     100                  
     Required Time:=    3885                  
      Launch Clock:-       0                  
         Data Path:-    1268                  
             Slack:=    2617                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                               Timing Point                            
#  (ps)   (ps)   (ps)        (fF)                                                                                
#----------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                   
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                     
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                              
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                             
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                             
     70     706    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                             
     71     776    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                             
     70     846    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3727/C1                                             
     70     916    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3722/C1                                             
    159    1075    66      3  4.2  HADDX1_LVT   I_SDRAM_TOP/g3741/SO                                             
    134    1209    38      1  1.7  XNOR2X1_RVT  I_SDRAM_TOP/g3720/Y                                              
     54    1263    62      1 14.6  NAND4X0_RVT  I_SDRAM_TOP/g3719/Y                                              
      5    1268     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D 
#----------------------------------------------------------------------------------------------------------------



Path 582: MET (2622 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1248                  
             Slack:=    2622                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                         
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                       
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                      
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                      
     70     706    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                      
     71     776    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                                      
     70     846    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3727/C1                                                      
     70     916    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3722/C1                                                      
    159    1075    66      3  4.2  HADDX1_LVT   I_SDRAM_TOP/g3741/SO                                                      
    173    1248    35      1  0.7  HADDX1_LVT   I_SDRAM_TOP/g3746/SO                                                      
      0    1248     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 583: MET (2638 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_13/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1233                  
             Slack:=    2638                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    112     882    37      3  3.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373850/Y              
     64     946    66      2  2.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372560/Y              
    168    1113    57      2  1.8  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387258/SO             
     78    1192    31      4  3.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372502/Y              
     41    1233    40      1  0.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372497/Y              
      0    1233     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_13/D                 
#---------------------------------------------------------------------------------------------



Path 584: MET (2640 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_19/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     123                  
       Uncertainty:-     100                  
     Required Time:=    3877                  
      Launch Clock:-       0                  
         Data Path:-    1238                  
             Slack:=    2640                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
    112     882    37      3  3.3  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373850/Y              
     59     941    57      1  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372564/Y              
    174    1115    44      2  3.6  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372520/S              
    122    1237    25      1  1.0  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372500/SO             
      0    1238     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_19/D                 
#---------------------------------------------------------------------------------------------



Path 585: MET (2648 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1225                  
             Slack:=    2648                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
     63     833    54      1  0.8  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g375138/Y              
     77     910    33      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g373849/Y              
    147    1057    58      2  2.9  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387254/SO             
    168    1225    35      1  0.8  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387256/SO             
      0    1225     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/D                  
#---------------------------------------------------------------------------------------------



Path 586: MET (2674 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_23/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-    1197                  
             Slack:=    2674                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                                                              
#----------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/CLK 
    358     358    78      4  8.6  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_12_/Q   
     75     432    78      2  2.6  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g385406/Y               
    126     558    23      1  1.0  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383466/Y               
     91     649    95      2  2.3  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g378977/Y               
     89     738    32      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g376428/Y               
     35     774    28      3  3.5  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g375158/Y               
     64     837    30      2  1.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g373851/Y               
     26     863    23      2  2.5  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372587/Y               
     50     912    58      1  1.6  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372561/Y               
    170    1083    41      2  1.7  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372519/S               
     77    1159    25      2  1.8  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372514/Y               
     37    1196    38      1  1.5  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372510/Y               
      1    1197     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_23/D                  
#----------------------------------------------------------------------------------------------



Path 587: MET (2707 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     132                  
       Uncertainty:-     100                  
     Required Time:=    3868                  
      Launch Clock:-       0                  
         Data Path:-    1161                  
             Slack:=    2707                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     56    1008    24      1  0.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372540/Y              
    111    1120    49     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
     40    1159    27      1  4.3  INVX1_RVT    I_SDRAM_TOP/I_SDRAM_IF/plcgopbuf_st/Y         
      2    1161     -      1    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D   
#---------------------------------------------------------------------------------------------



Path 588: MET (2709 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1161                  
             Slack:=    2709                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                        
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                      
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                      
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                                     
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                                     
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                                     
     70     794    32      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                                     
     70     864    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3653/C1                                                     
    131     996    51      5  8.6  HADDX1_RVT   I_SDRAM_TOP/g3651/SO                                                     
    165    1160    35      1  1.4  HADDX1_LVT   I_SDRAM_TOP/g3679/SO                                                     
      1    1161     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 589: MET (2731 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1140                  
             Slack:=    2731                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                         
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                       
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                      
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                      
     70     706    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                      
     71     776    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                                      
     70     846    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3727/C1                                                      
    130     976    50      4  6.9  HADDX1_RVT   I_SDRAM_TOP/g3722/SO                                                      
    163    1139    35      1  1.2  HADDX1_LVT   I_SDRAM_TOP/g3743/SO                                                      
      1    1140     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 590: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      7    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D     
#---------------------------------------------------------------------------------------------



Path 591: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      7    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D     
#---------------------------------------------------------------------------------------------



Path 592: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D     
#---------------------------------------------------------------------------------------------



Path 593: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D     
#---------------------------------------------------------------------------------------------



Path 594: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D     
#---------------------------------------------------------------------------------------------



Path 595: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D     
#---------------------------------------------------------------------------------------------



Path 596: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D     
#---------------------------------------------------------------------------------------------



Path 597: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D      
#---------------------------------------------------------------------------------------------



Path 598: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D      
#---------------------------------------------------------------------------------------------



Path 599: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D     
#---------------------------------------------------------------------------------------------



Path 600: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D      
#---------------------------------------------------------------------------------------------



Path 601: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D      
#---------------------------------------------------------------------------------------------



Path 602: MET (2744 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1114                  
             Slack:=    2744                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1114     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D     
#---------------------------------------------------------------------------------------------



Path 603: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D     
#---------------------------------------------------------------------------------------------



Path 604: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D     
#---------------------------------------------------------------------------------------------



Path 605: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D     
#---------------------------------------------------------------------------------------------



Path 606: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D     
#---------------------------------------------------------------------------------------------



Path 607: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D      
#---------------------------------------------------------------------------------------------



Path 608: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D      
#---------------------------------------------------------------------------------------------



Path 609: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D      
#---------------------------------------------------------------------------------------------



Path 610: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      6    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D     
#---------------------------------------------------------------------------------------------



Path 611: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D     
#---------------------------------------------------------------------------------------------



Path 612: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D      
#---------------------------------------------------------------------------------------------



Path 613: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D      
#---------------------------------------------------------------------------------------------



Path 614: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D     
#---------------------------------------------------------------------------------------------



Path 615: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D     
#---------------------------------------------------------------------------------------------



Path 616: MET (2745 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1113                  
             Slack:=    2745                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1113     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D      
#---------------------------------------------------------------------------------------------



Path 617: MET (2746 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1112                  
             Slack:=    2746                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1112     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D     
#---------------------------------------------------------------------------------------------



Path 618: MET (2746 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1112                  
             Slack:=    2746                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1112     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D     
#---------------------------------------------------------------------------------------------



Path 619: MET (2746 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1112                  
             Slack:=    2746                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1112     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D     
#---------------------------------------------------------------------------------------------



Path 620: MET (2746 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1112                  
             Slack:=    2746                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1112     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D     
#---------------------------------------------------------------------------------------------



Path 621: MET (2746 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     142                  
       Uncertainty:-     100                  
     Required Time:=    3858                  
      Launch Clock:-       0                  
         Data Path:-    1112                  
             Slack:=    2746                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    364     364    88      3  8.7  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     79     443    32      2  1.8  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385540/Y              
     76     519    36      2  2.0  AND3X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385405/Y              
     50     570    58      1  1.8  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382829/Y              
    105     675    21      1  0.8  NOR3X0_RVT   I_SDRAM_TOP/I_SDRAM_IF/g381546/Y              
     63     738    70      2  2.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375768/Y              
     88     826    26      2  1.5  AND2X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375128/Y              
     51     876    55      2  2.8  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g373848/Y              
     76     952    36      3  3.5  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372562/Y              
     38     990    35      1  1.0  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372537/Y              
    117    1108    55     33 40.0  NAND2X4_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372532/Y              
      5    1112     -     33    -  SDFFARX2_RVT I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D     
#---------------------------------------------------------------------------------------------



Path 622: MET (2783 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1088                  
             Slack:=    2783                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                        
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                      
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                      
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                                     
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                                     
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                                     
     70     794    32      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                                     
    130     924    50      4  7.4  HADDX1_RVT   I_SDRAM_TOP/g3653/SO                                                     
    163    1087    35      1  0.9  HADDX1_LVT   I_SDRAM_TOP/g3691/SO                                                     
      0    1088     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 623: MET (2787 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     117                  
       Uncertainty:-     100                  
     Required Time:=    3883                  
      Launch Clock:-       0                  
         Data Path:-    1096                  
             Slack:=    2787                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                  
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                               
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                               
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                               
     70     794    32      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                               
     70     864    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3653/C1                                               
     70     935    32      1  4.8  HADDX1_RVT   I_SDRAM_TOP/g3651/C1                                               
    160    1095    66      3  3.9  HADDX1_LVT   I_SDRAM_TOP/g3677/SO                                               
      1    1096     -      3    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_6_/D 
#------------------------------------------------------------------------------------------------------------------



Path 624: MET (2807 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     139                  
       Uncertainty:-     100                  
     Required Time:=    3861                  
      Launch Clock:-       0                  
         Data Path:-    1054                  
             Slack:=    2807                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                   
     85     498    22      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                 
     67     565    28      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                
     64     629    28      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                
     63     692    28      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                
     64     756    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                                
     63     819    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3727/C1                                                
     62     882    27      1  2.5  HADDX1_RVT   I_SDRAM_TOP/g3722/C1                                                
    172    1053    64      3  4.3  HADDX1_LVT   I_SDRAM_TOP/g3741/SO                                                
      1    1054     -      3    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 625: MET (2817 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1056                  
             Slack:=    2817                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/CLK 
    366     366    91      5  7.9  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_8_/Q   
    106     472    43      3  4.4  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382825/C1             
     58     531    66      1  0.8  NAND4X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380262/Y              
    148     678    23      1  1.4  NOR4X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375161/Y              
     91     770   117      5  6.0  NAND3X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375157/Y              
     63     833    54      1  0.8  INVX0_RVT    I_SDRAM_TOP/I_SDRAM_IF/g375138/Y              
     77     910    33      2  2.1  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g373849/Y              
     58     968    27      1  1.3  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372558/Y              
     87    1055    36      1  1.1  MUX21X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372533/Y              
      1    1056     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/D                 
#---------------------------------------------------------------------------------------------



Path 626: MET (2829 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_28/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_28/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     127                  
       Uncertainty:-     100                  
     Required Time:=    3873                  
      Launch Clock:-       0                  
         Data Path:-    1044                  
             Slack:=    2829                  

#---------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                      Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                                                             
#---------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/CLK 
    357     357    77      3  7.5  SDFFX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_1_/Q   
    104     460    43      3  3.3  HADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382826/C1             
     95     555    38      1  1.7  AO21X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380257/Y              
    104     659    48      1  1.7  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372545/CO             
    109     768    48      1  1.8  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372507/CO             
    168     936    42      2  2.3  FADDX1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372484/S              
     67    1003    26      2  1.9  OR2X1_RVT    I_SDRAM_TOP/I_SDRAM_IF/g372473/Y              
     40    1043    36      1  1.2  NAND2X0_RVT  I_SDRAM_TOP/I_SDRAM_IF/g372464/Y              
      1    1044     -      1    -  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_28/D                 
#---------------------------------------------------------------------------------------------



Path 627: MET (2838 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1033                  
             Slack:=    2838                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                         
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                       
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                      
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                      
     70     706    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                      
     71     776    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                                      
    127     903    46      4  4.4  HADDX1_RVT   I_SDRAM_TOP/g3727/SO                                                      
     42     945    32      3  4.1  INVX1_RVT    I_SDRAM_TOP/g3726/Y                                                       
     88    1033    35      1  1.0  MUX21X1_RVT  I_SDRAM_TOP/g3725/Y                                                       
      0    1033     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 628: MET (2853 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-    1018                  
             Slack:=    2853                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                        
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                      
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                      
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                                     
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                                     
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                                     
    130     854    50      4  7.4  HADDX1_RVT   I_SDRAM_TOP/g3656/SO                                                     
    164    1017    35      1  0.8  HADDX1_LVT   I_SDRAM_TOP/g3687/SO                                                     
      0    1018     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 629: MET (2893 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     111                  
       Uncertainty:-     100                  
     Required Time:=    3889                  
      Launch Clock:-       0                  
         Data Path:-     996                  
             Slack:=    2893                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                  
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                               
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                               
     70     724    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                               
     70     794    32      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                               
     70     864    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3653/C1                                               
    131     996    51      5  8.6  HADDX1_RVT   I_SDRAM_TOP/g3651/SO                                               
      0     996     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_5_/D 
#------------------------------------------------------------------------------------------------------------------



Path 630: MET (2913 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     110                  
       Uncertainty:-     100                  
     Required Time:=    3890                  
      Launch Clock:-       0                  
         Data Path:-     977                  
             Slack:=    2913                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                   
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                 
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                
     70     706    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                
     71     776    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                                
     70     846    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3727/C1                                                
    130     976    50      4  6.9  HADDX1_RVT   I_SDRAM_TOP/g3722/SO                                                
      1     977     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 631: MET (2921 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     950                  
             Slack:=    2921                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                        
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                      
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                      
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                                     
     70     654    32      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                                     
    131     785    51      5  6.9  HADDX1_RVT   I_SDRAM_TOP/g3659/SO                                                     
    164     949    35      1  0.9  HADDX1_LVT   I_SDRAM_TOP/g3685/SO                                                     
      0     950     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 632: MET (2931 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     940                  
             Slack:=    2931                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                         
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                       
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                      
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                      
     70     706    32      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                      
    134     840    54      4  7.3  HADDX1_RVT   I_SDRAM_TOP/g3658/SO                                                      
    100     940    35      1  0.8  MUX21X1_RVT  I_SDRAM_TOP/g3728/Y                                                       
      0     940     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 633: MET (2960 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-     905                  
             Slack:=    2960                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    154     413    38      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                  
     62     475    25      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                
     48     523    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                
     59     582    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                               
     63     645    28      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                               
     64     709    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                               
     63     772    28      1  2.3  HADDX1_RVT   I_SDRAM_TOP/g3656/C1                                               
    133     904    50      4  7.6  HADDX1_RVT   I_SDRAM_TOP/g3653/SO                                               
      1     905     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_4_/D 
#------------------------------------------------------------------------------------------------------------------



Path 634: MET (2980 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     891                  
             Slack:=    2980                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                         
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                       
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                      
     71     636    32      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                      
    127     762    46      5  5.0  HADDX1_RVT   I_SDRAM_TOP/g3662/SO                                                      
     41     803    32      3  2.5  INVX1_RVT    I_SDRAM_TOP/g3732/Y                                                       
     88     891    35      1  0.9  MUX21X1_RVT  I_SDRAM_TOP/g3730/Y                                                       
      0     891     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 635: MET (2980 ps) Setup Check with Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK->EN
          Group: SYS_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/EN
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800            0     
                                              
             Setup:-    1101                  
       Uncertainty:-     100                  
     Required Time:=    3599                  
      Launch Clock:-       0                  
         Data Path:-     619                  
             Slack:=    2980                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)         (fF)                                                                  
#---------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                        
    254     254    33      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                          
     90     344    71     85 113.1  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                         
    133     477    54      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                    
     84     561    83     34  67.1  INVX4_LVT    I_CONTEXT_MEM/g3763/Y                              
     58     619    46      1   0.8  NAND2X0_RVT  I_CONTEXT_MEM/g3759/Y                              
      0     619     -      1     -  CGLPPRX2_HVT I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/EN 
#---------------------------------------------------------------------------------------------------



Path 636: MET (2983 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    3867                  
      Launch Clock:-       0                  
         Data Path:-     884                  
             Slack:=    2983                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                   
     85     498    22      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                 
     67     565    28      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                
     64     629    28      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                
     63     692    28      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                
     64     756    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3658/C1                                                
    128     884    44      4  4.4  HADDX1_RVT   I_SDRAM_TOP/g3727/SO                                                
      1     884     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 637: MET (2993 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     877                  
             Slack:=    2993                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                        
#------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    136     395    52      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                        
     71     466    23      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                      
     52     518    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                      
     66     584    32      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                                     
    130     714    51      4  6.5  HADDX1_RVT   I_SDRAM_TOP/g3665/SO                                                     
    163     877    35      1  1.1  HADDX1_LVT   I_SDRAM_TOP/g3683/SO                                                     
      1     877     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 638: MET (3009 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    3871                  
      Launch Clock:-       0                  
         Data Path:-     861                  
             Slack:=    3009                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                    Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                                                                                         
#-------------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    136     395    52      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                         
     96     491    24      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                       
     74     565    32      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                      
    132     697    52      4  6.6  HADDX1_RVT   I_SDRAM_TOP/g3734/SO                                                      
    164     861    35      1  0.9  HADDX1_LVT   I_SDRAM_TOP/g3745/SO                                                      
      0     861     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D 
#-------------------------------------------------------------------------------------------------------------------------



Path 639: MET (3024 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-     842                  
             Slack:=    3024                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    154     413    38      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                  
     62     475    25      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                
     48     523    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                
     59     582    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                               
     63     645    28      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                               
     64     709    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3659/C1                                               
    132     841    50      4  7.6  HADDX1_RVT   I_SDRAM_TOP/g3656/SO                                               
      1     842     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------



Path 640: MET (3036 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     136                  
       Uncertainty:-     100                  
     Required Time:=    3864                  
      Launch Clock:-       0                  
         Data Path:-     828                  
             Slack:=    3036                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                   
     85     498    22      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                 
     67     565    28      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                
     64     629    28      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                
     63     692    28      1  2.6  HADDX1_RVT   I_SDRAM_TOP/g3662/C1                                                
    136     828    54      4  7.3  HADDX1_RVT   I_SDRAM_TOP/g3658/SO                                                
      0     828     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 641: MET (3087 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-     778                  
             Slack:=    3087                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    154     413    38      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                  
     62     475    25      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                
     48     523    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                
     59     582    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                               
     63     645    28      1  1.6  HADDX1_RVT   I_SDRAM_TOP/g3665/C1                                               
    132     778    50      5  6.9  HADDX1_RVT   I_SDRAM_TOP/g3659/SO                                               
      1     778     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------



Path 642: MET (3111 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     133                  
       Uncertainty:-     100                  
     Required Time:=    3867                  
      Launch Clock:-       0                  
         Data Path:-     757                  
             Slack:=    3111                  

#-------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                 Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                   
#-------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    259     259    31      1  1.3  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    153     412    38      1 14.1  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387278/SO                                   
     85     498    22      1 19.4  NOR2X0_RVT   I_SDRAM_TOP/g3740/Y                                                 
     67     565    28      1  2.4  HADDX1_RVT   I_SDRAM_TOP/g3737/C1                                                
     64     629    28      1  1.8  HADDX1_RVT   I_SDRAM_TOP/g3734/C1                                                
    128     756    44      5  5.0  HADDX1_RVT   I_SDRAM_TOP/g3662/SO                                                
      0     757     -      5    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_2_/D 
#-------------------------------------------------------------------------------------------------------------------



Path 643: MET (3116 ps) Setup Check with Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK->EN
          Group: SYS_CLK
     Startpoint: (R) I_PARSER/out_bus_reg_8_/CLK
          Clock: (R) SYS_CLK
       Endpoint: (F) I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/EN
          Clock: (R) SYS_CLK

                     Capture       Launch     
        Clock Edge:+    4800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4800            0     
                                              
             Setup:-    1105                  
       Uncertainty:-     100                  
     Required Time:=    3595                  
      Launch Clock:-       0                  
         Data Path:-     478                  
             Slack:=    3116                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)         (fF)                                                                 
#--------------------------------------------------------------------------------------------------
      -       0   200    159     -  (arrival)    I_PARSER/out_bus_reg_8_/CLK                       
    254     254    33      1   1.4  SDFFARX1_RVT I_PARSER/out_bus_reg_8_/Q                         
     90     344    71     85 113.1  NBUFFX8_RVT  I_PARSER/plcgopbuf_st_a2/Y                        
    133     477    54      3  17.6  AND2X1_LVT   I_PARSER/g495/Y                                   
      1     478     -      3     -  CGLPPRX2_HVT I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/EN 
#--------------------------------------------------------------------------------------------------



Path 644: MET (3145 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     728                  
             Slack:=    3145                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK 
    278     278    44      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/Q   
     94     372    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383385/Y                   
     93     465    51      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380518/Y                   
     91     556    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378627/Y                   
     84     640    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376241/Y                   
     86     727    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373485/Y                   
      1     728     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__14_/D  
#--------------------------------------------------------------------------------------------------



Path 645: MET (3145 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3145                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK 
    278     278    44      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/Q   
     95     372    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383334/Y                    
     93     465    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380533/Y                    
     91     556    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379409/Y                    
     84     640    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377176/Y                    
     86     726    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374788/Y                    
      1     727     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__2_/D    
#---------------------------------------------------------------------------------------------------



Path 646: MET (3145 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3145                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK 
    278     278    44      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383529/Y                    
     93     464    51      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381322/Y                    
     91     556    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379831/Y                    
     84     640    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377657/Y                    
     86     726    30      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374265/Y                    
      1     727     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__3_/D    
#---------------------------------------------------------------------------------------------------



Path 647: MET (3145 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3145                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/CLK 
    278     278    44      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/Q   
     94     372    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383538/Y                   
     92     464    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380956/Y                   
     90     555    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379832/Y                   
     84     639    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377658/Y                   
     86     725    30      1  3.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375099/Y                   
      2     727     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__19_/D  
#--------------------------------------------------------------------------------------------------



Path 648: MET (3145 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3145                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK 
    278     278    44      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385021/Y                   
     93     464    51      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380953/Y                   
     91     556    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378472/Y                   
     84     640    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376051/Y                   
     86     726    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373277/Y                   
      1     727     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__15_/D  
#--------------------------------------------------------------------------------------------------



Path 649: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3146                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__22_/CLK 
    278     278    44      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__22_/Q   
     94     372    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383158/Y                    
     92     464    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382210/Y                    
     92     556    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378563/Y                    
     84     640    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376151/Y                    
     86     726    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373808/Y                    
      1     727     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__28_/D   
#---------------------------------------------------------------------------------------------------



Path 650: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     727                  
             Slack:=    3146                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/CLK 
    278     278    44      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__11_/Q   
     94     372    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382970/Y                    
     92     464    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380414/Y                    
     91     555    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378885/Y                    
     84     639    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376405/Y                    
     86     725    30      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372789/Y                    
      1     727     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__21_/D   
#---------------------------------------------------------------------------------------------------



Path 651: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3146                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/CLK 
    278     278    44      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383779/Y                   
     92     464    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380412/Y                   
     91     555    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377841/Y                   
     84     639    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375314/Y                   
     87     726    30      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372695/Y                   
      1     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__17_/D  
#--------------------------------------------------------------------------------------------------



Path 652: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3146                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382955/Y                    
     93     464    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380400/Y                    
     91     555    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378770/Y                    
     84     639    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376407/Y                    
     86     726    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373730/Y                    
      1     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/D    
#---------------------------------------------------------------------------------------------------



Path 653: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3146                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     94     372    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384745/Y                    
     92     464    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382084/Y                    
     91     554    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378050/Y                    
     84     639    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375557/Y                    
     86     725    30      1  3.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374235/Y                    
      2     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__8_/D    
#---------------------------------------------------------------------------------------------------



Path 654: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3146                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/CLK 
    278     278    44      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/Q   
     94     371    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384887/Y                   
     93     464    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382219/Y                   
     91     555    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378565/Y                   
     84     639    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376152/Y                   
     86     726    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373405/Y                   
      1     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__12_/D  
#--------------------------------------------------------------------------------------------------



Path 655: MET (3146 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3146                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/CLK 
    278     278    44      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/Q   
     94     371    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383094/Y                   
     92     464    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380784/Y                   
     91     555    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379408/Y                   
     84     639    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377174/Y                   
     86     725    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374246/Y                   
      1     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__18_/D  
#--------------------------------------------------------------------------------------------------



Path 656: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK 
    278     278    44      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q   
     94     371    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384888/Y                    
     92     464    50      4  3.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382220/Y                    
     91     554    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379765/Y                    
     84     639    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377582/Y                    
     86     725    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374362/Y                    
      0     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__24_/D   
#---------------------------------------------------------------------------------------------------



Path 657: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     726                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK 
    278     278    44      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q   
     94     371    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384888/Y                    
     92     464    50      4  3.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382220/Y                    
     90     554    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379538/Y                    
     84     638    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377327/Y                    
     86     725    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374882/Y                    
      1     726     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__20_/D   
#---------------------------------------------------------------------------------------------------



Path 658: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/Q   
     94     372    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382958/Y                    
     92     463    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380404/Y                    
     91     554    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379712/Y                    
     84     638    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377525/Y                    
     86     724    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372661/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__9_/D    
#---------------------------------------------------------------------------------------------------



Path 659: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3147                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK 
    278     278    44      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384883/Y                   
     92     464    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382214/Y                   
     91     555    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379537/Y                   
     84     639    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377326/Y                   
     86     724    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375039/Y                   
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/D   
#--------------------------------------------------------------------------------------------------



Path 660: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/CLK 
    278     278    44      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/Q   
     94     371    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383101/Y                    
     92     463    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380531/Y                    
     91     554    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379428/Y                    
     84     638    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377195/Y                    
     86     724    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374799/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__22_/D   
#---------------------------------------------------------------------------------------------------



Path 661: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/CLK 
    278     278    44      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/Q   
     94     371    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384004/Y                    
     92     463    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380943/Y                    
     90     554    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377750/Y                    
     84     638    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375207/Y                    
     86     724    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372622/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__23_/D   
#---------------------------------------------------------------------------------------------------



Path 662: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/Q   
     94     372    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382958/Y                    
     92     463    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380404/Y                    
     91     554    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377838/Y                    
     84     638    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375307/Y                    
     86     724    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372656/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__1_/D    
#---------------------------------------------------------------------------------------------------



Path 663: MET (3147 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3147                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     94     371    32      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384881/Y                    
     92     463    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382211/Y                    
     91     554    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379766/Y                    
     84     638    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377583/Y                    
     86     724    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375048/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/D    
#---------------------------------------------------------------------------------------------------



Path 664: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     94     372    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384745/Y                    
     92     464    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382084/Y                    
     91     554    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379318/Y                    
     84     638    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377071/Y                    
     86     724    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374721/Y                    
      0     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__4_/D    
#---------------------------------------------------------------------------------------------------



Path 665: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383983/Y                    
     92     463    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381318/Y                    
     91     554    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378466/Y                    
     84     638    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376042/Y                    
     86     724    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372637/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/D   
#---------------------------------------------------------------------------------------------------



Path 666: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     94     371    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383370/Y                    
     92     463    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380522/Y                    
     90     553    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378626/Y                    
     84     638    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376237/Y                    
     86     724    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373345/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/D   
#---------------------------------------------------------------------------------------------------



Path 667: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/CLK 
    278     278    44      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/Q   
     94     372    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383845/Y                    
     92     463    50      4  3.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380395/Y                    
     90     553    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379713/Y                    
     84     637    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377526/Y                    
     86     724    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375010/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__25_/D   
#---------------------------------------------------------------------------------------------------



Path 668: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     725                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     94     371    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383370/Y                    
     92     463    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380522/Y                    
     90     553    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379427/Y                    
     84     638    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377194/Y                    
     86     724    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373098/Y                    
      1     725     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__6_/D    
#---------------------------------------------------------------------------------------------------



Path 669: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383983/Y                    
     92     463    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381318/Y                    
     91     554    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377748/Y                    
     84     638    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375206/Y                    
     86     724    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373632/Y                    
      1     724     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__7_/D    
#---------------------------------------------------------------------------------------------------



Path 670: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK 
    278     278    44      4  8.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/Q   
     91     368    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382976/Y                    
     92     460    50      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380597/Y                    
     92     552    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378059/Y                    
     84     637    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375565/Y                    
     87     723    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373547/Y                    
      1     724     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__22_/D   
#---------------------------------------------------------------------------------------------------



Path 671: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    3148                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK 
    278     278    45      4  8.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/Q   
     91     369    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383228/Y                   
     92     462    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382155/Y                   
     91     552    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378102/Y                   
     84     637    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375614/Y                   
     86     723    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372918/Y                   
      1     724     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__8_/D   
#--------------------------------------------------------------------------------------------------



Path 672: MET (3148 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    3148                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK 
    278     278    44      4  8.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/Q   
     91     368    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382976/Y                    
     92     460    50      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380597/Y                    
     92     553    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378595/Y                    
     84     637    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376193/Y                    
     86     723    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373450/Y                    
      1     724     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__18_/D   
#---------------------------------------------------------------------------------------------------



Path 673: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    3149                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/CLK 
    277     277    43      4  7.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__7_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384205/Y                   
     93     460    51      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381503/Y                   
     92     551    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378236/Y                   
     84     636    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375776/Y                   
     86     722    30      1  2.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373049/Y                   
      1     724     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__17_/D  
#--------------------------------------------------------------------------------------------------



Path 674: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     724                  
             Slack:=    3149                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK 
    278     278    44      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383827/Y                   
     93     459    51      4  6.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381203/Y                   
     92     552    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379357/Y                   
     84     636    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377117/Y                   
     87     723    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374756/Y                   
      1     724     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__5_/D   
#--------------------------------------------------------------------------------------------------



Path 675: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__3_/CLK 
    278     278    44      4  9.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__3_/Q   
     91     368    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384200/Y                   
     92     461    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381498/Y                   
     91     552    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378962/Y                   
     84     636    42      2  2.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376670/Y                   
     86     723    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374315/Y                   
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__5_/D   
#--------------------------------------------------------------------------------------------------



Path 676: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/CLK 
    277     277    43      4  7.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__5_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383260/Y                   
     93     459    51      4  7.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380847/Y                   
     93     552    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378551/Y                   
     84     636    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376140/Y                   
     86     722    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373383/Y                   
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__15_/D  
#--------------------------------------------------------------------------------------------------



Path 677: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK 
    278     278    44      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/Q   
     95     372    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383334/Y                    
     93     465    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380533/Y                    
     89     554    30      1  0.8  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379888/Y                    
     82     637    40      2  1.5  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375449/Y                    
     85     722    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372778/Y                    
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/D   
#---------------------------------------------------------------------------------------------------



Path 678: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__4_/CLK 
    277     277    43      4  8.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__4_/Q   
     90     367    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383468/Y                   
     93     460    51      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382017/Y                   
     91     552    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378950/Y                   
     84     636    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376652/Y                   
     86     722    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374158/Y                   
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__14_/D  
#--------------------------------------------------------------------------------------------------



Path 679: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK 
    278     278    44      4  8.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/Q   
     90     368    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383207/Y                    
     92     460    50      4  6.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382168/Y                    
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378101/Y                    
     84     635    42      2  2.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375613/Y                    
     86     722    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373453/Y                    
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/D   
#---------------------------------------------------------------------------------------------------



Path 680: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK 
    278     278    44      4  8.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/Q   
     90     368    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383207/Y                    
     92     460    50      4  6.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382168/Y                    
     92     552    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379853/Y                    
     84     636    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377686/Y                    
     86     722    30      1  2.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375116/Y                    
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__20_/D   
#---------------------------------------------------------------------------------------------------



Path 681: MET (3149 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3149                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384025/Y                   
     93     458    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382727/Y                   
     91     550    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378640/Y                   
     85     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376261/Y                   
     86     720    30      1  5.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373527/Y                   
      2     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__20_/D   
#--------------------------------------------------------------------------------------------------



Path 682: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/CLK 
    277     277    43      4 10.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__2_/Q   
     92     368    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384834/Y                   
     92     460    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382160/Y                   
     91     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379852/Y                   
     84     635    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377685/Y                   
     86     722    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373296/Y                   
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__4_/D   
#--------------------------------------------------------------------------------------------------



Path 683: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/CLK 
    278     278    44      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__24_/Q   
     95     372    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383334/Y                    
     93     465    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380533/Y                    
     89     554    30      1  0.8  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379888/Y                    
     82     637    40      2  1.5  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375449/Y                    
     85     722    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374042/Y                    
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__10_/D   
#---------------------------------------------------------------------------------------------------



Path 684: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__1_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__1_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383526/Y                   
     94     460    52      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380480/Y                   
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377920/Y                   
     84     635    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375390/Y                   
     86     722    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374862/Y                   
      1     723     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__3_/D   
#--------------------------------------------------------------------------------------------------



Path 685: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__9_/CLK 
    277     277    43      4  6.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__9_/Q   
     90     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383218/Y                   
     93     459    50      4  6.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380838/Y                   
     92     551    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379171/Y                   
     84     635    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376901/Y                   
     87     722    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373667/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__19_/D  
#--------------------------------------------------------------------------------------------------



Path 686: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__4_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384078/Y                   
     93     459    51      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381385/Y                   
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379347/Y                   
     84     635    42      2  2.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377105/Y                   
     86     721    31      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374750/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/D  
#--------------------------------------------------------------------------------------------------



Path 687: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__30_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__30_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385307/Y                   
     92     458    50      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382720/Y                   
     92     550    32      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377818/Y                   
     85     635    42      2  2.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375288/Y                   
     86     722    30      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373790/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__8_/D    
#--------------------------------------------------------------------------------------------------



Path 688: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382955/Y                    
     93     464    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380400/Y                    
     89     553    30      1  0.9  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380027/Y                    
     82     636    40      2  1.7  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376254/Y                    
     85     721    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374032/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__29_/D   
#---------------------------------------------------------------------------------------------------



Path 689: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__7_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__7_/Q   
     88     365    33      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383768/Y                   
     94     459    51      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381159/Y                   
     92     551    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378038/Y                   
     84     635    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375539/Y                   
     86     721    32      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373975/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/D  
#--------------------------------------------------------------------------------------------------



Path 690: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__4_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__4_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383426/Y                  
     93     459    51      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380283/Y                  
     92     550    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378197/Y                  
     85     635    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375730/Y                  
     87     722    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373013/Y                  
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__14_/D  
#-------------------------------------------------------------------------------------------------



Path 691: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/CLK 
    277     277    43      4  5.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__7_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383810/Y                   
     93     459    51      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381192/Y                   
     92     551    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377801/Y                   
     84     635    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375269/Y                   
     86     721    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373565/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__17_/D  
#--------------------------------------------------------------------------------------------------



Path 692: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__20_/CLK 
    277     277    43      4  7.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__20_/Q   
     90     367    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383180/Y                    
     93     459    50      4  5.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380600/Y                    
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378456/Y                    
     84     635    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376035/Y                    
     86     721    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373313/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/D   
#---------------------------------------------------------------------------------------------------



Path 693: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK 
    278     278    44      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383529/Y                    
     93     464    51      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381322/Y                    
     90     554    30      1  0.9  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379949/Y                    
     82     636    40      2  1.7  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375783/Y                    
     85     722    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373056/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__11_/D   
#---------------------------------------------------------------------------------------------------



Path 694: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/Q   
     89     366    31      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383404/Y                   
     93     459    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380514/Y                   
     92     551    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378508/Y                   
     84     635    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376088/Y                   
     86     721    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373301/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__9_/D   
#--------------------------------------------------------------------------------------------------



Path 695: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/CLK 
    277     277    43      4  6.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/Q   
     90     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383307/Y                    
     93     460    51      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382119/Y                    
     91     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379120/Y                    
     84     635    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376838/Y                    
     86     721    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374590/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__30_/D   
#---------------------------------------------------------------------------------------------------



Path 696: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__26_/CLK 
    277     277    43      4  7.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__26_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383235/Y                    
     92     459    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382153/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379210/Y                    
     84     634    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376946/Y                    
     87     721    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374650/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__28_/D   
#---------------------------------------------------------------------------------------------------



Path 697: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__29_/CLK 
    277     277    43      4  9.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__29_/Q   
     90     367    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384731/Y                    
     92     460    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382070/Y                    
     91     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379317/Y                    
     84     635    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377070/Y                    
     87     721    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374731/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__7_/D    
#---------------------------------------------------------------------------------------------------



Path 698: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__4_/Q   
     88     365    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384420/Y                   
     93     458    51      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381733/Y                   
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379443/Y                   
     84     635    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377211/Y                   
     86     721    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374807/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__6_/D   
#--------------------------------------------------------------------------------------------------



Path 699: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/CLK 
    277     277    43      4  7.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385045/Y                    
     92     459    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382396/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379795/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377620/Y                    
     87     721    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372929/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__24_/D   
#---------------------------------------------------------------------------------------------------



Path 700: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK 
    278     278    44      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/Q   
     88     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384292/Y                   
     94     460    52      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381589/Y                   
     91     551    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379336/Y                   
     84     635    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377091/Y                   
     86     721    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374742/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__5_/D   
#--------------------------------------------------------------------------------------------------



Path 701: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/CLK 
    277     277    43      4  6.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__28_/Q   
     90     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383307/Y                    
     93     460    51      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382119/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379536/Y                    
     84     635    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377325/Y                    
     87     721    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374881/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__6_/D    
#---------------------------------------------------------------------------------------------------



Path 702: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384837/Y                    
     92     458    50      4  6.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382164/Y                    
     92     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379209/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376944/Y                    
     86     721    30      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373023/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__12_/D   
#---------------------------------------------------------------------------------------------------



Path 703: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK 
    278     278    44      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383529/Y                    
     93     464    51      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381322/Y                    
     90     554    30      1  0.9  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379949/Y                    
     82     636    40      2  1.7  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375783/Y                    
     85     721    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373052/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__27_/D   
#---------------------------------------------------------------------------------------------------



Path 704: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__4_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__4_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383664/Y                   
     93     458    51      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381066/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379331/Y                   
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377085/Y                   
     87     720    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374739/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/D  
#--------------------------------------------------------------------------------------------------



Path 705: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__21_/CLK 
    277     277    43      4  7.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__21_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384727/Y                    
     92     459    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382067/Y                    
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379316/Y                    
     84     635    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377069/Y                    
     86     721    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374126/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__23_/D   
#---------------------------------------------------------------------------------------------------



Path 706: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/CLK 
    278     278    44      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__14_/Q   
     94     371    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384888/Y                    
     92     464    50      4  3.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382220/Y                    
     88     552    30      1  0.9  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380179/Y                    
     83     635    40      2  2.1  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377164/Y                    
     86     721    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374782/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__16_/D   
#---------------------------------------------------------------------------------------------------



Path 707: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/CLK 
    278     278    44      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__29_/Q   
     94     371    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382955/Y                    
     93     464    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380400/Y                    
     89     553    30      1  0.9  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380027/Y                    
     82     636    40      2  1.7  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376254/Y                    
     85     721    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373515/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__13_/D   
#---------------------------------------------------------------------------------------------------



Path 708: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK 
    278     278    44      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384166/Y                   
     93     459    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381469/Y                   
     91     551    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379036/Y                   
     84     635    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376735/Y                   
     86     721    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374527/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__7_/D   
#--------------------------------------------------------------------------------------------------



Path 709: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__9_/CLK 
    277     277    43      4  8.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__9_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383506/Y                   
     92     460    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381023/Y                   
     92     551    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379292/Y                   
     84     636    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377044/Y                   
     86     721    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374714/Y                   
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__19_/D  
#--------------------------------------------------------------------------------------------------



Path 710: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__24_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__24_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384685/Y                    
     93     458    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382026/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379297/Y                    
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377049/Y                    
     87     721    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374716/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__2_/D    
#---------------------------------------------------------------------------------------------------



Path 711: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__3_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385188/Y                  
     94     459    52      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382554/Y                  
     92     551    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378270/Y                  
     84     636    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375814/Y                  
     86     722    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373920/Y                  
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/D   
#-------------------------------------------------------------------------------------------------



Path 712: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384025/Y                   
     93     458    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382727/Y                   
     91     549    32      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377819/Y                   
     85     634    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375289/Y                   
     87     721    30      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372682/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__24_/D   
#--------------------------------------------------------------------------------------------------



Path 713: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/CLK 
    277     277    43      4  8.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__24_/Q   
     90     367    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385279/Y                    
     93     460    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380602/Y                    
     91     551    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378594/Y                    
     84     635    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376192/Y                    
     86     721    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374227/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_/D    
#---------------------------------------------------------------------------------------------------



Path 714: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/CLK 
    277     277    43      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__4_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384022/Y                   
     93     458    51      4  5.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382775/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379570/Y                   
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377362/Y                   
     86     720    30      1  2.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374903/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__14_/D  
#--------------------------------------------------------------------------------------------------



Path 715: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__7_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__7_/Q   
     88     365    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383919/Y                   
     93     458    51      4  5.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381277/Y                   
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378593/Y                   
     84     635    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376190/Y                   
     86     721    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373448/Y                   
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__17_/D  
#--------------------------------------------------------------------------------------------------



Path 716: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__8_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__8_/Q   
     89     366    33      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383250/Y                   
     93     459    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380659/Y                   
     91     550    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379749/Y                   
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377565/Y                   
     86     720    32      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375033/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__18_/D  
#--------------------------------------------------------------------------------------------------



Path 717: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__5_/CLK 
    277     277    43      4  7.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__5_/Q   
     90     367    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383655/Y                   
     93     460    51      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381068/Y                   
     92     551    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379548/Y                   
     84     635    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377337/Y                   
     86     721    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374885/Y                   
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__15_/D  
#--------------------------------------------------------------------------------------------------



Path 718: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__25_/CLK 
    277     277    43      4  6.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__25_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383081/Y                    
     92     459    50      4  6.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381054/Y                    
     92     551    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379291/Y                    
     84     635    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377043/Y                    
     86     721    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373841/Y                    
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__3_/D    
#---------------------------------------------------------------------------------------------------



Path 719: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__4_/CLK 
    277     277    43      4  3.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__4_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383607/Y                   
     93     458    51      4  6.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381026/Y                   
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378251/Y                   
     84     634    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375791/Y                   
     87     721    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373494/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/D   
#--------------------------------------------------------------------------------------------------



Path 720: MET (3150 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3150                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__25_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__25_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384273/Y                   
     93     459    51      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380337/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377774/Y                   
     84     635    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375238/Y                   
     87     721    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374449/Y                   
      0     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__3_/D    
#--------------------------------------------------------------------------------------------------



Path 721: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__29_/CLK 
    277     277    43      4  4.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__29_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383537/Y                    
     93     458    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380954/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378731/Y                    
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376356/Y                    
     86     721    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373679/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__7_/D    
#---------------------------------------------------------------------------------------------------



Path 722: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__11_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383366/Y                    
     93     458    51      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380524/Y                    
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379772/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377591/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375050/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__21_/D   
#---------------------------------------------------------------------------------------------------



Path 723: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__7_/Q   
     89     366    31      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383404/Y                   
     93     459    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380514/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378757/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376392/Y                   
     86     721    30      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374185/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__17_/D  
#--------------------------------------------------------------------------------------------------



Path 724: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__19_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__19_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384179/Y                    
     92     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381481/Y                    
     91     549    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379046/Y                    
     85     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376748/Y                    
     87     720    30      1  3.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375115/Y                    
      2     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__25_/D   
#---------------------------------------------------------------------------------------------------



Path 725: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__25_/CLK 
    277     277    43      4  7.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__25_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384730/Y                    
     92     459    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382069/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377950/Y                    
     84     634    42      2  2.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376246/Y                    
     86     721    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373962/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__3_/D    
#---------------------------------------------------------------------------------------------------



Path 726: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__14_/CLK 
    277     277    43      4  7.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__14_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383813/Y                    
     92     459    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380748/Y                    
     91     550    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378722/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376347/Y                    
     86     720    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374451/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__24_/D   
#---------------------------------------------------------------------------------------------------



Path 727: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/CLK 
    277     277    43      4  7.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384684/Y                    
     92     458    50      4  5.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382024/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378949/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376651/Y                    
     87     721    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374405/Y                    
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__30_/D   
#---------------------------------------------------------------------------------------------------



Path 728: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     722                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__27_/CLK 
    277     277    43      4  7.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__27_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384548/Y                   
     92     459    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381861/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379213/Y                   
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376945/Y                   
     86     720    30      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374641/Y                   
      1     722     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__5_/D    
#--------------------------------------------------------------------------------------------------



Path 729: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    3865                  
      Launch Clock:-       0                  
         Data Path:-     715                  
             Slack:=    3151                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                                                                                  
#------------------------------------------------------------------------------------------------------------------
      -       0   200    238    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                    
    259     259    31      1  1.6  SDFFASX1_RVT I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                      
    154     413    38      1  7.2  HADDX1_LVT   I_SDRAM_TOP/I_SDRAM_IF/g387280/SO                                  
     62     475    25      3 67.5  OR2X1_RVT    I_SDRAM_TOP/g3672/Y                                                
     48     523    20      1  1.6  INVX1_RVT    I_SDRAM_TOP/g3671/Y                                                
     59     582    28      1  1.2  HADDX1_RVT   I_SDRAM_TOP/g3667/C1                                               
    132     714    50      4  6.6  HADDX1_RVT   I_SDRAM_TOP/g3665/SO                                               
      1     715     -      4    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/count_int_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------



Path 730: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__21_/CLK 
    277     277    43      4  7.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__21_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384727/Y                    
     92     459    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382067/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378262/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375804/Y                    
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373068/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__31_/D   
#---------------------------------------------------------------------------------------------------



Path 731: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK 
    277     277    43      4  6.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382943/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380603/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378060/Y                    
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375567/Y                    
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372882/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__6_/D    
#---------------------------------------------------------------------------------------------------



Path 732: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/CLK 
    278     278    44      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__30_/Q   
     94     371    32      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384881/Y                    
     92     463    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382211/Y                    
     89     552    30      1  0.8  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380178/Y                    
     83     635    41      2  1.5  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377161/Y                    
     85     720    30      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373588/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__0_/D    
#---------------------------------------------------------------------------------------------------



Path 733: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/CLK 
    277     277    43      4  7.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385045/Y                    
     92     459    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382396/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379709/Y                    
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377523/Y                    
     87     721    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374502/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__20_/D   
#---------------------------------------------------------------------------------------------------



Path 734: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/CLK 
    278     278    44      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383839/Y                    
     92     458    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381231/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378771/Y                    
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376410/Y                    
     87     720    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374075/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__25_/D   
#---------------------------------------------------------------------------------------------------



Path 735: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__0_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384543/Y                   
     93     459    51      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381123/Y                   
     91     551    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379212/Y                   
     84     635    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376940/Y                   
     86     721    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374400/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__2_/D   
#--------------------------------------------------------------------------------------------------



Path 736: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385178/Y                   
     93     459    51      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380852/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379485/Y                   
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377262/Y                   
     86     720    30      1  2.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374950/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__9_/D   
#--------------------------------------------------------------------------------------------------



Path 737: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__4_/CLK 
    277     277    43      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__4_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384947/Y                   
     93     458    51      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381208/Y                   
     92     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378826/Y                   
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376497/Y                   
     86     720    30      1  3.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373080/Y                   
      2     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__14_/D  
#--------------------------------------------------------------------------------------------------



Path 738: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__25_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__25_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385215/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382603/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379696/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377507/Y                    
     87     720    32      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374991/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__3_/D    
#---------------------------------------------------------------------------------------------------



Path 739: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__28_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__28_/Q   
     89     366    33      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383660/Y                    
     92     458    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381058/Y                    
     91     548    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378623/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376232/Y                    
     86     719    32      1  3.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373467/Y                    
      2     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__6_/D    
#---------------------------------------------------------------------------------------------------



Path 740: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_/CLK 
    277     277    43      4  6.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383200/Y                    
     92     459    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380563/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377831/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375305/Y                    
     86     720    30      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372694/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/D     
#---------------------------------------------------------------------------------------------------



Path 741: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/CLK 
    277     277    43      4  6.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__31_/Q   
     89     366    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384733/Y                   
     93     459    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382071/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378012/Y                   
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375506/Y                   
     86     720    32      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372842/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/D    
#--------------------------------------------------------------------------------------------------



Path 742: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK 
    277     277    43      4  6.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385016/Y                    
     92     459    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382369/Y                    
     91     550    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378660/Y                    
     85     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376704/Y                    
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374477/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__6_/D    
#---------------------------------------------------------------------------------------------------



Path 743: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__5_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383040/Y                   
     93     459    51      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380478/Y                   
     91     550    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379311/Y                   
     84     635    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377065/Y                   
     86     721    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374728/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__15_/D  
#--------------------------------------------------------------------------------------------------



Path 744: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__7_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385178/Y                   
     93     459    51      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380852/Y                   
     91     550    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379494/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377275/Y                   
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374848/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__17_/D  
#--------------------------------------------------------------------------------------------------



Path 745: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/CLK 
    277     277    43      4  7.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__20_/Q   
     90     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384596/Y                    
     92     459    50      4  5.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381923/Y                    
     92     551    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379084/Y                    
     84     635    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376797/Y                    
     86     721    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374564/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__25_/D   
#---------------------------------------------------------------------------------------------------



Path 746: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__27_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__27_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384728/Y                   
     92     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382068/Y                   
     91     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379650/Y                   
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377461/Y                   
     87     720    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373225/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__5_/D    
#--------------------------------------------------------------------------------------------------



Path 747: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK 
    278     278    44      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383915/Y                   
     92     459    50      4  5.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381268/Y                   
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378557/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376146/Y                   
     86     721    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373398/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__24_/D   
#--------------------------------------------------------------------------------------------------



Path 748: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/CLK 
    278     278    44      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__14_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383915/Y                   
     92     459    50      4  5.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381268/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378482/Y                   
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376061/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372959/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__20_/D   
#--------------------------------------------------------------------------------------------------



Path 749: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK 
    278     278    44      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385123/Y                   
     92     458    50      4  6.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382525/Y                   
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378056/Y                   
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375563/Y                   
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374060/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__19_/D   
#--------------------------------------------------------------------------------------------------



Path 750: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/CLK 
    277     277    43      4  3.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__5_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385243/Y                   
     93     458    51      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382639/Y                   
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378132/Y                   
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375648/Y                   
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372946/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/D   
#--------------------------------------------------------------------------------------------------



Path 751: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/CLK 
    278     278    44      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__30_/Q   
     94     372    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384745/Y                    
     92     464    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382084/Y                    
     88     552    30      1  0.7  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379968/Y                    
     83     635    41      2  2.2  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375902/Y                    
     86     721    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373592/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__0_/D    
#---------------------------------------------------------------------------------------------------



Path 752: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/CLK 
    277     277    43      4  3.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__6_/Q   
     88     365    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384481/Y                   
     93     458    51      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381798/Y                   
     92     550    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377789/Y                   
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375258/Y                   
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372659/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__8_/D   
#--------------------------------------------------------------------------------------------------



Path 753: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/CLK 
    277     277    43      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383383/Y                    
     92     458    50      4  6.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380863/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379045/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376745/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374537/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__21_/D   
#---------------------------------------------------------------------------------------------------



Path 754: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__4_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__4_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383477/Y                   
     93     459    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380904/Y                   
     91     550    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378248/Y                   
     84     635    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375788/Y                   
     86     721    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373057/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__14_/D  
#--------------------------------------------------------------------------------------------------



Path 755: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/CLK 
    277     277    43      4  7.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__4_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383220/Y                   
     92     459    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380631/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378092/Y                   
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375603/Y                   
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374665/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/D  
#--------------------------------------------------------------------------------------------------



Path 756: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384373/Y                    
     92     458    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381674/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379841/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377669/Y                    
     86     720    32      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374377/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__1_/D    
#---------------------------------------------------------------------------------------------------



Path 757: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__23_/CLK 
    277     277    43      4  4.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__23_/Q   
     88     365    33      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382994/Y                    
     93     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380434/Y                    
     91     550    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378041/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375542/Y                    
     86     720    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372857/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__1_/D    
#---------------------------------------------------------------------------------------------------



Path 758: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__18_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__18_/Q   
     88     365    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382884/Y                    
     93     458    50      4  6.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380327/Y                    
     92     550    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379740/Y                    
     85     635    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377556/Y                    
     86     721    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375028/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__28_/D   
#---------------------------------------------------------------------------------------------------



Path 759: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/CLK 
    277     277    43      4  6.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383240/Y                    
     92     459    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380549/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377983/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375471/Y                    
     87     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373420/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__1_/D     
#---------------------------------------------------------------------------------------------------



Path 760: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/CLK 
    277     277    43      4  6.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384364/Y                   
     93     459    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381663/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379319/Y                   
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377073/Y                   
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373401/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__3_/D    
#--------------------------------------------------------------------------------------------------



Path 761: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385053/Y                    
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382403/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378659/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376706/Y                    
     87     720    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374337/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__22_/D   
#---------------------------------------------------------------------------------------------------



Path 762: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__10_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__10_/Q   
     89     366    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385043/Y                    
     93     459    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382393/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379516/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377305/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373803/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__12_/D   
#---------------------------------------------------------------------------------------------------



Path 763: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383253/Y                   
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382134/Y                   
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379205/Y                   
     84     633    42      2  3.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376939/Y                   
     87     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374856/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/D   
#--------------------------------------------------------------------------------------------------



Path 764: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK 
    278     278    44      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/Q   
     88     366    31      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384610/Y                    
     93     459    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381942/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379250/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376994/Y                    
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374683/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__6_/D    
#---------------------------------------------------------------------------------------------------



Path 765: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__4_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__4_/Q   
     88     365    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385303/Y                   
     94     458    51      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382715/Y                   
     92     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378793/Y                   
     84     635    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376361/Y                   
     86     721    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373776/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__14_/D  
#--------------------------------------------------------------------------------------------------



Path 766: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__11_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__11_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382981/Y                    
     92     458    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381120/Y                    
     91     549    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379219/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376956/Y                    
     87     720    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374076/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__21_/D   
#---------------------------------------------------------------------------------------------------



Path 767: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__30_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__30_/Q   
     89     366    33      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384434/Y                    
     93     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381745/Y                    
     90     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379787/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377609/Y                    
     86     719    30      1  4.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373342/Y                    
      2     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__8_/D    
#---------------------------------------------------------------------------------------------------



Path 768: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__29_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__29_/Q   
     88     365    33      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382968/Y                    
     92     457    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380859/Y                    
     91     548    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378302/Y                    
     84     632    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375852/Y                    
     87     719    30      1  3.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374508/Y                    
      2     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__7_/D    
#---------------------------------------------------------------------------------------------------



Path 769: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__27_/CLK 
    277     277    43      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__27_/Q   
     88     365    33      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383005/Y                    
     93     458    50      4  5.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380442/Y                    
     92     550    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379220/Y                    
     85     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376957/Y                    
     86     720    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374658/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__5_/D    
#---------------------------------------------------------------------------------------------------



Path 770: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/CLK 
    277     277    43      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__11_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384830/Y                    
     93     458    51      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382181/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378532/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376119/Y                    
     87     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373507/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__21_/D   
#---------------------------------------------------------------------------------------------------



Path 771: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__26_/CLK 
    277     277    43      4  6.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__26_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385261/Y                   
     93     459    51      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382682/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379596/Y                   
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377389/Y                   
     86     721    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374917/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__28_/D   
#--------------------------------------------------------------------------------------------------



Path 772: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__14_/CLK 
    277     277    43      4  3.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__14_/Q   
     88     365    31      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384711/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382053/Y                    
     91     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378053/Y                    
     84     632    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375558/Y                    
     86     718    30      1  4.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372870/Y                    
      2     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__24_/D   
#---------------------------------------------------------------------------------------------------



Path 773: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__5_/CLK 
    277     277    43      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__5_/Q   
     88     365    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382911/Y                   
     93     458    51      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380347/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378126/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375641/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373346/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__15_/D  
#--------------------------------------------------------------------------------------------------



Path 774: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__24_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__24_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382998/Y                    
     92     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381097/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378425/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376002/Y                    
     86     719    30      1  3.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374124/Y                    
      2     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/D    
#---------------------------------------------------------------------------------------------------



Path 775: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__23_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__23_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383190/Y                    
     93     459    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380614/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377802/Y                    
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375270/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372667/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__1_/D    
#---------------------------------------------------------------------------------------------------



Path 776: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__9_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384946/Y                   
     93     458    51      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382292/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378190/Y                   
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375723/Y                   
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374433/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__19_/D  
#--------------------------------------------------------------------------------------------------



Path 777: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__5_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__5_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383255/Y                   
     93     458    51      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380678/Y                   
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379362/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377121/Y                   
     86     720    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375058/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__15_/D  
#--------------------------------------------------------------------------------------------------



Path 778: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__30_/CLK 
    278     278    44      4  6.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__30_/Q   
     90     367    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385125/Y                    
     92     459    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382489/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379583/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377377/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374910/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__30_/D   
#---------------------------------------------------------------------------------------------------



Path 779: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__30_/CLK 
    278     278    44      4  6.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__30_/Q   
     90     367    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385125/Y                    
     92     459    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382489/Y                    
     92     550    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378137/Y                    
     84     635    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375653/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372949/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__6_/D    
#---------------------------------------------------------------------------------------------------



Path 780: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/Q   
     88     365    31      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383362/Y                    
     93     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381387/Y                    
     91     549    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379683/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377498/Y                    
     86     720    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374967/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/D   
#---------------------------------------------------------------------------------------------------



Path 781: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__9_/CLK 
    277     277    43      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__9_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383014/Y                   
     92     457    50      4  5.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381055/Y                   
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378583/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376175/Y                   
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373569/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__19_/D  
#--------------------------------------------------------------------------------------------------



Path 782: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__7_/CLK 
    277     277    43      4  6.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__7_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384349/Y                   
     92     459    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381651/Y                   
     91     550    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379842/Y                   
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377670/Y                   
     86     720    32      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375107/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__17_/D  
#--------------------------------------------------------------------------------------------------



Path 783: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__4_/CLK 
    277     277    43      4  6.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__4_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383160/Y                  
     93     459    51      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380837/Y                  
     91     551    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377736/Y                  
     84     635    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375195/Y                  
     86     721    30      1  0.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372612/Y                  
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/D  
#-------------------------------------------------------------------------------------------------



Path 784: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__30_/CLK 
    277     277    43      4  3.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__30_/Q   
     88     365    31      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384614/Y                   
     93     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381938/Y                   
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378651/Y                   
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376462/Y                   
     87     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373835/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__8_/D    
#--------------------------------------------------------------------------------------------------



Path 785: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__25_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__25_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384461/Y                   
     92     458    50      4  5.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380706/Y                   
     92     550    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377978/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375460/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372805/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__3_/D    
#--------------------------------------------------------------------------------------------------



Path 786: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__26_/CLK 
    277     277    43      4  6.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__26_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385050/Y                    
     92     459    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382401/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379711/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377524/Y                    
     86     720    30      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375008/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/D    
#---------------------------------------------------------------------------------------------------



Path 787: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/CLK 
    277     277    43      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__2_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383065/Y                   
     93     458    51      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382270/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379431/Y                   
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377197/Y                   
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374479/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__4_/D   
#--------------------------------------------------------------------------------------------------



Path 788: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__11_/CLK 
    277     277    43      4  6.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__11_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383937/Y                    
     92     458    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381509/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378987/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377066/Y                    
     86     720    30      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372827/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__21_/D   
#---------------------------------------------------------------------------------------------------



Path 789: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__4_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385259/Y                   
     93     458    51      4  5.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381092/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377808/Y                   
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375278/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372674/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__14_/D  
#--------------------------------------------------------------------------------------------------



Path 790: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384182/Y                   
     93     458    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381511/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377721/Y                   
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377616/Y                   
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374946/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/D   
#--------------------------------------------------------------------------------------------------



Path 791: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/CLK 
    278     278    44      4  6.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_/Q   
     90     367    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383175/Y                    
     92     459    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380567/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377997/Y                    
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375489/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372831/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__12_/D   
#---------------------------------------------------------------------------------------------------



Path 792: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__11_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__11_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385153/Y                    
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382515/Y                    
     91     550    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378107/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375620/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374197/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__21_/D   
#---------------------------------------------------------------------------------------------------



Path 793: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__1_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383253/Y                   
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382134/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379823/Y                   
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377647/Y                   
     86     720    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373582/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__3_/D   
#--------------------------------------------------------------------------------------------------



Path 794: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__2_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__2_/Q   
     88     365    31      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385381/Y                   
     92     458    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380280/Y                   
     91     549    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378643/Y                   
     85     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376264/Y                   
     86     720    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372781/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__12_/D  
#--------------------------------------------------------------------------------------------------



Path 795: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__4_/CLK 
    277     277    43      4  6.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__4_/Q   
     90     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383232/Y                   
     93     459    51      4  3.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380645/Y                   
     91     551    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378964/Y                   
     84     635    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376672/Y                   
     86     721    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374484/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__14_/D  
#--------------------------------------------------------------------------------------------------



Path 796: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__10_/CLK 
    277     277    43      4  6.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__10_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385085/Y                    
     92     458    50      4  5.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382447/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379603/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377398/Y                    
     86     720    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374512/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__20_/D   
#---------------------------------------------------------------------------------------------------



Path 797: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/CLK 
    277     277    43      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__30_/Q   
     88     365    31      1  2.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384879/Y                    
     94     458    51      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381370/Y                    
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377829/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375302/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372693/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__8_/D     
#---------------------------------------------------------------------------------------------------



Path 798: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__5_/Q   
     88     365    31      1  3.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385044/Y                  
     94     459    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382394/Y                  
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378742/Y                  
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376372/Y                  
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373660/Y                  
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__15_/D  
#-------------------------------------------------------------------------------------------------



Path 799: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__31_/CLK 
    277     277    43      4  3.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__31_/Q   
     88     364    31      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384473/Y                   
     94     458    51      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381786/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377797/Y                   
     84     634    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375260/Y                   
     87     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374209/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_/D    
#--------------------------------------------------------------------------------------------------



Path 800: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/CLK 
    277     277    43      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__5_/Q   
     88     365    31      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382899/Y                  
     93     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380341/Y                  
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378709/Y                  
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376333/Y                  
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373648/Y                  
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_/D  
#-------------------------------------------------------------------------------------------------



Path 801: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__2_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__2_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384183/Y                  
     93     458    51      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381484/Y                  
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379024/Y                  
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376711/Y                  
     87     721    30      1  0.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373922/Y                  
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/D   
#-------------------------------------------------------------------------------------------------



Path 802: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK 
    277     277    43      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383211/Y                  
     93     458    51      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380574/Y                  
     92     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378024/Y                  
     84     634    42      2  2.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375519/Y                  
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374499/Y                  
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__14_/D  
#-------------------------------------------------------------------------------------------------



Path 803: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384176/Y                    
     92     457    50      4  6.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381478/Y                    
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378963/Y                    
     84     633    42      2  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376671/Y                    
     87     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374211/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__21_/D   
#---------------------------------------------------------------------------------------------------



Path 804: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__29_/CLK 
    277     277    43      4  4.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__29_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383537/Y                    
     93     458    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380954/Y                    
     91     549    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378473/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376052/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374317/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__31_/D   
#---------------------------------------------------------------------------------------------------



Path 805: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/CLK 
    277     277    43      4  3.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__7_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382986/Y                   
     92     457    50      4  6.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380435/Y                   
     92     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377875/Y                   
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375350/Y                   
     87     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372725/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__12_/D  
#--------------------------------------------------------------------------------------------------



Path 806: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/CLK 
    277     277    43      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__4_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383674/Y                   
     93     458    51      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380444/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379354/Y                   
     84     634    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377114/Y                   
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374755/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__14_/D  
#--------------------------------------------------------------------------------------------------



Path 807: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__11_/Q   
     88     365    31      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383350/Y                    
     93     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382542/Y                    
     91     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379646/Y                    
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377456/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374952/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__21_/D   
#---------------------------------------------------------------------------------------------------



Path 808: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__25_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__25_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384746/Y                    
     92     457    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382085/Y                    
     92     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378139/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375655/Y                    
     86     720    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372950/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__3_/D    
#---------------------------------------------------------------------------------------------------



Path 809: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__25_/CLK 
    277     277    43      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__25_/Q   
     88     365    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384819/Y                    
     93     458    51      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382145/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378108/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375619/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373081/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__3_/D    
#---------------------------------------------------------------------------------------------------



Path 810: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385357/Y                    
     92     458    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382786/Y                    
     92     549    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379569/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377360/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374159/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/D   
#---------------------------------------------------------------------------------------------------



Path 811: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__16_/CLK 
    278     278    45      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__16_/Q   
     89     367    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383600/Y                    
     92     459    50      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380918/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379136/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376854/Y                    
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374947/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__24_/D   
#---------------------------------------------------------------------------------------------------



Path 812: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/Q   
     88     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385242/Y                    
     92     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382635/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379294/Y                    
     84     633    42      2  3.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377045/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373756/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__9_/D    
#---------------------------------------------------------------------------------------------------



Path 813: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__16_/CLK 
    277     277    43      4  6.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__16_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383653/Y                    
     92     459    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381048/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378617/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376223/Y                    
     86     720    32      1  0.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372823/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__22_/D   
#---------------------------------------------------------------------------------------------------



Path 814: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/CLK 
    277     277    43      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/Q   
     88     365    33      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383012/Y                   
     94     459    51      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382157/Y                   
     91     550    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378636/Y                   
     85     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376255/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373977/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__15_/D  
#--------------------------------------------------------------------------------------------------



Path 815: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__20_/CLK 
    277     277    43      4  6.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__20_/Q   
     90     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383598/Y                    
     92     459    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380389/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378965/Y                    
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376673/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374212/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/D   
#---------------------------------------------------------------------------------------------------



Path 816: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3151                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__14_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__14_/Q   
     89     366    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384970/Y                    
     93     458    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382318/Y                    
     91     550    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378066/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375572/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373997/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__20_/D   
#---------------------------------------------------------------------------------------------------



Path 817: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__6_/CLK 
    277     277    43      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__6_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382917/Y                   
     93     458    51      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380357/Y                   
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378299/Y                   
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375848/Y                   
     86     720    32      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373561/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/D   
#--------------------------------------------------------------------------------------------------



Path 818: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__19_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__19_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384717/Y                   
     92     457    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382060/Y                   
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378011/Y                   
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375505/Y                   
     87     720    32      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374194/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__25_/D   
#--------------------------------------------------------------------------------------------------



Path 819: MET (3151 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3151                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/CLK 
    277     277    43      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__15_/Q   
     88     365    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384751/Y                   
     93     458    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382089/Y                   
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379323/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377075/Y                   
     86     719    32      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374727/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__17_/D   
#--------------------------------------------------------------------------------------------------



Path 820: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK 
    276     276    42      4  8.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/Q   
     90     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384196/Y                    
     92     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381493/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379054/Y                    
     84     633    42      2  2.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376761/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374538/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__9_/D    
#---------------------------------------------------------------------------------------------------



Path 821: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__23_/CLK 
    277     277    43      4  7.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__23_/Q   
     90     367    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384188/Y                    
     92     458    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381487/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378234/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375773/Y                    
     87     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373813/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__1_/D    
#---------------------------------------------------------------------------------------------------



Path 822: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK 
    278     278    45      4  8.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/Q   
     91     369    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383228/Y                   
     92     462    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382155/Y                   
     89     551    30      1  0.8  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380173/Y                   
     83     634    40      2  2.8  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377135/Y                   
     86     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373443/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__0_/D   
#--------------------------------------------------------------------------------------------------



Path 823: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__11_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__11_/Q   
     88     365    31      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384296/Y                    
     94     458    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381594/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379096/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376807/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374568/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__21_/D   
#---------------------------------------------------------------------------------------------------



Path 824: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__5_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384945/Y                   
     92     458    50      4  3.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382290/Y                   
     90     548    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379752/Y                   
     84     632    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377569/Y                   
     87     719    30      1  2.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375037/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__15_/D  
#--------------------------------------------------------------------------------------------------



Path 825: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__19_/CLK 
    277     277    43      4  6.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__19_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382961/Y                    
     92     458    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380408/Y                    
     91     550    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378280/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375827/Y                    
     86     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373469/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__25_/D   
#---------------------------------------------------------------------------------------------------



Path 826: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384504/Y                   
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381821/Y                   
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378380/Y                   
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375943/Y                   
     86     719    30      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373194/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__12_/D  
#--------------------------------------------------------------------------------------------------



Path 827: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__29_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385357/Y                    
     92     458    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382786/Y                    
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377899/Y                    
     84     634    42      2  2.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375373/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373294/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__6_/D    
#---------------------------------------------------------------------------------------------------



Path 828: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__25_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__25_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383694/Y                    
     93     458    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380302/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378112/Y                    
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375625/Y                    
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372719/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/D    
#---------------------------------------------------------------------------------------------------



Path 829: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK 
    278     278    44      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384057/Y                    
     92     459    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382706/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379762/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377579/Y                    
     87     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375044/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__6_/D    
#---------------------------------------------------------------------------------------------------



Path 830: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384852/Y                    
     92     458    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382176/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379383/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377145/Y                    
     86     719    30      1  2.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374757/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__31_/D   
#---------------------------------------------------------------------------------------------------



Path 831: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__31_/Q   
     88     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385242/Y                    
     92     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382635/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379691/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377468/Y                    
     86     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374890/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__1_/D    
#---------------------------------------------------------------------------------------------------



Path 832: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/CLK 
    277     277    43      4  3.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__25_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384497/Y                    
     93     458    51      4  5.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382488/Y                    
     92     549    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378845/Y                    
     84     634    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376523/Y                    
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373894/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__2_/D    
#---------------------------------------------------------------------------------------------------



Path 833: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385282/Y                   
     93     458    51      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382688/Y                   
     92     550    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377856/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375331/Y                   
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374427/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/D  
#--------------------------------------------------------------------------------------------------



Path 834: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_/CLK 
    277     277    43      4  5.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384890/Y                    
     92     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382223/Y                    
     91     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379398/Y                    
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377163/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374777/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__25_/D   
#---------------------------------------------------------------------------------------------------



Path 835: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__24_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__24_/Q   
     88     365    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385297/Y                    
     92     458    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382709/Y                    
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379761/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377578/Y                    
     86     720    32      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375026/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__2_/D    
#---------------------------------------------------------------------------------------------------



Path 836: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__20_/CLK 
    277     277    43      4  6.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__20_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383213/Y                    
     92     459    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381052/Y                    
     91     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379330/Y                    
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377084/Y                    
     86     720    32      1  0.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374172/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__30_/D   
#---------------------------------------------------------------------------------------------------



Path 837: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__10_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__10_/CLK 
    277     277    43      4  5.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__10_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383806/Y                    
     93     458    51      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380405/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377839/Y                    
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375313/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373410/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__12_/D   
#---------------------------------------------------------------------------------------------------



Path 838: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__26_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__26_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385197/Y                   
     93     458    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382568/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379673/Y                   
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377485/Y                   
     86     720    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374348/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__4_/D    
#--------------------------------------------------------------------------------------------------



Path 839: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__27_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__27_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382927/Y                   
     93     458    51      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380369/Y                   
     91     550    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379203/Y                   
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376937/Y                   
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374204/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__5_/D    
#--------------------------------------------------------------------------------------------------



Path 840: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/CLK 
    277     277    43      4  6.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__23_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384542/Y                   
     92     459    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381858/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379848/Y                   
     84     634    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377679/Y                   
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375111/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__1_/D    
#--------------------------------------------------------------------------------------------------



Path 841: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__26_/CLK 
    277     277    43      4  6.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__26_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385304/Y                   
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382717/Y                   
     91     549    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378639/Y                   
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376260/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373605/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__4_/D    
#--------------------------------------------------------------------------------------------------



Path 842: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/CLK 
    277     277    43      4  3.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__31_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383121/Y                    
     92     457    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380545/Y                    
     91     548    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378939/Y                    
     84     633    42      2  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376637/Y                    
     87     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374116/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__9_/D    
#---------------------------------------------------------------------------------------------------



Path 843: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__27_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__27_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385237/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381089/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378162/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375686/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374989/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__5_/D    
#---------------------------------------------------------------------------------------------------



Path 844: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__7_/CLK 
    277     277    43      4  3.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__7_/Q   
     88     365    31      1  3.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384293/Y                   
     93     459    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381590/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377919/Y                   
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375395/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373207/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__17_/D  
#--------------------------------------------------------------------------------------------------



Path 845: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__14_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__14_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382904/Y                    
     92     457    50      4  6.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380616/Y                    
     92     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378582/Y                    
     84     633    42      2  2.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376174/Y                    
     86     720    30      1  2.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373432/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__20_/D   
#---------------------------------------------------------------------------------------------------



Path 846: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__25_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__25_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383097/Y                    
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380583/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379172/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376902/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374628/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/D    
#---------------------------------------------------------------------------------------------------



Path 847: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__22_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__22_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384501/Y                    
     92     458    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381179/Y                    
     91     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378379/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375941/Y                    
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373543/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__28_/D   
#---------------------------------------------------------------------------------------------------



Path 848: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/CLK 
    278     278    44      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__7_/Q   
     88     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383550/Y                   
     92     458    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380970/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378291/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375839/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373155/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/D   
#--------------------------------------------------------------------------------------------------



Path 849: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__26_/CLK 
    276     276    42      4  7.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__26_/Q   
     90     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384758/Y                    
     92     458    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380684/Y                    
     91     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378922/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376614/Y                    
     87     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374084/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/D    
#---------------------------------------------------------------------------------------------------



Path 850: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__5_/Q   
     88     365    31      1  2.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383800/Y                   
     94     458    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380415/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378462/Y                   
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376040/Y                   
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373286/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__15_/D  
#--------------------------------------------------------------------------------------------------



Path 851: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__5_/CLK 
    277     277    43      4  6.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__5_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383038/Y                   
     93     459    51      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380471/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377876/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375351/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372934/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__15_/D  
#--------------------------------------------------------------------------------------------------



Path 852: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__25_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__25_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383372/Y                    
     93     458    50      4  5.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380770/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378648/Y                    
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376269/Y                    
     86     720    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373544/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__3_/D    
#---------------------------------------------------------------------------------------------------



Path 853: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__19_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__19_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383969/Y                    
     93     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380727/Y                    
     91     549    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378213/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375749/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373473/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__25_/D   
#---------------------------------------------------------------------------------------------------



Path 854: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__27_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__27_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383939/Y                    
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380732/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378825/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376496/Y                    
     87     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373860/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__5_/D    
#---------------------------------------------------------------------------------------------------



Path 855: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__23_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__23_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383322/Y                    
     93     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380730/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378592/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376188/Y                    
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373564/Y                    
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__1_/D    
#---------------------------------------------------------------------------------------------------



Path 856: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__20_/CLK 
    277     277    43      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__20_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385295/Y                    
     92     458    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382705/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378792/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376444/Y                    
     87     720    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374224/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__30_/D   
#---------------------------------------------------------------------------------------------------



Path 857: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__27_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__27_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384376/Y                    
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381681/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379118/Y                    
     84     633    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376835/Y                    
     86     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374580/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__5_/D    
#---------------------------------------------------------------------------------------------------



Path 858: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382984/Y                    
     92     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380579/Y                    
     91     549    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379747/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377564/Y                    
     86     719    32      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372888/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__2_/D    
#---------------------------------------------------------------------------------------------------



Path 859: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/CLK 
    277     277    43      4  5.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__30_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384794/Y                    
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382118/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379606/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377400/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374925/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__4_/D    
#---------------------------------------------------------------------------------------------------



Path 860: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__7_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__7_/Q   
     88     365    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384468/Y                   
     93     458    51      4  5.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381783/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378607/Y                   
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376208/Y                   
     86     720    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374318/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__9_/D   
#--------------------------------------------------------------------------------------------------



Path 861: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/CLK 
    277     277    43      4  6.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382960/Y                    
     92     458    50      4  5.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380407/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378605/Y                    
     84     633    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376206/Y                    
     87     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373594/Y                    
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__24_/D   
#---------------------------------------------------------------------------------------------------



Path 862: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__7_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__7_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383661/Y                   
     93     459    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380589/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378027/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375509/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372775/Y                   
      0     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__17_/D   
#--------------------------------------------------------------------------------------------------



Path 863: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__12_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383167/Y                   
     93     458    51      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380569/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378010/Y                   
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375502/Y                   
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372834/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__14_/D   
#--------------------------------------------------------------------------------------------------



Path 864: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     721                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383086/Y                   
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380584/Y                   
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377738/Y                   
     84     633    42      2  2.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375197/Y                   
     86     720    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372614/Y                   
      1     721     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__2_/D    
#--------------------------------------------------------------------------------------------------



Path 865: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__19_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383275/Y                    
     93     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382547/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379803/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377627/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374057/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__25_/D   
#---------------------------------------------------------------------------------------------------



Path 866: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__29_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383036/Y                    
     93     458    51      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382287/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378475/Y                    
     84     634    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376054/Y                    
     86     720    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374542/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__7_/D    
#---------------------------------------------------------------------------------------------------



Path 867: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/Q   
     88     365    31      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383825/Y                    
     93     458    50      4  3.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381799/Y                    
     90     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379184/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376917/Y                    
     86     720    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373125/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__20_/D   
#---------------------------------------------------------------------------------------------------



Path 868: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__24_/CLK 
    277     277    43      4  4.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__24_/Q   
     88     365    31      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382839/Y                    
     94     459    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380273/Y                    
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378665/Y                    
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376286/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373846/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__2_/D    
#---------------------------------------------------------------------------------------------------



Path 869: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__2_/CLK 
    277     277    43      4  8.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__2_/Q   
     90     367    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383979/Y                   
     92     459    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381323/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379585/Y                   
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377378/Y                   
     86     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374063/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__12_/D  
#--------------------------------------------------------------------------------------------------



Path 870: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385214/Y                    
     92     458    50      4  5.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382601/Y                    
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379704/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377517/Y                    
     86     720    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373413/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__23_/D   
#---------------------------------------------------------------------------------------------------



Path 871: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/CLK 
    277     277    43      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/Q   
     88     365    33      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382985/Y                    
     93     458    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380856/Y                    
     91     550    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378355/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375910/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373161/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__3_/D    
#---------------------------------------------------------------------------------------------------



Path 872: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__14_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384416/Y                    
     93     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380323/Y                    
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378431/Y                    
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376008/Y                    
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373259/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__20_/D   
#---------------------------------------------------------------------------------------------------



Path 873: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__23_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__23_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384580/Y                    
     92     458    50      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381905/Y                    
     92     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378356/Y                    
     84     633    42      2  3.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375915/Y                    
     87     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373173/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__1_/D    
#---------------------------------------------------------------------------------------------------



Path 874: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__30_/CLK 
    276     276    42      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__30_/Q   
     89     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385083/Y                    
     94     458    52      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382440/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377759/Y                    
     84     634    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375222/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373737/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__31_/D   
#---------------------------------------------------------------------------------------------------



Path 875: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/CLK 
    277     277    43      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__19_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383714/Y                    
     92     457    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381873/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378019/Y                    
     84     633    42      2  3.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375513/Y                    
     86     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372589/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__25_/D   
#---------------------------------------------------------------------------------------------------



Path 876: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__19_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__19_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384717/Y                   
     92     457    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382060/Y                   
     92     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379652/Y                   
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377463/Y                   
     86     719    32      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374969/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__21_/D   
#--------------------------------------------------------------------------------------------------



Path 877: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/CLK 
    277     277    43      4  6.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/Q   
     90     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385201/Y                  
     92     458    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382573/Y                  
     90     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378824/Y                  
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376495/Y                  
     86     719    32      1  2.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373857/Y                  
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__12_/D  
#-------------------------------------------------------------------------------------------------



Path 878: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__5_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__5_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384199/Y                  
     93     459    51      4  3.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381497/Y                  
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378307/Y                  
     84     634    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375857/Y                  
     86     720    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374138/Y                  
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__15_/D  
#-------------------------------------------------------------------------------------------------



Path 879: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__25_/CLK 
    277     277    43      4  6.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__25_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384195/Y                   
     92     458    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381492/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379057/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376764/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373135/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__3_/D    
#--------------------------------------------------------------------------------------------------



Path 880: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__14_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385071/Y                   
     93     458    51      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382427/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378498/Y                   
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376079/Y                   
     87     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373320/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__24_/D   
#--------------------------------------------------------------------------------------------------



Path 881: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__22_/CLK 
    277     277    43      4  7.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__22_/Q   
     90     367    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385305/Y                   
     92     458    50      4  3.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382719/Y                   
     90     548    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378154/Y                   
     84     633    42      2  3.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375671/Y                   
     87     720    30      1  2.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373550/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__28_/D   
#--------------------------------------------------------------------------------------------------



Path 882: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__7_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__7_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385017/Y                  
     93     458    51      4  3.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382371/Y                  
     91     550    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377733/Y                  
     84     634    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375191/Y                  
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373672/Y                  
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__17_/D  
#-------------------------------------------------------------------------------------------------



Path 883: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__11_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384721/Y                    
     92     457    50      4  7.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382062/Y                    
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378629/Y                    
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376248/Y                    
     86     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373512/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__19_/D   
#---------------------------------------------------------------------------------------------------



Path 884: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__21_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382916/Y                    
     92     458    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380355/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378127/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375643/Y                    
     87     720    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372944/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__31_/D   
#---------------------------------------------------------------------------------------------------



Path 885: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/CLK 
    278     278    44      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383839/Y                    
     92     458    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381231/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379356/Y                    
     84     634    42      2  3.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377116/Y                    
     87     720    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374189/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__21_/D   
#---------------------------------------------------------------------------------------------------



Path 886: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__7_/Q   
     88     365    31      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383381/Y                   
     93     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382540/Y                   
     91     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379465/Y                   
     84     632    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377238/Y                   
     87     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374826/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__17_/D  
#--------------------------------------------------------------------------------------------------



Path 887: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__14_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__14_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384579/Y                    
     92     457    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381061/Y                    
     92     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379226/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376963/Y                    
     86     719    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373882/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__20_/D   
#---------------------------------------------------------------------------------------------------



Path 888: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__24_/CLK 
    278     278    44      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__24_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383391/Y                    
     92     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380805/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379551/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377341/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374887/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_30__2_/D    
#---------------------------------------------------------------------------------------------------



Path 889: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/CLK 
    278     278    44      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__30_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384057/Y                    
     92     459    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382706/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378691/Y                    
     84     634    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376453/Y                    
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373792/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__30_/D   
#---------------------------------------------------------------------------------------------------



Path 890: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/CLK 
    278     278    44      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__5_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385298/Y                   
     92     458    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382710/Y                   
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378698/Y                   
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376452/Y                   
     86     720    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373814/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__14_/D  
#--------------------------------------------------------------------------------------------------



Path 891: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/CLK 
    278     278    44      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__3_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383196/Y                   
     92     459    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380564/Y                   
     91     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379108/Y                   
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376825/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374583/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__4_/D   
#--------------------------------------------------------------------------------------------------



Path 892: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__7_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__7_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385133/Y                   
     93     458    51      4  5.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382497/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379576/Y                   
     84     634    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377361/Y                   
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373030/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__17_/D  
#--------------------------------------------------------------------------------------------------



Path 893: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__4_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385282/Y                   
     93     458    51      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382688/Y                   
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379753/Y                   
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377570/Y                   
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374438/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__6_/D   
#--------------------------------------------------------------------------------------------------



Path 894: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384030/Y                    
     92     458    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381352/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379090/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376803/Y                    
     87     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374567/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__24_/D   
#---------------------------------------------------------------------------------------------------



Path 895: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__9_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__9_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383313/Y                   
     93     458    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380532/Y                   
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379044/Y                   
     84     633    42      2  3.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376747/Y                   
     87     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374535/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__19_/D  
#--------------------------------------------------------------------------------------------------



Path 896: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/Q   
     88     365    31      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383362/Y                    
     93     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381387/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378125/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375642/Y                    
     86     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372938/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/D   
#---------------------------------------------------------------------------------------------------



Path 897: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/CLK 
    277     277    43      4  4.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__24_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384154/Y                    
     92     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381464/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379273/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377022/Y                    
     86     719    31      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374404/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__2_/D    
#---------------------------------------------------------------------------------------------------



Path 898: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__8_/CLK 
    277     277    43      4  4.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__8_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383221/Y                   
     92     458    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380634/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379701/Y                   
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377513/Y                   
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375001/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__18_/D  
#--------------------------------------------------------------------------------------------------



Path 899: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__6_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__6_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382902/Y                   
     93     458    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382587/Y                   
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378210/Y                   
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375743/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373018/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__15_/D  
#--------------------------------------------------------------------------------------------------



Path 900: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__16_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__16_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382983/Y                    
     92     458    50      4  6.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381236/Y                    
     92     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378014/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375508/Y                    
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372844/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__22_/D   
#---------------------------------------------------------------------------------------------------



Path 901: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/CLK 
    278     278    44      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384988/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380391/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379402/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377168/Y                    
     86     719    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374340/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__24_/D   
#---------------------------------------------------------------------------------------------------



Path 902: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__30_/CLK 
    276     276    42      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__30_/Q   
     89     365    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384991/Y                    
     93     458    51      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382342/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379403/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377169/Y                    
     86     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374785/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__8_/D    
#---------------------------------------------------------------------------------------------------



Path 903: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/CLK 
    277     277    43      4  5.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__19_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383289/Y                    
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380537/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378936/Y                    
     84     633    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376634/Y                    
     86     719    32      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374145/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__25_/D    
#---------------------------------------------------------------------------------------------------



Path 904: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__24_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__24_/Q   
     89     366    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383637/Y                    
     93     459    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381063/Y                    
     90     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378555/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376144/Y                    
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372876/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__2_/D     
#---------------------------------------------------------------------------------------------------



Path 905: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/CLK 
    277     277    43      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383045/Y                   
     92     457    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382582/Y                   
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378407/Y                   
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375980/Y                   
     86     719    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373223/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__24_/D   
#--------------------------------------------------------------------------------------------------



Path 906: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__9_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384370/Y                  
     93     458    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381669/Y                  
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379321/Y                  
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377076/Y                  
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374732/Y                  
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__19_/D  
#-------------------------------------------------------------------------------------------------



Path 907: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/CLK 
    278     278    44      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__19_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385123/Y                   
     92     458    50      4  6.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382525/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378134/Y                   
     84     634    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375650/Y                   
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373872/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__23_/D   
#--------------------------------------------------------------------------------------------------



Path 908: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__27_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__27_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385097/Y                   
     92     458    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380374/Y                   
     91     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379595/Y                   
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377390/Y                   
     86     720    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375090/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__5_/D    
#--------------------------------------------------------------------------------------------------



Path 909: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__31_/CLK 
    278     278    44      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__31_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384644/Y                   
     93     459    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381984/Y                   
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378866/Y                   
     83     634    41      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375512/Y                   
     86     720    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374021/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__1_/D    
#--------------------------------------------------------------------------------------------------



Path 910: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__6_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__6_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384141/Y                  
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382522/Y                  
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378062/Y                  
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375568/Y                  
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373236/Y                  
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__8_/D   
#-------------------------------------------------------------------------------------------------



Path 911: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__24_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__24_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384053/Y                   
     93     458    51      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380936/Y                   
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379060/Y                   
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376768/Y                   
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373501/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__2_/D    
#--------------------------------------------------------------------------------------------------



Path 912: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__5_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385277/Y                  
     93     458    51      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381090/Y                  
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378618/Y                  
     84     634    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376225/Y                  
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373480/Y                  
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__15_/D  
#-------------------------------------------------------------------------------------------------



Path 913: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/CLK 
    277     277    43      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__5_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384736/Y                   
     92     457    50      4  5.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382073/Y                   
     92     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378261/Y                   
     84     633    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375803/Y                   
     86     719    30      1  3.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374503/Y                   
      2     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__15_/D  
#--------------------------------------------------------------------------------------------------



Path 914: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__16_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385053/Y                    
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382403/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379518/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377294/Y                    
     86     719    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374842/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__18_/D   
#---------------------------------------------------------------------------------------------------



Path 915: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__11_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__11_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383623/Y                    
     92     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381022/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378164/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375689/Y                    
     86     719    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372973/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__21_/D   
#---------------------------------------------------------------------------------------------------



Path 916: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__16_/CLK 
    277     277    43      4  6.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__16_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383709/Y                    
     92     458    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381869/Y                    
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379208/Y                    
     84     634    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376943/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374648/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__22_/D   
#---------------------------------------------------------------------------------------------------



Path 917: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK 
    278     278    44      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/Q   
     88     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384279/Y                   
     93     459    51      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381578/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377781/Y                   
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375248/Y                   
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374494/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__3_/D   
#--------------------------------------------------------------------------------------------------



Path 918: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__2_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383043/Y                   
     92     457    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380931/Y                   
     92     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378819/Y                   
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376485/Y                   
     86     719    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373830/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__3_/D   
#--------------------------------------------------------------------------------------------------



Path 919: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__3_/Q   
     88     365    31      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383390/Y                   
     93     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380517/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379769/Y                   
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377588/Y                   
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374483/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_/D   
#--------------------------------------------------------------------------------------------------



Path 920: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__14_/Q   
     88     365    31      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383825/Y                    
     93     458    50      4  3.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381799/Y                    
     90     548    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377788/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375257/Y                    
     86     719    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373772/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__24_/D   
#---------------------------------------------------------------------------------------------------



Path 921: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__17_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384998/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382598/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378254/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375795/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373504/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/D   
#---------------------------------------------------------------------------------------------------



Path 922: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__14_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384030/Y                    
     92     458    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381352/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378728/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376353/Y                    
     87     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373248/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__20_/D   
#---------------------------------------------------------------------------------------------------



Path 923: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__23_/Q   
     88     365    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383897/Y                    
     93     458    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381253/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378478/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376060/Y                    
     86     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372766/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__1_/D    
#---------------------------------------------------------------------------------------------------



Path 924: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__14_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__14_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385231/Y                    
     93     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382620/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379234/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376973/Y                    
     86     720    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374669/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/D   
#---------------------------------------------------------------------------------------------------



Path 925: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__19_/CLK 
    277     277    43      4  3.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__19_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385369/Y                    
     93     458    50      4  5.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382795/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378559/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376148/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373399/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__25_/D   
#---------------------------------------------------------------------------------------------------



Path 926: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__24_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385020/Y                    
     92     457    50      4  5.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381225/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378718/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376342/Y                    
     86     719    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373807/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__2_/D    
#---------------------------------------------------------------------------------------------------



Path 927: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__27_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__27_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384860/Y                    
     92     458    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382188/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377982/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375468/Y                    
     86     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373097/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__5_/D    
#---------------------------------------------------------------------------------------------------



Path 928: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__11_/Q   
     88     365    31      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383984/Y                    
     93     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380725/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378823/Y                    
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376494/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374294/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__21_/D   
#---------------------------------------------------------------------------------------------------



Path 929: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__31_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__31_/CLK 
    277     277    43      4  6.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__31_/Q   
     90     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383930/Y                    
     92     458    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380734/Y                    
     90     548    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378215/Y                    
     84     632    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375751/Y                    
     87     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373036/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__9_/D    
#---------------------------------------------------------------------------------------------------



Path 930: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/CLK 
    278     278    44      4  3.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__14_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384974/Y                    
     93     458    50      4  5.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382322/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377889/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375363/Y                    
     86     720    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372740/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__24_/D   
#---------------------------------------------------------------------------------------------------



Path 931: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__17_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383279/Y                    
     92     457    50      4  5.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381875/Y                    
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379433/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377201/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373256/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__23_/D   
#---------------------------------------------------------------------------------------------------



Path 932: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__11_/CLK 
    277     277    43      4  6.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__11_/Q   
     90     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384590/Y                    
     92     459    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381917/Y                    
     91     550    32      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379243/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376983/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374670/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__21_/D   
#---------------------------------------------------------------------------------------------------



Path 933: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__28_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__28_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384583/Y                    
     92     458    50      4  5.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381906/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379236/Y                    
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376975/Y                    
     87     720    30      1  0.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374053/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__5_/D    
#---------------------------------------------------------------------------------------------------



Path 934: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__16_/CLK 
    277     277    43      4  6.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__16_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383293/Y                   
     92     459    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380709/Y                   
     91     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378705/Y                   
     84     634    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376328/Y                   
     86     720    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374440/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__22_/D   
#--------------------------------------------------------------------------------------------------



Path 935: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/CLK 
    277     277    43      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__14_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383045/Y                   
     92     457    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382582/Y                   
     91     548    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379678/Y                   
     84     632    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377491/Y                   
     86     719    32      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374983/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__20_/D   
#--------------------------------------------------------------------------------------------------



Path 936: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__23_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__23_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384722/Y                   
     92     457    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382061/Y                   
     91     548    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379312/Y                   
     84     632    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376597/Y                   
     87     719    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373430/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__1_/D    
#--------------------------------------------------------------------------------------------------



Path 937: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__13_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385164/Y                   
     93     458    51      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382531/Y                   
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378714/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376338/Y                   
     86     720    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372590/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__15_/D   
#--------------------------------------------------------------------------------------------------



Path 938: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__6_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__6_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_3__6_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384141/Y                  
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382522/Y                  
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378160/Y                  
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375681/Y                  
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374195/Y                  
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__12_/D  
#-------------------------------------------------------------------------------------------------



Path 939: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/CLK 
    277     277    43      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__26_/Q   
     88     365    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383373/Y                    
     94     458    51      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382074/Y                    
     91     550    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378276/Y                    
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375815/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375072/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__28_/D   
#---------------------------------------------------------------------------------------------------



Path 940: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_38__8_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383944/Y                   
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381735/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379148/Y                   
     84     634    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376869/Y                   
     86     719    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374604/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__18_/D  
#--------------------------------------------------------------------------------------------------



Path 941: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__23_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__23_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383058/Y                    
     92     457    50      4  7.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380850/Y                    
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377874/Y                    
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375349/Y                    
     86     719    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374414/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__28_/D   
#---------------------------------------------------------------------------------------------------



Path 942: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__14_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382929/Y                    
     92     459    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380858/Y                    
     90     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378353/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375913/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373139/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/D   
#---------------------------------------------------------------------------------------------------



Path 943: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__20_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384032/Y                    
     92     457    50      4  3.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381353/Y                    
     91     548    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378777/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376416/Y                    
     86     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373745/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__30_/D   
#---------------------------------------------------------------------------------------------------



Path 944: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384076/Y                   
     92     458    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381130/Y                   
     91     549    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378776/Y                   
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376415/Y                   
     86     719    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374413/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__14_/D  
#--------------------------------------------------------------------------------------------------



Path 945: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/CLK 
    277     277    43      4  5.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__25_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382918/Y                    
     92     458    50      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380358/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378371/Y                    
     84     633    42      2  2.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375930/Y                    
     86     719    30      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373189/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__3_/D    
#---------------------------------------------------------------------------------------------------



Path 946: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__22_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__22_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384640/Y                    
     92     457    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381981/Y                    
     91     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378726/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376351/Y                    
     86     719    30      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373673/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__28_/D   
#---------------------------------------------------------------------------------------------------



Path 947: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/CLK 
    277     277    43      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__28_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385007/Y                    
     92     457    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382358/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379763/Y                    
     84     633    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377580/Y                    
     87     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373488/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__6_/D    
#---------------------------------------------------------------------------------------------------



Path 948: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/CLK 
    277     277    43      4  5.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__23_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384093/Y                    
     92     458    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381398/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378935/Y                    
     84     633    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376632/Y                    
     87     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374097/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__1_/D    
#---------------------------------------------------------------------------------------------------



Path 949: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__9_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__9_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383259/Y                   
     92     458    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382132/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378110/Y                   
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375623/Y                   
     86     720    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372919/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__19_/D  
#--------------------------------------------------------------------------------------------------



Path 950: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__2_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384504/Y                   
     92     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381821/Y                   
     92     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379188/Y                   
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376919/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374636/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__4_/D   
#--------------------------------------------------------------------------------------------------



Path 951: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/CLK 
    278     278    44      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__28_/Q   
     88     366    31      1  2.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384610/Y                    
     93     459    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381942/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379768/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377589/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373754/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__2_/D    
#---------------------------------------------------------------------------------------------------



Path 952: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__18_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__18_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__18_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383489/Y                    
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380910/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377821/Y                    
     84     634    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375291/Y                    
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372683/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__23_/D   
#---------------------------------------------------------------------------------------------------



Path 953: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__7_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__7_/Q   
     88     365    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383104/Y                   
     93     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380541/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378283/Y                   
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375829/Y                   
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373951/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__17_/D  
#--------------------------------------------------------------------------------------------------



Path 954: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__4_/CLK 
    277     277    43      4  3.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__4_/Q   
     88     365    31      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g382843/Y                   
     93     458    51      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380287/Y                   
     91     550    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378373/Y                   
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375929/Y                   
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373172/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__14_/D  
#--------------------------------------------------------------------------------------------------



Path 955: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__7_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__7_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383577/Y                   
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380985/Y                   
     91     549    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378517/Y                   
     84     633    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376100/Y                   
     86     719    30      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373276/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__17_/D  
#--------------------------------------------------------------------------------------------------



Path 956: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__11_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__11_/CLK 
    277     277    43      4  5.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__11_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384885/Y                    
     93     458    50      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382215/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377984/Y                    
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375469/Y                    
     86     719    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372813/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__21_/D   
#---------------------------------------------------------------------------------------------------



Path 957: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__25_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__25_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__25_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383248/Y                    
     92     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380661/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379267/Y                    
     84     633    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377018/Y                    
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372660/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__3_/D    
#---------------------------------------------------------------------------------------------------



Path 958: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/CLK 
    278     278    44      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__22_/Q   
     89     366    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384988/Y                    
     92     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380391/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379076/Y                    
     84     633    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376784/Y                    
     86     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374557/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__28_/D   
#---------------------------------------------------------------------------------------------------



Path 959: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__17_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__17_/Q   
     88     365    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383025/Y                    
     92     457    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381013/Y                    
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377896/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375370/Y                    
     86     719    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374943/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__23_/D   
#---------------------------------------------------------------------------------------------------



Path 960: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__21_/CLK 
    277     277    43      4  6.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__21_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384194/Y                   
     92     458    50      4  5.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381491/Y                   
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378308/Y                   
     84     633    42      2  2.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375858/Y                   
     87     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373129/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__31_/D   
#--------------------------------------------------------------------------------------------------



Path 961: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__5_/CLK 
    277     277    43      4  3.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_6__5_/Q   
     88     365    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383452/Y                  
     93     458    51      4  3.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380873/Y                  
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378377/Y                  
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375938/Y                  
     87     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374497/Y                  
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__15_/D  
#-------------------------------------------------------------------------------------------------



Path 962: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__7_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_5__7_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384993/Y                  
     92     458    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380656/Y                  
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377752/Y                  
     84     634    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375211/Y                  
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373901/Y                  
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_4__17_/D  
#-------------------------------------------------------------------------------------------------



Path 963: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__28_/CLK 
    277     277    43      4  5.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__28_/Q   
     89     366    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383431/Y                   
     92     458    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380585/Y                   
     91     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378925/Y                   
     84     632    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376617/Y                   
     87     719    30      1  2.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374418/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__6_/D    
#--------------------------------------------------------------------------------------------------



Path 964: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK 
    278     278    44      4  8.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/Q   
     90     368    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383207/Y                    
     92     460    50      4  6.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382168/Y                    
     90     550    30      1  0.9  OA22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g380176/Y                    
     83     633    40      2  1.9  OA221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377143/Y                    
     85     718    30      1  3.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374765/Y                    
      2     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__16_/D   
#---------------------------------------------------------------------------------------------------



Path 965: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__23_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__23_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385105/Y                    
     92     458    50      4  5.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381957/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378358/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375917/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373174/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__25_/D   
#---------------------------------------------------------------------------------------------------



Path 966: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__12_/CLK 
    277     277    43      4  6.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__12_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385046/Y                    
     92     459    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382395/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379478/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377257/Y                    
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374837/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__14_/D   
#---------------------------------------------------------------------------------------------------



Path 967: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/CLK 
    278     278    44      4  3.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_37__3_/Q   
     88     366    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383956/Y                   
     92     458    50      4  3.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380955/Y                   
     90     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378683/Y                   
     84     632    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376306/Y                   
     87     719    30      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373613/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__3_/D   
#--------------------------------------------------------------------------------------------------



Path 968: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_36__8_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384076/Y                   
     92     458    50      4  3.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381130/Y                   
     91     548    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378738/Y                   
     85     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376363/Y                   
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372738/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__18_/D  
#--------------------------------------------------------------------------------------------------



Path 969: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__9_/CLK 
    277     277    43      4  4.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_35__9_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384029/Y                   
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380352/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378372/Y                   
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375932/Y                   
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373187/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__19_/D  
#--------------------------------------------------------------------------------------------------



Path 970: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_34__7_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383817/Y                   
     92     457    50      4  5.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381172/Y                   
     92     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378782/Y                   
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376418/Y                   
     87     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373734/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/D   
#--------------------------------------------------------------------------------------------------



Path 971: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__21_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__21_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384105/Y                    
     92     458    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382082/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379835/Y                    
     84     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377661/Y                    
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375100/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__31_/D   
#---------------------------------------------------------------------------------------------------



Path 972: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__16_/CLK 
    277     277    43      4  3.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__16_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385118/Y                    
     92     457    50      4  4.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382477/Y                    
     91     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378630/Y                    
     84     632    42      2  2.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376247/Y                    
     87     719    30      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373509/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__22_/D   
#---------------------------------------------------------------------------------------------------



Path 973: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__17_/CLK 
    277     277    43      4  4.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__17_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384740/Y                    
     92     458    50      4  4.4  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382079/Y                    
     91     548    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378138/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375654/Y                    
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373669/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/D   
#---------------------------------------------------------------------------------------------------



Path 974: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__13_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384742/Y                    
     92     458    50      4  3.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382081/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379833/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377659/Y                    
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373014/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__15_/D   
#---------------------------------------------------------------------------------------------------



Path 975: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__23_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__23_/Q   
     89     366    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385168/Y                    
     92     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382530/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379464/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377237/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373188/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__1_/D    
#---------------------------------------------------------------------------------------------------



Path 976: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/CLK 
    277     277    43      4  6.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_32__19_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384097/Y                    
     92     458    50      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381400/Y                    
     91     549    32      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379657/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377469/Y                    
     86     719    30      1  1.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374972/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_31__25_/D   
#---------------------------------------------------------------------------------------------------



Path 977: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__8_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__8_/CLK 
    277     277    43      4  4.5  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__8_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385362/Y                   
     92     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382788/Y                   
     91     548    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378668/Y                   
     84     632    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376288/Y                   
     87     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373580/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__18_/D  
#--------------------------------------------------------------------------------------------------



Path 978: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__7_/CLK 
    277     277    43      4  4.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__7_/Q   
     88     365    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384650/Y                   
     92     457    50      4  5.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381989/Y                   
     92     549    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378619/Y                   
     85     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376226/Y                   
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373931/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__15_/D  
#--------------------------------------------------------------------------------------------------



Path 979: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__9_/CLK 
    277     277    43      4  5.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_26__9_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384825/Y                   
     92     457    50      4  5.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382147/Y                   
     92     548    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379824/Y                   
     85     633    42      2  2.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377649/Y                   
     86     720    30      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g375093/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__19_/D  
#--------------------------------------------------------------------------------------------------



Path 980: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/CLK 
    277     277    43      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_25__15_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383383/Y                    
     92     458    50      4  6.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380863/Y                    
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378957/Y                    
     84     633    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376658/Y                    
     86     719    30      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373633/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__17_/D   
#---------------------------------------------------------------------------------------------------



Path 981: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/CLK 
    277     277    43      4  5.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__9_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383511/Y                   
     92     458    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380485/Y                   
     91     549    32      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377928/Y                   
     85     633    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375403/Y                   
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372745/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__19_/D  
#--------------------------------------------------------------------------------------------------



Path 982: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__30_/CLK 
    278     278    44      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_24__30_/Q   
     89     367    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383344/Y                    
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380760/Y                    
     91     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378723/Y                    
     84     634    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376348/Y                    
     86     720    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373664/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__8_/D    
#---------------------------------------------------------------------------------------------------



Path 983: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__21_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__21_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_23__21_/Q   
     89     366    31      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383197/Y                    
     92     458    50      4  4.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380599/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378461/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376039/Y                    
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373464/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_22__31_/D   
#---------------------------------------------------------------------------------------------------



Path 984: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/CLK 
    277     277    43      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__20_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384138/Y                    
     92     457    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380339/Y                    
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379346/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377104/Y                    
     86     719    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374870/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__30_/D   
#---------------------------------------------------------------------------------------------------



Path 985: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__7_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__7_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384254/Y                   
     93     458    51      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381556/Y                   
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377843/Y                   
     84     633    42      2  1.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375319/Y                   
     86     719    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372703/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__17_/D  
#--------------------------------------------------------------------------------------------------



Path 986: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__5_/CLK 
    277     277    43      4  3.2  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__5_/Q   
     88     365    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385211/Y                   
     93     458    51      4  5.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380278/Y                   
     92     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g377834/Y                   
     84     633    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375309/Y                   
     86     719    31      1  2.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372956/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__15_/D  
#--------------------------------------------------------------------------------------------------



Path 987: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__30_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__30_/CLK 
    277     277    43      4  4.0  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__30_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383693/Y                    
     92     457    50      4  6.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382728/Y                    
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379232/Y                    
     84     633    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376972/Y                    
     86     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373253/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__8_/D    
#---------------------------------------------------------------------------------------------------



Path 988: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__26_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__26_/CLK 
    277     277    43      4  5.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_21__26_/Q   
     89     366    31      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385098/Y                    
     93     459    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382468/Y                    
     90     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378120/Y                    
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375633/Y                    
     86     719    30      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372941/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__4_/D    
#---------------------------------------------------------------------------------------------------



Path 989: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/CLK 
    277     277    43      4  3.8  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__14_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385219/Y                    
     92     457    50      4  5.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382597/Y                    
     92     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379049/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376753/Y                    
     86     719    30      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374541/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__24_/D   
#---------------------------------------------------------------------------------------------------



Path 990: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__28_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__28_/CLK 
    277     277    43      4  4.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_20__28_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383851/Y                    
     92     457    50      4  4.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381329/Y                    
     91     548    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378625/Y                    
     84     632    42      2  2.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376240/Y                    
     86     719    31      1  1.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373508/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__6_/D    
#---------------------------------------------------------------------------------------------------



Path 991: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__17_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__17_/CLK 
    277     277    43      4  4.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_18__17_/Q   
     88     365    31      1  1.6  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383966/Y                    
     93     458    50      4  5.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381154/Y                    
     92     550    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379785/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377610/Y                    
     86     719    31      1  1.3  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373533/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__23_/D   
#---------------------------------------------------------------------------------------------------



Path 992: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/CLK 
    277     277    43      4  5.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__19_/Q   
     89     366    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384367/Y                    
     92     458    50      4  4.0  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381666/Y                    
     91     549    32      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379367/Y                    
     84     633    42      2  2.2  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377127/Y                    
     86     720    32      1  0.7  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374492/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_16__25_/D   
#---------------------------------------------------------------------------------------------------



Path 993: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__16_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__16_/CLK 
    277     277    43      4  7.1  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_15__16_/Q   
     89     366    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383463/Y                    
     92     458    50      4  4.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382021/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378871/Y                    
     84     633    42      2  2.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376552/Y                    
     86     720    30      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373982/Y                    
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__22_/D   
#---------------------------------------------------------------------------------------------------



Path 994: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__7_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__7_/Q   
     88     365    31      1  2.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383478/Y                   
     93     458    50      4  4.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382012/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379541/Y                   
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377330/Y                   
     86     720    30      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374883/Y                   
      0     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__17_/D  
#--------------------------------------------------------------------------------------------------



Path 995: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__23_/CLK 
    277     277    43      4  4.7  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_14__23_/Q   
     88     365    31      1  1.4  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384739/Y                    
     93     458    50      4  5.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382077/Y                    
     91     549    31      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379539/Y                    
     84     634    42      2  1.6  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377328/Y                    
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374123/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__1_/D    
#---------------------------------------------------------------------------------------------------



Path 996: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__23_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__23_/CLK 
    277     277    43      4  3.6  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_13__23_/Q   
     88     365    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383683/Y                    
     93     458    50      4  6.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381879/Y                    
     92     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379222/Y                    
     84     633    42      2  1.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376961/Y                    
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374660/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__1_/D    
#---------------------------------------------------------------------------------------------------



Path 997: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__12_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__12_/CLK 
    277     277    43      4  5.3  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__12_/Q   
     89     366    31      1  1.5  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384791/Y                    
     93     458    50      4  4.7  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380711/Y                    
     91     549    31      1  1.0  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379119/Y                    
     84     633    42      2  1.9  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376837/Y                    
     86     719    30      1  1.2  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373804/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__14_/D   
#---------------------------------------------------------------------------------------------------



Path 998: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__27_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                         Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                   
#---------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__27_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_12__27_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g384477/Y                    
     93     458    51      4  3.5  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g381792/Y                    
     91     549    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g378078/Y                    
     84     633    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g375587/Y                    
     86     720    30      1  1.1  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g372897/Y                    
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/D    
#---------------------------------------------------------------------------------------------------



Path 999: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                                                                  
#--------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/CLK 
    277     277    43      4  5.4  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__5_/Q   
     88     365    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g383475/Y                   
     92     458    50      4  4.3  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g380467/Y                   
     91     549    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379423/Y                   
     84     633    42      2  1.8  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g377190/Y                   
     86     719    30      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g373261/Y                   
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__15_/D  
#--------------------------------------------------------------------------------------------------



Path 1000: MET (3152 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__9_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     128                  
       Uncertainty:-     100                  
     Required Time:=    3872                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    3152                  

#-------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell                        Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                                                                 
#-------------------------------------------------------------------------------------------------
      -       0   200   1343    -  (arrival)    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__9_/CLK 
    277     277    43      4  4.9  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_9__9_/Q   
     88     365    31      1  0.8  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g385192/Y                  
     92     457    50      4  4.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g382559/Y                  
     91     548    31      1  0.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g379085/Y                  
     84     632    42      2  2.1  AO221X1_RVT  I_SDRAM_TOP/I_SDRAM_IF/g376798/Y                  
     86     719    32      1  1.9  AO22X1_RVT   I_SDRAM_TOP/I_SDRAM_IF/g374363/Y                  
      1     720     -      1    -  SDFFARX1_RVT I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__18_/D  
#-------------------------------------------------------------------------------------------------

