{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764535369555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764535369561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 17:42:49 2025 " "Processing started: Sun Nov 30 17:42:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764535369561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535369561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535369561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764535372514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764535372514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Display_duzias display_duzias main.v(15) " "Verilog HDL Declaration information at main.v(15): object \"Display_duzias\" differs only in case from object \"display_duzias\" in the same scope" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont1 CONT1 MEF_contador_duzias.v(6) " "Verilog HDL Declaration information at MEF_contador_duzias.v(6): object \"cont1\" differs only in case from object \"CONT1\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont12 CONT12 MEF_contador_duzias.v(3) " "Verilog HDL Declaration information at MEF_contador_duzias.v(3): object \"cont12\" differs only in case from object \"CONT12\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_contador_duzias.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_contador_duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_contador_duzias " "Found entity 1: MEF_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388087 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_contador_duzias " "Found entity 2: saida_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_vedacao.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_vedacao " "Found entity 1: MEF_vedacao" {  } { { "MEF_vedacao.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_vedacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388112 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_vedacao " "Found entity 2: saida_vedacao" {  } { { "MEF_vedacao.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_vedacao.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual5.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual5 " "Found entity 1: eh_igual5" {  } { { "eh_igual5.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/eh_igual5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual12.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual12.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual12 " "Found entity 1: eh_igual12" {  } { { "eh_igual12.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/eh_igual12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.v 2 2 " "Found 2 design units, including 2 entities, in source file double_dabble.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_maior5 " "Found entity 1: eh_maior5" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388123 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_dabble " "Found entity 2: double_dabble" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_decimal " "Found entity 1: decoder_decimal" {  } { { "decoder_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/decoder_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decimal " "Found entity 1: display_decimal" {  } { { "display_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/display_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 3 3 " "Found 3 design units, including 3 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388139 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxdisp " "Found entity 2: muxdisp" {  } { { "mux2x1.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/mux2x1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388139 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux2x1.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/mux2x1.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir " "Found entity 1: dividir" {  } { { "divisor_frequencia.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388142 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor_frequencia " "Found entity 2: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/divisor_frequencia.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 3 3 " "Found 3 design units, including 3 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388150 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_disp " "Found entity 2: contador_disp" {  } { { "contador.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/contador.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388150 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador2 " "Found entity 3: contador2" {  } { { "contador.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/contador.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bit " "Found entity 1: comparador_8bit" {  } { { "comparador_8bit.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/comparador_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_maior15.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_maior15.v" { { "Info" "ISGN_ENTITY_NAME" "1 ehmaior_15 " "Found entity 1: ehmaior_15" {  } { { "eh_maior15.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/eh_maior15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp DISP MEF_dispenser.v(6) " "Verilog HDL Declaration information at MEF_dispenser.v(6): object \"disp\" differs only in case from object \"DISP\" in the same scope" {  } { { "MEF_dispenser.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_dispenser.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764535388187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_dispenser.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_dispenser.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_dispenser " "Found entity 1: MEF_dispenser" {  } { { "MEF_dispenser.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_dispenser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388194 ""} { "Info" "ISGN_ENTITY_NAME" "2 saidas_dispenser " "Found entity 2: saidas_dispenser" {  } { { "MEF_dispenser.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_dispenser.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_main.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_principal " "Found entity 1: MEF_principal" {  } { { "MEF_main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388215 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_mef_principal " "Found entity 2: saida_mef_principal" {  } { { "MEF_main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_main.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estoque.v 1 1 " "Found 1 design units, including 1 entities, in source file estoque.v" { { "Info" "ISGN_ENTITY_NAME" "1 estoque " "Found entity 1: estoque" {  } { { "estoque.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/estoque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sum4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bit " "Found entity 1: sum4bit" {  } { { "sum4bit.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/sum4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388224 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "sum4bit.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/sum4bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764535388224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535388224 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388224 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MEF_main.v(92) " "Verilog HDL Instantiation warning at MEF_main.v(92): instance has no name" {  } { { "MEF_main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_main.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388225 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388225 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(56) " "Verilog HDL Instantiation warning at main.v(56): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MEF_vedacao.v(55) " "Verilog HDL Instantiation warning at MEF_vedacao.v(55): instance has no name" {  } { { "MEF_vedacao.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_vedacao.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(79) " "Verilog HDL Instantiation warning at main.v(79): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(94) " "Verilog HDL Instantiation warning at main.v(94): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(102) " "Verilog HDL Instantiation warning at main.v(102): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(111) " "Verilog HDL Instantiation warning at main.v(111): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(119) " "Verilog HDL Instantiation warning at main.v(119): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388229 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MEF_contador_duzias.v(57) " "Verilog HDL Instantiation warning at MEF_contador_duzias.v(57): instance has no name" {  } { { "MEF_contador_duzias.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388230 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(131) " "Verilog HDL Instantiation warning at main.v(131): instance has no name" {  } { { "main.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388230 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(19) " "Verilog HDL Instantiation warning at double_dabble.v(19): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388230 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(21) " "Verilog HDL Instantiation warning at double_dabble.v(21): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388230 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(23) " "Verilog HDL Instantiation warning at double_dabble.v(23): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388234 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(24) " "Verilog HDL Instantiation warning at double_dabble.v(24): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(25) " "Verilog HDL Instantiation warning at double_dabble.v(25): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(26) " "Verilog HDL Instantiation warning at double_dabble.v(26): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388235 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(34) " "Verilog HDL Instantiation warning at display_decimal.v(34): instance has no name" {  } { { "display_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388236 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(35) " "Verilog HDL Instantiation warning at display_decimal.v(35): instance has no name" {  } { { "display_decimal.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/display_decimal.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764535388236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764535388444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:comb_3 " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:comb_3\"" {  } { { "main.v" "comb_3" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535388449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividir divisor_frequencia:comb_3\|dividir:div1 " "Elaborating entity \"dividir\" for hierarchy \"divisor_frequencia:comb_3\|dividir:div1\"" {  } { { "divisor_frequencia.v" "div1" { Text "E:/pbl real/PBL CD - PROBLEMA 3/divisor_frequencia.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535388451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop divisor_frequencia:comb_3\|dividir:div1\|d_flipflop:b0 " "Elaborating entity \"d_flipflop\" for hierarchy \"divisor_frequencia:comb_3\|dividir:div1\|d_flipflop:b0\"" {  } { { "divisor_frequencia.v" "b0" { Text "E:/pbl real/PBL CD - PROBLEMA 3/divisor_frequencia.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535388453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_principal MEF_principal:comb_4 " "Elaborating entity \"MEF_principal\" for hierarchy \"MEF_principal:comb_4\"" {  } { { "main.v" "comb_4" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535388466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_mef_principal MEF_principal:comb_4\|saida_mef_principal:comb_50 " "Elaborating entity \"saida_mef_principal\" for hierarchy \"MEF_principal:comb_4\|saida_mef_principal:comb_50\"" {  } { { "MEF_main.v" "comb_50" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_main.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535388989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse level_to_pulse:comb_9 " "Elaborating entity \"level_to_pulse\" for hierarchy \"level_to_pulse:comb_9\"" {  } { { "main.v" "comb_9" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535388997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_vedacao MEF_vedacao:comb_13 " "Elaborating entity \"MEF_vedacao\" for hierarchy \"MEF_vedacao:comb_13\"" {  } { { "main.v" "comb_13" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_vedacao MEF_vedacao:comb_13\|saida_vedacao:comb_52 " "Elaborating entity \"saida_vedacao\" for hierarchy \"MEF_vedacao:comb_13\|saida_vedacao:comb_52\"" {  } { { "MEF_vedacao.v" "comb_52" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_vedacao.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estoque estoque:comb_14 " "Elaborating entity \"estoque\" for hierarchy \"estoque:comb_14\"" {  } { { "main.v" "comb_14" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_igual5 eh_igual5:comb_15 " "Elaborating entity \"eh_igual5\" for hierarchy \"eh_igual5:comb_15\"" {  } { { "main.v" "comb_15" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_dispenser MEF_dispenser:comb_16 " "Elaborating entity \"MEF_dispenser\" for hierarchy \"MEF_dispenser:comb_16\"" {  } { { "main.v" "comb_16" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389021 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate MEF_dispenser.v(22) " "Verilog HDL Always Construct warning at MEF_dispenser.v(22): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "MEF_dispenser.v" "" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764535389024 "|main|MEF_dispenser:comb_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidas_dispenser MEF_dispenser:comb_16\|saidas_dispenser:logic_out " "Elaborating entity \"saidas_dispenser\" for hierarchy \"MEF_dispenser:comb_16\|saidas_dispenser:logic_out\"" {  } { { "MEF_dispenser.v" "logic_out" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_dispenser.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_igual12 eh_igual12:comb_17 " "Elaborating entity \"eh_igual12\" for hierarchy \"eh_igual12:comb_17\"" {  } { { "main.v" "comb_17" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF_contador_duzias MEF_contador_duzias:comb_18 " "Elaborating entity \"MEF_contador_duzias\" for hierarchy \"MEF_contador_duzias:comb_18\"" {  } { { "main.v" "comb_18" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_contador_duzias MEF_contador_duzias:comb_18\|saida_contador_duzias:comb_33 " "Elaborating entity \"saida_contador_duzias\" for hierarchy \"MEF_contador_duzias:comb_18\|saida_contador_duzias:comb_33\"" {  } { { "MEF_contador_duzias.v" "comb_33" { Text "E:/pbl real/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador2 contador2:contador_unidades " "Elaborating entity \"contador2\" for hierarchy \"contador2:contador_unidades\"" {  } { { "main.v" "contador_unidades" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535389998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decimal display_decimal:display_estoque " "Elaborating entity \"display_decimal\" for hierarchy \"display_decimal:display_estoque\"" {  } { { "main.v" "display_estoque" { Text "E:/pbl real/PBL CD - PROBLEMA 3/main.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble display_decimal:display_estoque\|double_dabble:db001 " "Elaborating entity \"double_dabble\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\"" {  } { { "display_decimal.v" "db001" { Text "E:/pbl real/PBL CD - PROBLEMA 3/display_decimal.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eh_maior5 display_decimal:display_estoque\|double_dabble:db001\|eh_maior5:comb_3 " "Elaborating entity \"eh_maior5\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|eh_maior5:comb_3\"" {  } { { "double_dabble.v" "comb_3" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4bit display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4 " "Elaborating entity \"sum4bit\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4\"" {  } { { "double_dabble.v" "comb_4" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4\|sum:somador1 " "Elaborating entity \"sum\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|sum4bit:comb_4\|sum:somador1\"" {  } { { "sum4bit.v" "somador1" { Text "E:/pbl real/PBL CD - PROBLEMA 3/sum4bit.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 display_decimal:display_estoque\|double_dabble:db001\|mux2x1:comb_5 " "Elaborating entity \"mux2x1\" for hierarchy \"display_decimal:display_estoque\|double_dabble:db001\|mux2x1:comb_5\"" {  } { { "double_dabble.v" "comb_5" { Text "E:/pbl real/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_decimal display_decimal:display_estoque\|decoder_decimal:comb_3 " "Elaborating entity \"decoder_decimal\" for hierarchy \"display_decimal:display_estoque\|decoder_decimal:comb_3\"" {  } { { "display_decimal.v" "comb_3" { Text "E:/pbl real/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535390111 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764535395368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764535398473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/pbl real/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg " "Generated suppressed messages file E:/pbl real/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535399141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764535403340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764535403340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764535405108 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764535405108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764535405108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764535405108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764535406898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 30 17:43:26 2025 " "Processing ended: Sun Nov 30 17:43:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764535406898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764535406898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764535406898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764535406898 ""}
