#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023e5b80cbb0 .scope module, "bit_32_adder_tb" "bit_32_adder_tb" 2 4;
 .timescale -9 -12;
v0000023e5b86f810_0 .var "a", 31 0;
v0000023e5b86ea50_0 .var "b", 31 0;
v0000023e5b86fc70_0 .net "cout", 31 0, L_0000023e5b8c0fa0;  1 drivers
S_0000023e5b7b73d0 .scope module, "uut" "bit_32_adder" 2 7, 3 22 0, S_0000023e5b80cbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "cout";
v0000023e5b86f270_0 .net "a", 31 0, v0000023e5b86f810_0;  1 drivers
v0000023e5b86f130_0 .net "b", 31 0, v0000023e5b86ea50_0;  1 drivers
v0000023e5b86f6d0_0 .net "cout", 31 0, L_0000023e5b8c0fa0;  alias, 1 drivers
v0000023e5b86f310_0 .net "crr", 32 0, L_0000023e5b8c1e00;  1 drivers
L_0000023e5b86fa90 .part v0000023e5b86f810_0, 0, 1;
L_0000023e5b86fb30 .part v0000023e5b86ea50_0, 0, 1;
L_0000023e5b86f3b0 .part L_0000023e5b8c1e00, 0, 1;
L_0000023e5b86f450 .part v0000023e5b86f810_0, 1, 1;
L_0000023e5b86fdb0 .part v0000023e5b86ea50_0, 1, 1;
L_0000023e5b86fbd0 .part L_0000023e5b8c1e00, 1, 1;
L_0000023e5b86f8b0 .part v0000023e5b86f810_0, 2, 1;
L_0000023e5b86e9b0 .part v0000023e5b86ea50_0, 2, 1;
L_0000023e5b86fef0 .part L_0000023e5b8c1e00, 2, 1;
L_0000023e5b86fd10 .part v0000023e5b86f810_0, 3, 1;
L_0000023e5b86ff90 .part v0000023e5b86ea50_0, 3, 1;
L_0000023e5b86ed70 .part L_0000023e5b8c1e00, 3, 1;
L_0000023e5b86eaf0 .part v0000023e5b86f810_0, 4, 1;
L_0000023e5b86e910 .part v0000023e5b86ea50_0, 4, 1;
L_0000023e5b86ee10 .part L_0000023e5b8c1e00, 4, 1;
L_0000023e5b86eeb0 .part v0000023e5b86f810_0, 5, 1;
L_0000023e5b86ef50 .part v0000023e5b86ea50_0, 5, 1;
L_0000023e5b86eff0 .part L_0000023e5b8c1e00, 5, 1;
L_0000023e5b8bf2e0 .part v0000023e5b86f810_0, 6, 1;
L_0000023e5b8be7a0 .part v0000023e5b86ea50_0, 6, 1;
L_0000023e5b8bec00 .part L_0000023e5b8c1e00, 6, 1;
L_0000023e5b8bfec0 .part v0000023e5b86f810_0, 7, 1;
L_0000023e5b8bed40 .part v0000023e5b86ea50_0, 7, 1;
L_0000023e5b8bef20 .part L_0000023e5b8c1e00, 7, 1;
L_0000023e5b8c0140 .part v0000023e5b86f810_0, 8, 1;
L_0000023e5b8bf1a0 .part v0000023e5b86ea50_0, 8, 1;
L_0000023e5b8be700 .part L_0000023e5b8c1e00, 8, 1;
L_0000023e5b8bfce0 .part v0000023e5b86f810_0, 9, 1;
L_0000023e5b8bf6a0 .part v0000023e5b86ea50_0, 9, 1;
L_0000023e5b8c03c0 .part L_0000023e5b8c1e00, 9, 1;
L_0000023e5b8bf060 .part v0000023e5b86f810_0, 10, 1;
L_0000023e5b8bede0 .part v0000023e5b86ea50_0, 10, 1;
L_0000023e5b8bfa60 .part L_0000023e5b8c1e00, 10, 1;
L_0000023e5b8c0460 .part v0000023e5b86f810_0, 11, 1;
L_0000023e5b8bee80 .part v0000023e5b86ea50_0, 11, 1;
L_0000023e5b8be3e0 .part L_0000023e5b8c1e00, 11, 1;
L_0000023e5b8bf740 .part v0000023e5b86f810_0, 12, 1;
L_0000023e5b8bfd80 .part v0000023e5b86ea50_0, 12, 1;
L_0000023e5b8c05a0 .part L_0000023e5b8c1e00, 12, 1;
L_0000023e5b8be200 .part v0000023e5b86f810_0, 13, 1;
L_0000023e5b8beca0 .part v0000023e5b86ea50_0, 13, 1;
L_0000023e5b8bfe20 .part L_0000023e5b8c1e00, 13, 1;
L_0000023e5b8be480 .part v0000023e5b86f810_0, 14, 1;
L_0000023e5b8bff60 .part v0000023e5b86ea50_0, 14, 1;
L_0000023e5b8bf4c0 .part L_0000023e5b8c1e00, 14, 1;
L_0000023e5b8be2a0 .part v0000023e5b86f810_0, 15, 1;
L_0000023e5b8bf100 .part v0000023e5b86ea50_0, 15, 1;
L_0000023e5b8c0640 .part L_0000023e5b8c1e00, 15, 1;
L_0000023e5b8c0000 .part v0000023e5b86f810_0, 16, 1;
L_0000023e5b8be840 .part v0000023e5b86ea50_0, 16, 1;
L_0000023e5b8bf240 .part L_0000023e5b8c1e00, 16, 1;
L_0000023e5b8bf380 .part v0000023e5b86f810_0, 17, 1;
L_0000023e5b8be660 .part v0000023e5b86ea50_0, 17, 1;
L_0000023e5b8befc0 .part L_0000023e5b8c1e00, 17, 1;
L_0000023e5b8c06e0 .part v0000023e5b86f810_0, 18, 1;
L_0000023e5b8c00a0 .part v0000023e5b86ea50_0, 18, 1;
L_0000023e5b8c0780 .part L_0000023e5b8c1e00, 18, 1;
L_0000023e5b8bf560 .part v0000023e5b86f810_0, 19, 1;
L_0000023e5b8bfc40 .part v0000023e5b86ea50_0, 19, 1;
L_0000023e5b8c01e0 .part L_0000023e5b8c1e00, 19, 1;
L_0000023e5b8bf880 .part v0000023e5b86f810_0, 20, 1;
L_0000023e5b8bf420 .part v0000023e5b86ea50_0, 20, 1;
L_0000023e5b8bf600 .part L_0000023e5b8c1e00, 20, 1;
L_0000023e5b8be980 .part v0000023e5b86f810_0, 21, 1;
L_0000023e5b8c0820 .part v0000023e5b86ea50_0, 21, 1;
L_0000023e5b8bf7e0 .part L_0000023e5b8c1e00, 21, 1;
L_0000023e5b8bf920 .part v0000023e5b86f810_0, 22, 1;
L_0000023e5b8bf9c0 .part v0000023e5b86ea50_0, 22, 1;
L_0000023e5b8c0500 .part L_0000023e5b8c1e00, 22, 1;
L_0000023e5b8bfb00 .part v0000023e5b86f810_0, 23, 1;
L_0000023e5b8bfba0 .part v0000023e5b86ea50_0, 23, 1;
L_0000023e5b8c0280 .part L_0000023e5b8c1e00, 23, 1;
L_0000023e5b8c08c0 .part v0000023e5b86f810_0, 24, 1;
L_0000023e5b8c0320 .part v0000023e5b86ea50_0, 24, 1;
L_0000023e5b8be8e0 .part L_0000023e5b8c1e00, 24, 1;
L_0000023e5b8be160 .part v0000023e5b86f810_0, 25, 1;
L_0000023e5b8be340 .part v0000023e5b86ea50_0, 25, 1;
L_0000023e5b8bea20 .part L_0000023e5b8c1e00, 25, 1;
L_0000023e5b8be520 .part v0000023e5b86f810_0, 26, 1;
L_0000023e5b8be5c0 .part v0000023e5b86ea50_0, 26, 1;
L_0000023e5b8beac0 .part L_0000023e5b8c1e00, 26, 1;
L_0000023e5b8beb60 .part v0000023e5b86f810_0, 27, 1;
L_0000023e5b8c0f00 .part v0000023e5b86ea50_0, 27, 1;
L_0000023e5b8c0be0 .part L_0000023e5b8c1e00, 27, 1;
L_0000023e5b8c0c80 .part v0000023e5b86f810_0, 28, 1;
L_0000023e5b8c17c0 .part v0000023e5b86ea50_0, 28, 1;
L_0000023e5b8c1040 .part L_0000023e5b8c1e00, 28, 1;
L_0000023e5b8c14a0 .part v0000023e5b86f810_0, 29, 1;
L_0000023e5b8c0a00 .part v0000023e5b86ea50_0, 29, 1;
L_0000023e5b8c1c20 .part L_0000023e5b8c1e00, 29, 1;
L_0000023e5b8c0e60 .part v0000023e5b86f810_0, 30, 1;
L_0000023e5b8c1ae0 .part v0000023e5b86ea50_0, 30, 1;
L_0000023e5b8c12c0 .part L_0000023e5b8c1e00, 30, 1;
L_0000023e5b8c1860 .part v0000023e5b86f810_0, 31, 1;
L_0000023e5b8c1680 .part v0000023e5b86ea50_0, 31, 1;
L_0000023e5b8c19a0 .part L_0000023e5b8c1e00, 31, 1;
LS_0000023e5b8c0fa0_0_0 .concat8 [ 1 1 1 1], L_0000023e5b807d40, L_0000023e5b807a30, L_0000023e5b807e90, L_0000023e5b8075d0;
LS_0000023e5b8c0fa0_0_4 .concat8 [ 1 1 1 1], L_0000023e5b8076b0, L_0000023e5b807640, L_0000023e5b85e2c0, L_0000023e5b85dca0;
LS_0000023e5b8c0fa0_0_8 .concat8 [ 1 1 1 1], L_0000023e5b85d8b0, L_0000023e5b85df40, L_0000023e5b85e250, L_0000023e5b85e560;
LS_0000023e5b8c0fa0_0_12 .concat8 [ 1 1 1 1], L_0000023e5b85e3a0, L_0000023e5b8c2be0, L_0000023e5b8c2f60, L_0000023e5b8c3040;
LS_0000023e5b8c0fa0_0_16 .concat8 [ 1 1 1 1], L_0000023e5b8c2470, L_0000023e5b8c2320, L_0000023e5b8c2400, L_0000023e5b8c2940;
LS_0000023e5b8c0fa0_0_20 .concat8 [ 1 1 1 1], L_0000023e5b8c64a0, L_0000023e5b8c5e80, L_0000023e5b8c5780, L_0000023e5b8c5f60;
LS_0000023e5b8c0fa0_0_24 .concat8 [ 1 1 1 1], L_0000023e5b8c6580, L_0000023e5b8c60b0, L_0000023e5b8c5da0, L_0000023e5b8c97f0;
LS_0000023e5b8c0fa0_0_28 .concat8 [ 1 1 1 1], L_0000023e5b8c9630, L_0000023e5b8c9470, L_0000023e5b8c95c0, L_0000023e5b8c9320;
LS_0000023e5b8c0fa0_1_0 .concat8 [ 4 4 4 4], LS_0000023e5b8c0fa0_0_0, LS_0000023e5b8c0fa0_0_4, LS_0000023e5b8c0fa0_0_8, LS_0000023e5b8c0fa0_0_12;
LS_0000023e5b8c0fa0_1_4 .concat8 [ 4 4 4 4], LS_0000023e5b8c0fa0_0_16, LS_0000023e5b8c0fa0_0_20, LS_0000023e5b8c0fa0_0_24, LS_0000023e5b8c0fa0_0_28;
L_0000023e5b8c0fa0 .concat8 [ 16 16 0 0], LS_0000023e5b8c0fa0_1_0, LS_0000023e5b8c0fa0_1_4;
L_0000023e5b8740e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
LS_0000023e5b8c1e00_0_0 .concat8 [ 1 1 1 1], L_0000023e5b8740e8, L_0000023e5b807db0, L_0000023e5b807800, L_0000023e5b807870;
LS_0000023e5b8c1e00_0_4 .concat8 [ 1 1 1 1], L_0000023e5b8080c0, L_0000023e5b807720, L_0000023e5b807480, L_0000023e5b85dd80;
LS_0000023e5b8c1e00_0_8 .concat8 [ 1 1 1 1], L_0000023e5b85de60, L_0000023e5b85db50, L_0000023e5b85e1e0, L_0000023e5b85e4f0;
LS_0000023e5b8c1e00_0_12 .concat8 [ 1 1 1 1], L_0000023e5b85da00, L_0000023e5b85dc30, L_0000023e5b8c2cc0, L_0000023e5b8c21d0;
LS_0000023e5b8c1e00_0_16 .concat8 [ 1 1 1 1], L_0000023e5b8c2a90, L_0000023e5b8c2240, L_0000023e5b8c2390, L_0000023e5b8c28d0;
LS_0000023e5b8c1e00_0_20 .concat8 [ 1 1 1 1], L_0000023e5b8c2e80, L_0000023e5b8c6120, L_0000023e5b8c5a20, L_0000023e5b8c6270;
LS_0000023e5b8c1e00_0_24 .concat8 [ 1 1 1 1], L_0000023e5b8c6350, L_0000023e5b8c58d0, L_0000023e5b8c5cc0, L_0000023e5b8c6040;
LS_0000023e5b8c1e00_0_28 .concat8 [ 1 1 1 1], L_0000023e5b8c90f0, L_0000023e5b8c9a90, L_0000023e5b8c9400, L_0000023e5b8c8d70;
LS_0000023e5b8c1e00_0_32 .concat8 [ 1 0 0 0], L_0000023e5b8c98d0;
LS_0000023e5b8c1e00_1_0 .concat8 [ 4 4 4 4], LS_0000023e5b8c1e00_0_0, LS_0000023e5b8c1e00_0_4, LS_0000023e5b8c1e00_0_8, LS_0000023e5b8c1e00_0_12;
LS_0000023e5b8c1e00_1_4 .concat8 [ 4 4 4 4], LS_0000023e5b8c1e00_0_16, LS_0000023e5b8c1e00_0_20, LS_0000023e5b8c1e00_0_24, LS_0000023e5b8c1e00_0_28;
LS_0000023e5b8c1e00_1_8 .concat8 [ 1 0 0 0], LS_0000023e5b8c1e00_0_32;
L_0000023e5b8c1e00 .concat8 [ 16 16 1 0], LS_0000023e5b8c1e00_1_0, LS_0000023e5b8c1e00_1_4, LS_0000023e5b8c1e00_1_8;
S_0000023e5b7a8ff0 .scope generate, "temp[0]" "temp[0]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0a00 .param/l "i" 0 3 29, +C4<00>;
S_0000023e5b7a9180 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b7a8ff0;
 .timescale -9 -12;
v0000023e5b804090_0 .net/2s *"_ivl_0", 0 0, L_0000023e5b8740e8;  1 drivers
S_0000023e5b7a64e0 .scope module, "uut" "full_adder" 3 36, 4 1 0, S_0000023e5b7a9180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b807d40 .functor XOR 1, L_0000023e5b86fa90, L_0000023e5b86fb30, L_0000023e5b86f3b0, C4<0>;
L_0000023e5b8079c0 .functor AND 1, L_0000023e5b86fa90, L_0000023e5b86fb30, C4<1>, C4<1>;
L_0000023e5b807b10 .functor AND 1, L_0000023e5b86fa90, L_0000023e5b86f3b0, C4<1>, C4<1>;
L_0000023e5b807c60 .functor AND 1, L_0000023e5b86f3b0, L_0000023e5b86fb30, C4<1>, C4<1>;
L_0000023e5b807db0 .functor OR 1, L_0000023e5b8079c0, L_0000023e5b807b10, L_0000023e5b807c60, C4<0>;
v0000023e5b804f90_0 .net "a", 0 0, L_0000023e5b86fa90;  1 drivers
v0000023e5b803910_0 .net "b", 0 0, L_0000023e5b86fb30;  1 drivers
v0000023e5b804450_0 .net "cin", 0 0, L_0000023e5b86f3b0;  1 drivers
v0000023e5b803b90_0 .net "cout", 0 0, L_0000023e5b807d40;  1 drivers
v0000023e5b803a50_0 .net "crr", 0 0, L_0000023e5b807db0;  1 drivers
v0000023e5b804b30_0 .net "temp1", 0 0, L_0000023e5b8079c0;  1 drivers
v0000023e5b8041d0_0 .net "temp2", 0 0, L_0000023e5b807b10;  1 drivers
v0000023e5b804590_0 .net "temp3", 0 0, L_0000023e5b807c60;  1 drivers
S_0000023e5b7a6670 .scope generate, "temp[1]" "temp[1]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0000 .param/l "i" 0 3 29, +C4<01>;
S_0000023e5b853a40 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b7a6670;
 .timescale -9 -12;
S_0000023e5b853bd0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b853a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b807a30 .functor XOR 1, L_0000023e5b86f450, L_0000023e5b86fdb0, L_0000023e5b86fbd0, C4<0>;
L_0000023e5b807aa0 .functor AND 1, L_0000023e5b86f450, L_0000023e5b86fdb0, C4<1>, C4<1>;
L_0000023e5b8074f0 .functor AND 1, L_0000023e5b86f450, L_0000023e5b86fbd0, C4<1>, C4<1>;
L_0000023e5b807560 .functor AND 1, L_0000023e5b86fbd0, L_0000023e5b86fdb0, C4<1>, C4<1>;
L_0000023e5b807800 .functor OR 1, L_0000023e5b807aa0, L_0000023e5b8074f0, L_0000023e5b807560, C4<0>;
v0000023e5b804810_0 .net "a", 0 0, L_0000023e5b86f450;  1 drivers
v0000023e5b804c70_0 .net "b", 0 0, L_0000023e5b86fdb0;  1 drivers
v0000023e5b8048b0_0 .net "cin", 0 0, L_0000023e5b86fbd0;  1 drivers
v0000023e5b803e10_0 .net "cout", 0 0, L_0000023e5b807a30;  1 drivers
v0000023e5b804630_0 .net "crr", 0 0, L_0000023e5b807800;  1 drivers
v0000023e5b803c30_0 .net "temp1", 0 0, L_0000023e5b807aa0;  1 drivers
v0000023e5b805030_0 .net "temp2", 0 0, L_0000023e5b8074f0;  1 drivers
v0000023e5b8050d0_0 .net "temp3", 0 0, L_0000023e5b807560;  1 drivers
S_0000023e5b853d60 .scope generate, "temp[2]" "temp[2]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0700 .param/l "i" 0 3 29, +C4<010>;
S_0000023e5b7fbdc0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b853d60;
 .timescale -9 -12;
S_0000023e5b7fbf50 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b7fbdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b807e90 .functor XOR 1, L_0000023e5b86f8b0, L_0000023e5b86e9b0, L_0000023e5b86fef0, C4<0>;
L_0000023e5b807f00 .functor AND 1, L_0000023e5b86f8b0, L_0000023e5b86e9b0, C4<1>, C4<1>;
L_0000023e5b807f70 .functor AND 1, L_0000023e5b86f8b0, L_0000023e5b86fef0, C4<1>, C4<1>;
L_0000023e5b807b80 .functor AND 1, L_0000023e5b86fef0, L_0000023e5b86e9b0, C4<1>, C4<1>;
L_0000023e5b807870 .functor OR 1, L_0000023e5b807f00, L_0000023e5b807f70, L_0000023e5b807b80, C4<0>;
v0000023e5b804d10_0 .net "a", 0 0, L_0000023e5b86f8b0;  1 drivers
v0000023e5b8049f0_0 .net "b", 0 0, L_0000023e5b86e9b0;  1 drivers
v0000023e5b803230_0 .net "cin", 0 0, L_0000023e5b86fef0;  1 drivers
v0000023e5b8032d0_0 .net "cout", 0 0, L_0000023e5b807e90;  1 drivers
v0000023e5b803370_0 .net "crr", 0 0, L_0000023e5b807870;  1 drivers
v0000023e5b803410_0 .net "temp1", 0 0, L_0000023e5b807f00;  1 drivers
v0000023e5b803af0_0 .net "temp2", 0 0, L_0000023e5b807f70;  1 drivers
v0000023e5b803eb0_0 .net "temp3", 0 0, L_0000023e5b807b80;  1 drivers
S_0000023e5b7fc0e0 .scope generate, "temp[3]" "temp[3]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0600 .param/l "i" 0 3 29, +C4<011>;
S_0000023e5b7fc270 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b7fc0e0;
 .timescale -9 -12;
S_0000023e5b7fc400 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b7fc270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8075d0 .functor XOR 1, L_0000023e5b86fd10, L_0000023e5b86ff90, L_0000023e5b86ed70, C4<0>;
L_0000023e5b8078e0 .functor AND 1, L_0000023e5b86fd10, L_0000023e5b86ff90, C4<1>, C4<1>;
L_0000023e5b807950 .functor AND 1, L_0000023e5b86fd10, L_0000023e5b86ed70, C4<1>, C4<1>;
L_0000023e5b807bf0 .functor AND 1, L_0000023e5b86ed70, L_0000023e5b86ff90, C4<1>, C4<1>;
L_0000023e5b8080c0 .functor OR 1, L_0000023e5b8078e0, L_0000023e5b807950, L_0000023e5b807bf0, C4<0>;
v0000023e5b8034b0_0 .net "a", 0 0, L_0000023e5b86fd10;  1 drivers
v0000023e5b7df2a0_0 .net "b", 0 0, L_0000023e5b86ff90;  1 drivers
v0000023e5b7dfde0_0 .net "cin", 0 0, L_0000023e5b86ed70;  1 drivers
v0000023e5b7df340_0 .net "cout", 0 0, L_0000023e5b8075d0;  1 drivers
v0000023e5b7e04c0_0 .net "crr", 0 0, L_0000023e5b8080c0;  1 drivers
v0000023e5b7df520_0 .net "temp1", 0 0, L_0000023e5b8078e0;  1 drivers
v0000023e5b7e0880_0 .net "temp2", 0 0, L_0000023e5b807950;  1 drivers
v0000023e5b7dff20_0 .net "temp3", 0 0, L_0000023e5b807bf0;  1 drivers
S_0000023e5b853ef0 .scope generate, "temp[4]" "temp[4]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0a40 .param/l "i" 0 3 29, +C4<0100>;
S_0000023e5b854080 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b853ef0;
 .timescale -9 -12;
S_0000023e5b854210 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b854080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8076b0 .functor XOR 1, L_0000023e5b86eaf0, L_0000023e5b86e910, L_0000023e5b86ee10, C4<0>;
L_0000023e5b808130 .functor AND 1, L_0000023e5b86eaf0, L_0000023e5b86e910, C4<1>, C4<1>;
L_0000023e5b807250 .functor AND 1, L_0000023e5b86eaf0, L_0000023e5b86ee10, C4<1>, C4<1>;
L_0000023e5b807330 .functor AND 1, L_0000023e5b86ee10, L_0000023e5b86e910, C4<1>, C4<1>;
L_0000023e5b807720 .functor OR 1, L_0000023e5b808130, L_0000023e5b807250, L_0000023e5b807330, C4<0>;
v0000023e5b7e0740_0 .net "a", 0 0, L_0000023e5b86eaf0;  1 drivers
v0000023e5b7e0d80_0 .net "b", 0 0, L_0000023e5b86e910;  1 drivers
v0000023e5b7e0e20_0 .net "cin", 0 0, L_0000023e5b86ee10;  1 drivers
v0000023e5b7e79c0_0 .net "cout", 0 0, L_0000023e5b8076b0;  1 drivers
v0000023e5b7e7ba0_0 .net "crr", 0 0, L_0000023e5b807720;  1 drivers
v0000023e5b7e7f60_0 .net "temp1", 0 0, L_0000023e5b808130;  1 drivers
v0000023e5b7e8e60_0 .net "temp2", 0 0, L_0000023e5b807250;  1 drivers
v0000023e5b7e8780_0 .net "temp3", 0 0, L_0000023e5b807330;  1 drivers
S_0000023e5b854710 .scope generate, "temp[5]" "temp[5]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0040 .param/l "i" 0 3 29, +C4<0101>;
S_0000023e5b8543f0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b854710;
 .timescale -9 -12;
S_0000023e5b855070 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b8543f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b807640 .functor XOR 1, L_0000023e5b86eeb0, L_0000023e5b86ef50, L_0000023e5b86eff0, C4<0>;
L_0000023e5b807fe0 .functor AND 1, L_0000023e5b86eeb0, L_0000023e5b86ef50, C4<1>, C4<1>;
L_0000023e5b8073a0 .functor AND 1, L_0000023e5b86eeb0, L_0000023e5b86eff0, C4<1>, C4<1>;
L_0000023e5b807410 .functor AND 1, L_0000023e5b86eff0, L_0000023e5b86ef50, C4<1>, C4<1>;
L_0000023e5b807480 .functor OR 1, L_0000023e5b807fe0, L_0000023e5b8073a0, L_0000023e5b807410, C4<0>;
v0000023e5b7e7ce0_0 .net "a", 0 0, L_0000023e5b86eeb0;  1 drivers
v0000023e5b7e71a0_0 .net "b", 0 0, L_0000023e5b86ef50;  1 drivers
v0000023e5b7e7420_0 .net "cin", 0 0, L_0000023e5b86eff0;  1 drivers
v0000023e5b7e7d80_0 .net "cout", 0 0, L_0000023e5b807640;  1 drivers
v0000023e5b7e7e20_0 .net "crr", 0 0, L_0000023e5b807480;  1 drivers
v0000023e5b7f2f00_0 .net "temp1", 0 0, L_0000023e5b807fe0;  1 drivers
v0000023e5b7f3040_0 .net "temp2", 0 0, L_0000023e5b8073a0;  1 drivers
v0000023e5b7f1e20_0 .net "temp3", 0 0, L_0000023e5b807410;  1 drivers
S_0000023e5b854580 .scope generate, "temp[6]" "temp[6]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0b00 .param/l "i" 0 3 29, +C4<0110>;
S_0000023e5b855200 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b854580;
 .timescale -9 -12;
S_0000023e5b8548a0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b855200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85e2c0 .functor XOR 1, L_0000023e5b8bf2e0, L_0000023e5b8be7a0, L_0000023e5b8bec00, C4<0>;
L_0000023e5b85e5d0 .functor AND 1, L_0000023e5b8bf2e0, L_0000023e5b8be7a0, C4<1>, C4<1>;
L_0000023e5b85e640 .functor AND 1, L_0000023e5b8bf2e0, L_0000023e5b8bec00, C4<1>, C4<1>;
L_0000023e5b85e6b0 .functor AND 1, L_0000023e5b8bec00, L_0000023e5b8be7a0, C4<1>, C4<1>;
L_0000023e5b85dd80 .functor OR 1, L_0000023e5b85e5d0, L_0000023e5b85e640, L_0000023e5b85e6b0, C4<0>;
v0000023e5b7f3180_0 .net "a", 0 0, L_0000023e5b8bf2e0;  1 drivers
v0000023e5b7f20a0_0 .net "b", 0 0, L_0000023e5b8be7a0;  1 drivers
v0000023e5b7f2460_0 .net "cin", 0 0, L_0000023e5b8bec00;  1 drivers
v0000023e5b7f2780_0 .net "cout", 0 0, L_0000023e5b85e2c0;  1 drivers
v0000023e5b7f2320_0 .net "crr", 0 0, L_0000023e5b85dd80;  1 drivers
v0000023e5b7f3540_0 .net "temp1", 0 0, L_0000023e5b85e5d0;  1 drivers
v0000023e5b7f3900_0 .net "temp2", 0 0, L_0000023e5b85e640;  1 drivers
v0000023e5b7f6660_0 .net "temp3", 0 0, L_0000023e5b85e6b0;  1 drivers
S_0000023e5b854a30 .scope generate, "temp[7]" "temp[7]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0b80 .param/l "i" 0 3 29, +C4<0111>;
S_0000023e5b854bc0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b854a30;
 .timescale -9 -12;
S_0000023e5b854d50 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b854bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85dca0 .functor XOR 1, L_0000023e5b8bfec0, L_0000023e5b8bed40, L_0000023e5b8bef20, C4<0>;
L_0000023e5b85e090 .functor AND 1, L_0000023e5b8bfec0, L_0000023e5b8bed40, C4<1>, C4<1>;
L_0000023e5b85ddf0 .functor AND 1, L_0000023e5b8bfec0, L_0000023e5b8bef20, C4<1>, C4<1>;
L_0000023e5b85e720 .functor AND 1, L_0000023e5b8bef20, L_0000023e5b8bed40, C4<1>, C4<1>;
L_0000023e5b85de60 .functor OR 1, L_0000023e5b85e090, L_0000023e5b85ddf0, L_0000023e5b85e720, C4<0>;
v0000023e5b7f6b60_0 .net "a", 0 0, L_0000023e5b8bfec0;  1 drivers
v0000023e5b7f7240_0 .net "b", 0 0, L_0000023e5b8bed40;  1 drivers
v0000023e5b7f6f20_0 .net "cin", 0 0, L_0000023e5b8bef20;  1 drivers
v0000023e5b7f7380_0 .net "cout", 0 0, L_0000023e5b85dca0;  1 drivers
v0000023e5b7f7420_0 .net "crr", 0 0, L_0000023e5b85de60;  1 drivers
v0000023e5b7f7740_0 .net "temp1", 0 0, L_0000023e5b85e090;  1 drivers
v0000023e5b7f7ba0_0 .net "temp2", 0 0, L_0000023e5b85ddf0;  1 drivers
v0000023e5b7f7a60_0 .net "temp3", 0 0, L_0000023e5b85e720;  1 drivers
S_0000023e5b854ee0 .scope generate, "temp[8]" "temp[8]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0c40 .param/l "i" 0 3 29, +C4<01000>;
S_0000023e5b858090 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b854ee0;
 .timescale -9 -12;
S_0000023e5b858860 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b858090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85d8b0 .functor XOR 1, L_0000023e5b8c0140, L_0000023e5b8bf1a0, L_0000023e5b8be700, C4<0>;
L_0000023e5b85d840 .functor AND 1, L_0000023e5b8c0140, L_0000023e5b8bf1a0, C4<1>, C4<1>;
L_0000023e5b85e100 .functor AND 1, L_0000023e5b8c0140, L_0000023e5b8be700, C4<1>, C4<1>;
L_0000023e5b85ded0 .functor AND 1, L_0000023e5b8be700, L_0000023e5b8bf1a0, C4<1>, C4<1>;
L_0000023e5b85db50 .functor OR 1, L_0000023e5b85d840, L_0000023e5b85e100, L_0000023e5b85ded0, C4<0>;
v0000023e5b7f7b00_0 .net "a", 0 0, L_0000023e5b8c0140;  1 drivers
v0000023e5b800b40_0 .net "b", 0 0, L_0000023e5b8bf1a0;  1 drivers
v0000023e5b800000_0 .net "cin", 0 0, L_0000023e5b8be700;  1 drivers
v0000023e5b7ffec0_0 .net "cout", 0 0, L_0000023e5b85d8b0;  1 drivers
v0000023e5b800460_0 .net "crr", 0 0, L_0000023e5b85db50;  1 drivers
v0000023e5b800c80_0 .net "temp1", 0 0, L_0000023e5b85d840;  1 drivers
v0000023e5b801040_0 .net "temp2", 0 0, L_0000023e5b85e100;  1 drivers
v0000023e5b800d20_0 .net "temp3", 0 0, L_0000023e5b85ded0;  1 drivers
S_0000023e5b858220 .scope generate, "temp[9]" "temp[9]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0c80 .param/l "i" 0 3 29, +C4<01001>;
S_0000023e5b8575a0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b858220;
 .timescale -9 -12;
S_0000023e5b8589f0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b8575a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85df40 .functor XOR 1, L_0000023e5b8bfce0, L_0000023e5b8bf6a0, L_0000023e5b8c03c0, C4<0>;
L_0000023e5b85d920 .functor AND 1, L_0000023e5b8bfce0, L_0000023e5b8bf6a0, C4<1>, C4<1>;
L_0000023e5b85dfb0 .functor AND 1, L_0000023e5b8bfce0, L_0000023e5b8c03c0, C4<1>, C4<1>;
L_0000023e5b85e020 .functor AND 1, L_0000023e5b8c03c0, L_0000023e5b8bf6a0, C4<1>, C4<1>;
L_0000023e5b85e1e0 .functor OR 1, L_0000023e5b85d920, L_0000023e5b85dfb0, L_0000023e5b85e020, C4<0>;
v0000023e5b8014a0_0 .net "a", 0 0, L_0000023e5b8bfce0;  1 drivers
v0000023e5b7ff6a0_0 .net "b", 0 0, L_0000023e5b8bf6a0;  1 drivers
v0000023e5b7ff9c0_0 .net "cin", 0 0, L_0000023e5b8c03c0;  1 drivers
v0000023e5b7de700_0 .net "cout", 0 0, L_0000023e5b85df40;  1 drivers
v0000023e5b7dd9e0_0 .net "crr", 0 0, L_0000023e5b85e1e0;  1 drivers
v0000023e5b7de020_0 .net "temp1", 0 0, L_0000023e5b85d920;  1 drivers
v0000023e5b7dda80_0 .net "temp2", 0 0, L_0000023e5b85dfb0;  1 drivers
v0000023e5b7de0c0_0 .net "temp3", 0 0, L_0000023e5b85e020;  1 drivers
S_0000023e5b857f00 .scope generate, "temp[10]" "temp[10]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0640 .param/l "i" 0 3 29, +C4<01010>;
S_0000023e5b8591c0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b857f00;
 .timescale -9 -12;
S_0000023e5b8583b0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b8591c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85e250 .functor XOR 1, L_0000023e5b8bf060, L_0000023e5b8bede0, L_0000023e5b8bfa60, C4<0>;
L_0000023e5b85e330 .functor AND 1, L_0000023e5b8bf060, L_0000023e5b8bede0, C4<1>, C4<1>;
L_0000023e5b85dd10 .functor AND 1, L_0000023e5b8bf060, L_0000023e5b8bfa60, C4<1>, C4<1>;
L_0000023e5b85d990 .functor AND 1, L_0000023e5b8bfa60, L_0000023e5b8bede0, C4<1>, C4<1>;
L_0000023e5b85e4f0 .functor OR 1, L_0000023e5b85e330, L_0000023e5b85dd10, L_0000023e5b85d990, C4<0>;
v0000023e5b7de160_0 .net "a", 0 0, L_0000023e5b8bf060;  1 drivers
v0000023e5b859ce0_0 .net "b", 0 0, L_0000023e5b8bede0;  1 drivers
v0000023e5b85a000_0 .net "cin", 0 0, L_0000023e5b8bfa60;  1 drivers
v0000023e5b85af00_0 .net "cout", 0 0, L_0000023e5b85e250;  1 drivers
v0000023e5b85a500_0 .net "crr", 0 0, L_0000023e5b85e4f0;  1 drivers
v0000023e5b85afa0_0 .net "temp1", 0 0, L_0000023e5b85e330;  1 drivers
v0000023e5b85a140_0 .net "temp2", 0 0, L_0000023e5b85dd10;  1 drivers
v0000023e5b85aa00_0 .net "temp3", 0 0, L_0000023e5b85d990;  1 drivers
S_0000023e5b8586d0 .scope generate, "temp[11]" "temp[11]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0080 .param/l "i" 0 3 29, +C4<01011>;
S_0000023e5b858b80 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b8586d0;
 .timescale -9 -12;
S_0000023e5b858d10 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b858b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85e560 .functor XOR 1, L_0000023e5b8c0460, L_0000023e5b8bee80, L_0000023e5b8be3e0, C4<0>;
L_0000023e5b85e170 .functor AND 1, L_0000023e5b8c0460, L_0000023e5b8bee80, C4<1>, C4<1>;
L_0000023e5b85dae0 .functor AND 1, L_0000023e5b8c0460, L_0000023e5b8be3e0, C4<1>, C4<1>;
L_0000023e5b85e480 .functor AND 1, L_0000023e5b8be3e0, L_0000023e5b8bee80, C4<1>, C4<1>;
L_0000023e5b85da00 .functor OR 1, L_0000023e5b85e170, L_0000023e5b85dae0, L_0000023e5b85e480, C4<0>;
v0000023e5b859560_0 .net "a", 0 0, L_0000023e5b8c0460;  1 drivers
v0000023e5b85a5a0_0 .net "b", 0 0, L_0000023e5b8bee80;  1 drivers
v0000023e5b859d80_0 .net "cin", 0 0, L_0000023e5b8be3e0;  1 drivers
v0000023e5b859ec0_0 .net "cout", 0 0, L_0000023e5b85e560;  1 drivers
v0000023e5b859a60_0 .net "crr", 0 0, L_0000023e5b85da00;  1 drivers
v0000023e5b859c40_0 .net "temp1", 0 0, L_0000023e5b85e170;  1 drivers
v0000023e5b85a820_0 .net "temp2", 0 0, L_0000023e5b85dae0;  1 drivers
v0000023e5b85a8c0_0 .net "temp3", 0 0, L_0000023e5b85e480;  1 drivers
S_0000023e5b857be0 .scope generate, "temp[12]" "temp[12]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0cc0 .param/l "i" 0 3 29, +C4<01100>;
S_0000023e5b857730 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b857be0;
 .timescale -9 -12;
S_0000023e5b858540 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b857730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b85e3a0 .functor XOR 1, L_0000023e5b8bf740, L_0000023e5b8bfd80, L_0000023e5b8c05a0, C4<0>;
L_0000023e5b85dbc0 .functor AND 1, L_0000023e5b8bf740, L_0000023e5b8bfd80, C4<1>, C4<1>;
L_0000023e5b85e410 .functor AND 1, L_0000023e5b8bf740, L_0000023e5b8c05a0, C4<1>, C4<1>;
L_0000023e5b85da70 .functor AND 1, L_0000023e5b8c05a0, L_0000023e5b8bfd80, C4<1>, C4<1>;
L_0000023e5b85dc30 .functor OR 1, L_0000023e5b85dbc0, L_0000023e5b85e410, L_0000023e5b85da70, C4<0>;
v0000023e5b85b040_0 .net "a", 0 0, L_0000023e5b8bf740;  1 drivers
v0000023e5b85a280_0 .net "b", 0 0, L_0000023e5b8bfd80;  1 drivers
v0000023e5b859600_0 .net "cin", 0 0, L_0000023e5b8c05a0;  1 drivers
v0000023e5b859920_0 .net "cout", 0 0, L_0000023e5b85e3a0;  1 drivers
v0000023e5b8599c0_0 .net "crr", 0 0, L_0000023e5b85dc30;  1 drivers
v0000023e5b85a6e0_0 .net "temp1", 0 0, L_0000023e5b85dbc0;  1 drivers
v0000023e5b85ac80_0 .net "temp2", 0 0, L_0000023e5b85e410;  1 drivers
v0000023e5b85a320_0 .net "temp3", 0 0, L_0000023e5b85da70;  1 drivers
S_0000023e5b858ea0 .scope generate, "temp[13]" "temp[13]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0280 .param/l "i" 0 3 29, +C4<01101>;
S_0000023e5b857410 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b858ea0;
 .timescale -9 -12;
S_0000023e5b859030 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b857410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c2be0 .functor XOR 1, L_0000023e5b8be200, L_0000023e5b8beca0, L_0000023e5b8bfe20, C4<0>;
L_0000023e5b8c22b0 .functor AND 1, L_0000023e5b8be200, L_0000023e5b8beca0, C4<1>, C4<1>;
L_0000023e5b8c2ef0 .functor AND 1, L_0000023e5b8be200, L_0000023e5b8bfe20, C4<1>, C4<1>;
L_0000023e5b8c26a0 .functor AND 1, L_0000023e5b8bfe20, L_0000023e5b8beca0, C4<1>, C4<1>;
L_0000023e5b8c2cc0 .functor OR 1, L_0000023e5b8c22b0, L_0000023e5b8c2ef0, L_0000023e5b8c26a0, C4<0>;
v0000023e5b8596a0_0 .net "a", 0 0, L_0000023e5b8be200;  1 drivers
v0000023e5b85a3c0_0 .net "b", 0 0, L_0000023e5b8beca0;  1 drivers
v0000023e5b859e20_0 .net "cin", 0 0, L_0000023e5b8bfe20;  1 drivers
v0000023e5b859880_0 .net "cout", 0 0, L_0000023e5b8c2be0;  1 drivers
v0000023e5b85a1e0_0 .net "crr", 0 0, L_0000023e5b8c2cc0;  1 drivers
v0000023e5b85a460_0 .net "temp1", 0 0, L_0000023e5b8c22b0;  1 drivers
v0000023e5b859f60_0 .net "temp2", 0 0, L_0000023e5b8c2ef0;  1 drivers
v0000023e5b85a640_0 .net "temp3", 0 0, L_0000023e5b8c26a0;  1 drivers
S_0000023e5b8578c0 .scope generate, "temp[14]" "temp[14]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0180 .param/l "i" 0 3 29, +C4<01110>;
S_0000023e5b857a50 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b8578c0;
 .timescale -9 -12;
S_0000023e5b857d70 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b857a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c2f60 .functor XOR 1, L_0000023e5b8be480, L_0000023e5b8bff60, L_0000023e5b8bf4c0, C4<0>;
L_0000023e5b8c2d30 .functor AND 1, L_0000023e5b8be480, L_0000023e5b8bff60, C4<1>, C4<1>;
L_0000023e5b8c2710 .functor AND 1, L_0000023e5b8be480, L_0000023e5b8bf4c0, C4<1>, C4<1>;
L_0000023e5b8c2fd0 .functor AND 1, L_0000023e5b8bf4c0, L_0000023e5b8bff60, C4<1>, C4<1>;
L_0000023e5b8c21d0 .functor OR 1, L_0000023e5b8c2d30, L_0000023e5b8c2710, L_0000023e5b8c2fd0, C4<0>;
v0000023e5b85b2c0_0 .net "a", 0 0, L_0000023e5b8be480;  1 drivers
v0000023e5b85a780_0 .net "b", 0 0, L_0000023e5b8bff60;  1 drivers
v0000023e5b85a960_0 .net "cin", 0 0, L_0000023e5b8bf4c0;  1 drivers
v0000023e5b85a0a0_0 .net "cout", 0 0, L_0000023e5b8c2f60;  1 drivers
v0000023e5b859740_0 .net "crr", 0 0, L_0000023e5b8c21d0;  1 drivers
v0000023e5b85aaa0_0 .net "temp1", 0 0, L_0000023e5b8c2d30;  1 drivers
v0000023e5b85ab40_0 .net "temp2", 0 0, L_0000023e5b8c2710;  1 drivers
v0000023e5b85abe0_0 .net "temp3", 0 0, L_0000023e5b8c2fd0;  1 drivers
S_0000023e5b85c0b0 .scope generate, "temp[15]" "temp[15]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0880 .param/l "i" 0 3 29, +C4<01111>;
S_0000023e5b85cec0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85c0b0;
 .timescale -9 -12;
S_0000023e5b85c240 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c3040 .functor XOR 1, L_0000023e5b8be2a0, L_0000023e5b8bf100, L_0000023e5b8c0640, C4<0>;
L_0000023e5b8c2160 .functor AND 1, L_0000023e5b8be2a0, L_0000023e5b8bf100, C4<1>, C4<1>;
L_0000023e5b8c2b70 .functor AND 1, L_0000023e5b8be2a0, L_0000023e5b8c0640, C4<1>, C4<1>;
L_0000023e5b8c2780 .functor AND 1, L_0000023e5b8c0640, L_0000023e5b8bf100, C4<1>, C4<1>;
L_0000023e5b8c2a90 .functor OR 1, L_0000023e5b8c2160, L_0000023e5b8c2b70, L_0000023e5b8c2780, C4<0>;
v0000023e5b859b00_0 .net "a", 0 0, L_0000023e5b8be2a0;  1 drivers
v0000023e5b85ae60_0 .net "b", 0 0, L_0000023e5b8bf100;  1 drivers
v0000023e5b85ad20_0 .net "cin", 0 0, L_0000023e5b8c0640;  1 drivers
v0000023e5b85b0e0_0 .net "cout", 0 0, L_0000023e5b8c3040;  1 drivers
v0000023e5b85b180_0 .net "crr", 0 0, L_0000023e5b8c2a90;  1 drivers
v0000023e5b85adc0_0 .net "temp1", 0 0, L_0000023e5b8c2160;  1 drivers
v0000023e5b85b220_0 .net "temp2", 0 0, L_0000023e5b8c2b70;  1 drivers
v0000023e5b859420_0 .net "temp3", 0 0, L_0000023e5b8c2780;  1 drivers
S_0000023e5b85d050 .scope generate, "temp[16]" "temp[16]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0480 .param/l "i" 0 3 29, +C4<010000>;
S_0000023e5b85ba70 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85d050;
 .timescale -9 -12;
S_0000023e5b85b750 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85ba70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c2470 .functor XOR 1, L_0000023e5b8c0000, L_0000023e5b8be840, L_0000023e5b8bf240, C4<0>;
L_0000023e5b8c27f0 .functor AND 1, L_0000023e5b8c0000, L_0000023e5b8be840, C4<1>, C4<1>;
L_0000023e5b8c2860 .functor AND 1, L_0000023e5b8c0000, L_0000023e5b8bf240, C4<1>, C4<1>;
L_0000023e5b8c2630 .functor AND 1, L_0000023e5b8bf240, L_0000023e5b8be840, C4<1>, C4<1>;
L_0000023e5b8c2240 .functor OR 1, L_0000023e5b8c27f0, L_0000023e5b8c2860, L_0000023e5b8c2630, C4<0>;
v0000023e5b8597e0_0 .net "a", 0 0, L_0000023e5b8c0000;  1 drivers
v0000023e5b859ba0_0 .net "b", 0 0, L_0000023e5b8be840;  1 drivers
v0000023e5b8594c0_0 .net "cin", 0 0, L_0000023e5b8bf240;  1 drivers
v0000023e5b869940_0 .net "cout", 0 0, L_0000023e5b8c2470;  1 drivers
v0000023e5b869080_0 .net "crr", 0 0, L_0000023e5b8c2240;  1 drivers
v0000023e5b869760_0 .net "temp1", 0 0, L_0000023e5b8c27f0;  1 drivers
v0000023e5b8699e0_0 .net "temp2", 0 0, L_0000023e5b8c2860;  1 drivers
v0000023e5b868900_0 .net "temp3", 0 0, L_0000023e5b8c2630;  1 drivers
S_0000023e5b85bc00 .scope generate, "temp[17]" "temp[17]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7eff40 .param/l "i" 0 3 29, +C4<010001>;
S_0000023e5b85d1e0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85bc00;
 .timescale -9 -12;
S_0000023e5b85b430 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85d1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c2320 .functor XOR 1, L_0000023e5b8bf380, L_0000023e5b8be660, L_0000023e5b8befc0, C4<0>;
L_0000023e5b8c2a20 .functor AND 1, L_0000023e5b8bf380, L_0000023e5b8be660, C4<1>, C4<1>;
L_0000023e5b8c25c0 .functor AND 1, L_0000023e5b8bf380, L_0000023e5b8befc0, C4<1>, C4<1>;
L_0000023e5b8c2b00 .functor AND 1, L_0000023e5b8befc0, L_0000023e5b8be660, C4<1>, C4<1>;
L_0000023e5b8c2390 .functor OR 1, L_0000023e5b8c2a20, L_0000023e5b8c25c0, L_0000023e5b8c2b00, C4<0>;
v0000023e5b869120_0 .net "a", 0 0, L_0000023e5b8bf380;  1 drivers
v0000023e5b868f40_0 .net "b", 0 0, L_0000023e5b8be660;  1 drivers
v0000023e5b868ae0_0 .net "cin", 0 0, L_0000023e5b8befc0;  1 drivers
v0000023e5b8691c0_0 .net "cout", 0 0, L_0000023e5b8c2320;  1 drivers
v0000023e5b869620_0 .net "crr", 0 0, L_0000023e5b8c2390;  1 drivers
v0000023e5b869ee0_0 .net "temp1", 0 0, L_0000023e5b8c2a20;  1 drivers
v0000023e5b869260_0 .net "temp2", 0 0, L_0000023e5b8c25c0;  1 drivers
v0000023e5b869da0_0 .net "temp3", 0 0, L_0000023e5b8c2b00;  1 drivers
S_0000023e5b85ca10 .scope generate, "temp[18]" "temp[18]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0c00 .param/l "i" 0 3 29, +C4<010010>;
S_0000023e5b85c880 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85ca10;
 .timescale -9 -12;
S_0000023e5b85b8e0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85c880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c2400 .functor XOR 1, L_0000023e5b8c06e0, L_0000023e5b8c00a0, L_0000023e5b8c0780, C4<0>;
L_0000023e5b8c2c50 .functor AND 1, L_0000023e5b8c06e0, L_0000023e5b8c00a0, C4<1>, C4<1>;
L_0000023e5b8c24e0 .functor AND 1, L_0000023e5b8c06e0, L_0000023e5b8c0780, C4<1>, C4<1>;
L_0000023e5b8c2550 .functor AND 1, L_0000023e5b8c0780, L_0000023e5b8c00a0, C4<1>, C4<1>;
L_0000023e5b8c28d0 .functor OR 1, L_0000023e5b8c2c50, L_0000023e5b8c24e0, L_0000023e5b8c2550, C4<0>;
v0000023e5b868fe0_0 .net "a", 0 0, L_0000023e5b8c06e0;  1 drivers
v0000023e5b869300_0 .net "b", 0 0, L_0000023e5b8c00a0;  1 drivers
v0000023e5b8689a0_0 .net "cin", 0 0, L_0000023e5b8c0780;  1 drivers
v0000023e5b8693a0_0 .net "cout", 0 0, L_0000023e5b8c2400;  1 drivers
v0000023e5b869e40_0 .net "crr", 0 0, L_0000023e5b8c28d0;  1 drivers
v0000023e5b869800_0 .net "temp1", 0 0, L_0000023e5b8c2c50;  1 drivers
v0000023e5b868180_0 .net "temp2", 0 0, L_0000023e5b8c24e0;  1 drivers
v0000023e5b869440_0 .net "temp3", 0 0, L_0000023e5b8c2550;  1 drivers
S_0000023e5b85cba0 .scope generate, "temp[19]" "temp[19]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7efd80 .param/l "i" 0 3 29, +C4<010011>;
S_0000023e5b85c3d0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85cba0;
 .timescale -9 -12;
S_0000023e5b85c560 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85c3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c2940 .functor XOR 1, L_0000023e5b8bf560, L_0000023e5b8bfc40, L_0000023e5b8c01e0, C4<0>;
L_0000023e5b8c29b0 .functor AND 1, L_0000023e5b8bf560, L_0000023e5b8bfc40, C4<1>, C4<1>;
L_0000023e5b8c2da0 .functor AND 1, L_0000023e5b8bf560, L_0000023e5b8c01e0, C4<1>, C4<1>;
L_0000023e5b8c2e10 .functor AND 1, L_0000023e5b8c01e0, L_0000023e5b8bfc40, C4<1>, C4<1>;
L_0000023e5b8c2e80 .functor OR 1, L_0000023e5b8c29b0, L_0000023e5b8c2da0, L_0000023e5b8c2e10, C4<0>;
v0000023e5b8685e0_0 .net "a", 0 0, L_0000023e5b8bf560;  1 drivers
v0000023e5b8694e0_0 .net "b", 0 0, L_0000023e5b8bfc40;  1 drivers
v0000023e5b868a40_0 .net "cin", 0 0, L_0000023e5b8c01e0;  1 drivers
v0000023e5b869580_0 .net "cout", 0 0, L_0000023e5b8c2940;  1 drivers
v0000023e5b869b20_0 .net "crr", 0 0, L_0000023e5b8c2e80;  1 drivers
v0000023e5b868220_0 .net "temp1", 0 0, L_0000023e5b8c29b0;  1 drivers
v0000023e5b869bc0_0 .net "temp2", 0 0, L_0000023e5b8c2da0;  1 drivers
v0000023e5b8696c0_0 .net "temp3", 0 0, L_0000023e5b8c2e10;  1 drivers
S_0000023e5b85bd90 .scope generate, "temp[20]" "temp[20]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0680 .param/l "i" 0 3 29, +C4<010100>;
S_0000023e5b85cd30 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85bd90;
 .timescale -9 -12;
S_0000023e5b85bf20 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85cd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c64a0 .functor XOR 1, L_0000023e5b8bf880, L_0000023e5b8bf420, L_0000023e5b8bf600, C4<0>;
L_0000023e5b8c6430 .functor AND 1, L_0000023e5b8bf880, L_0000023e5b8bf420, C4<1>, C4<1>;
L_0000023e5b8c59b0 .functor AND 1, L_0000023e5b8bf880, L_0000023e5b8bf600, C4<1>, C4<1>;
L_0000023e5b8c5a90 .functor AND 1, L_0000023e5b8bf600, L_0000023e5b8bf420, C4<1>, C4<1>;
L_0000023e5b8c6120 .functor OR 1, L_0000023e5b8c6430, L_0000023e5b8c59b0, L_0000023e5b8c5a90, C4<0>;
v0000023e5b868e00_0 .net "a", 0 0, L_0000023e5b8bf880;  1 drivers
v0000023e5b8682c0_0 .net "b", 0 0, L_0000023e5b8bf420;  1 drivers
v0000023e5b868540_0 .net "cin", 0 0, L_0000023e5b8bf600;  1 drivers
v0000023e5b868d60_0 .net "cout", 0 0, L_0000023e5b8c64a0;  1 drivers
v0000023e5b8698a0_0 .net "crr", 0 0, L_0000023e5b8c6120;  1 drivers
v0000023e5b868680_0 .net "temp1", 0 0, L_0000023e5b8c6430;  1 drivers
v0000023e5b868b80_0 .net "temp2", 0 0, L_0000023e5b8c59b0;  1 drivers
v0000023e5b868720_0 .net "temp3", 0 0, L_0000023e5b8c5a90;  1 drivers
S_0000023e5b85b5c0 .scope generate, "temp[21]" "temp[21]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0a80 .param/l "i" 0 3 29, +C4<010101>;
S_0000023e5b85c6f0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b85b5c0;
 .timescale -9 -12;
S_0000023e5b86bd10 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b85c6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c5e80 .functor XOR 1, L_0000023e5b8be980, L_0000023e5b8c0820, L_0000023e5b8bf7e0, C4<0>;
L_0000023e5b8c5b00 .functor AND 1, L_0000023e5b8be980, L_0000023e5b8c0820, C4<1>, C4<1>;
L_0000023e5b8c6190 .functor AND 1, L_0000023e5b8be980, L_0000023e5b8bf7e0, C4<1>, C4<1>;
L_0000023e5b8c6200 .functor AND 1, L_0000023e5b8bf7e0, L_0000023e5b8c0820, C4<1>, C4<1>;
L_0000023e5b8c5a20 .functor OR 1, L_0000023e5b8c5b00, L_0000023e5b8c6190, L_0000023e5b8c6200, C4<0>;
v0000023e5b869a80_0 .net "a", 0 0, L_0000023e5b8be980;  1 drivers
v0000023e5b869c60_0 .net "b", 0 0, L_0000023e5b8c0820;  1 drivers
v0000023e5b8687c0_0 .net "cin", 0 0, L_0000023e5b8bf7e0;  1 drivers
v0000023e5b868400_0 .net "cout", 0 0, L_0000023e5b8c5e80;  1 drivers
v0000023e5b869f80_0 .net "crr", 0 0, L_0000023e5b8c5a20;  1 drivers
v0000023e5b868360_0 .net "temp1", 0 0, L_0000023e5b8c5b00;  1 drivers
v0000023e5b8680e0_0 .net "temp2", 0 0, L_0000023e5b8c6190;  1 drivers
v0000023e5b869d00_0 .net "temp3", 0 0, L_0000023e5b8c6200;  1 drivers
S_0000023e5b86b090 .scope generate, "temp[22]" "temp[22]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0900 .param/l "i" 0 3 29, +C4<010110>;
S_0000023e5b86a8c0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86b090;
 .timescale -9 -12;
S_0000023e5b86a5a0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b86a8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c5780 .functor XOR 1, L_0000023e5b8bf920, L_0000023e5b8bf9c0, L_0000023e5b8c0500, C4<0>;
L_0000023e5b8c57f0 .functor AND 1, L_0000023e5b8bf920, L_0000023e5b8bf9c0, C4<1>, C4<1>;
L_0000023e5b8c65f0 .functor AND 1, L_0000023e5b8bf920, L_0000023e5b8c0500, C4<1>, C4<1>;
L_0000023e5b8c6510 .functor AND 1, L_0000023e5b8c0500, L_0000023e5b8bf9c0, C4<1>, C4<1>;
L_0000023e5b8c6270 .functor OR 1, L_0000023e5b8c57f0, L_0000023e5b8c65f0, L_0000023e5b8c6510, C4<0>;
v0000023e5b868c20_0 .net "a", 0 0, L_0000023e5b8bf920;  1 drivers
v0000023e5b868860_0 .net "b", 0 0, L_0000023e5b8bf9c0;  1 drivers
v0000023e5b8684a0_0 .net "cin", 0 0, L_0000023e5b8c0500;  1 drivers
v0000023e5b868cc0_0 .net "cout", 0 0, L_0000023e5b8c5780;  1 drivers
v0000023e5b868ea0_0 .net "crr", 0 0, L_0000023e5b8c6270;  1 drivers
v0000023e5b86cd90_0 .net "temp1", 0 0, L_0000023e5b8c57f0;  1 drivers
v0000023e5b86d510_0 .net "temp2", 0 0, L_0000023e5b8c65f0;  1 drivers
v0000023e5b86da10_0 .net "temp3", 0 0, L_0000023e5b8c6510;  1 drivers
S_0000023e5b86aa50 .scope generate, "temp[23]" "temp[23]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f00c0 .param/l "i" 0 3 29, +C4<010111>;
S_0000023e5b86a280 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86aa50;
 .timescale -9 -12;
S_0000023e5b86b860 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b86a280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c5f60 .functor XOR 1, L_0000023e5b8bfb00, L_0000023e5b8bfba0, L_0000023e5b8c0280, C4<0>;
L_0000023e5b8c5860 .functor AND 1, L_0000023e5b8bfb00, L_0000023e5b8bfba0, C4<1>, C4<1>;
L_0000023e5b8c5940 .functor AND 1, L_0000023e5b8bfb00, L_0000023e5b8c0280, C4<1>, C4<1>;
L_0000023e5b8c62e0 .functor AND 1, L_0000023e5b8c0280, L_0000023e5b8bfba0, C4<1>, C4<1>;
L_0000023e5b8c6350 .functor OR 1, L_0000023e5b8c5860, L_0000023e5b8c5940, L_0000023e5b8c62e0, C4<0>;
v0000023e5b86c930_0 .net "a", 0 0, L_0000023e5b8bfb00;  1 drivers
v0000023e5b86df10_0 .net "b", 0 0, L_0000023e5b8bfba0;  1 drivers
v0000023e5b86d970_0 .net "cin", 0 0, L_0000023e5b8c0280;  1 drivers
v0000023e5b86c4d0_0 .net "cout", 0 0, L_0000023e5b8c5f60;  1 drivers
v0000023e5b86e050_0 .net "crr", 0 0, L_0000023e5b8c6350;  1 drivers
v0000023e5b86d330_0 .net "temp1", 0 0, L_0000023e5b8c5860;  1 drivers
v0000023e5b86d3d0_0 .net "temp2", 0 0, L_0000023e5b8c5940;  1 drivers
v0000023e5b86c1b0_0 .net "temp3", 0 0, L_0000023e5b8c62e0;  1 drivers
S_0000023e5b86a0f0 .scope generate, "temp[24]" "temp[24]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0b40 .param/l "i" 0 3 29, +C4<011000>;
S_0000023e5b86b540 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86a0f0;
 .timescale -9 -12;
S_0000023e5b86b6d0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b86b540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c6580 .functor XOR 1, L_0000023e5b8c08c0, L_0000023e5b8c0320, L_0000023e5b8be8e0, C4<0>;
L_0000023e5b8c63c0 .functor AND 1, L_0000023e5b8c08c0, L_0000023e5b8c0320, C4<1>, C4<1>;
L_0000023e5b8c5710 .functor AND 1, L_0000023e5b8c08c0, L_0000023e5b8be8e0, C4<1>, C4<1>;
L_0000023e5b8c5d30 .functor AND 1, L_0000023e5b8be8e0, L_0000023e5b8c0320, C4<1>, C4<1>;
L_0000023e5b8c58d0 .functor OR 1, L_0000023e5b8c63c0, L_0000023e5b8c5710, L_0000023e5b8c5d30, C4<0>;
v0000023e5b86d790_0 .net "a", 0 0, L_0000023e5b8c08c0;  1 drivers
v0000023e5b86dab0_0 .net "b", 0 0, L_0000023e5b8c0320;  1 drivers
v0000023e5b86d010_0 .net "cin", 0 0, L_0000023e5b8be8e0;  1 drivers
v0000023e5b86d0b0_0 .net "cout", 0 0, L_0000023e5b8c6580;  1 drivers
v0000023e5b86e5f0_0 .net "crr", 0 0, L_0000023e5b8c58d0;  1 drivers
v0000023e5b86c7f0_0 .net "temp1", 0 0, L_0000023e5b8c63c0;  1 drivers
v0000023e5b86c2f0_0 .net "temp2", 0 0, L_0000023e5b8c5710;  1 drivers
v0000023e5b86dfb0_0 .net "temp3", 0 0, L_0000023e5b8c5d30;  1 drivers
S_0000023e5b86af00 .scope generate, "temp[25]" "temp[25]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f06c0 .param/l "i" 0 3 29, +C4<011001>;
S_0000023e5b86b9f0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86af00;
 .timescale -9 -12;
S_0000023e5b86a410 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b86b9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c60b0 .functor XOR 1, L_0000023e5b8be160, L_0000023e5b8be340, L_0000023e5b8bea20, C4<0>;
L_0000023e5b8c5b70 .functor AND 1, L_0000023e5b8be160, L_0000023e5b8be340, C4<1>, C4<1>;
L_0000023e5b8c5be0 .functor AND 1, L_0000023e5b8be160, L_0000023e5b8bea20, C4<1>, C4<1>;
L_0000023e5b8c5c50 .functor AND 1, L_0000023e5b8bea20, L_0000023e5b8be340, C4<1>, C4<1>;
L_0000023e5b8c5cc0 .functor OR 1, L_0000023e5b8c5b70, L_0000023e5b8c5be0, L_0000023e5b8c5c50, C4<0>;
v0000023e5b86d650_0 .net "a", 0 0, L_0000023e5b8be160;  1 drivers
v0000023e5b86c750_0 .net "b", 0 0, L_0000023e5b8be340;  1 drivers
v0000023e5b86db50_0 .net "cin", 0 0, L_0000023e5b8bea20;  1 drivers
v0000023e5b86c890_0 .net "cout", 0 0, L_0000023e5b8c60b0;  1 drivers
v0000023e5b86d470_0 .net "crr", 0 0, L_0000023e5b8c5cc0;  1 drivers
v0000023e5b86d1f0_0 .net "temp1", 0 0, L_0000023e5b8c5b70;  1 drivers
v0000023e5b86e0f0_0 .net "temp2", 0 0, L_0000023e5b8c5be0;  1 drivers
v0000023e5b86d150_0 .net "temp3", 0 0, L_0000023e5b8c5c50;  1 drivers
S_0000023e5b86bb80 .scope generate, "temp[26]" "temp[26]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0d00 .param/l "i" 0 3 29, +C4<011010>;
S_0000023e5b86ad70 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86bb80;
 .timescale -9 -12;
S_0000023e5b86b3b0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b86ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c5da0 .functor XOR 1, L_0000023e5b8be520, L_0000023e5b8be5c0, L_0000023e5b8beac0, C4<0>;
L_0000023e5b8c5e10 .functor AND 1, L_0000023e5b8be520, L_0000023e5b8be5c0, C4<1>, C4<1>;
L_0000023e5b8c5ef0 .functor AND 1, L_0000023e5b8be520, L_0000023e5b8beac0, C4<1>, C4<1>;
L_0000023e5b8c5fd0 .functor AND 1, L_0000023e5b8beac0, L_0000023e5b8be5c0, C4<1>, C4<1>;
L_0000023e5b8c6040 .functor OR 1, L_0000023e5b8c5e10, L_0000023e5b8c5ef0, L_0000023e5b8c5fd0, C4<0>;
v0000023e5b86c390_0 .net "a", 0 0, L_0000023e5b8be520;  1 drivers
v0000023e5b86d830_0 .net "b", 0 0, L_0000023e5b8be5c0;  1 drivers
v0000023e5b86e190_0 .net "cin", 0 0, L_0000023e5b8beac0;  1 drivers
v0000023e5b86c9d0_0 .net "cout", 0 0, L_0000023e5b8c5da0;  1 drivers
v0000023e5b86e2d0_0 .net "crr", 0 0, L_0000023e5b8c6040;  1 drivers
v0000023e5b86e370_0 .net "temp1", 0 0, L_0000023e5b8c5e10;  1 drivers
v0000023e5b86d8d0_0 .net "temp2", 0 0, L_0000023e5b8c5ef0;  1 drivers
v0000023e5b86d5b0_0 .net "temp3", 0 0, L_0000023e5b8c5fd0;  1 drivers
S_0000023e5b86a730 .scope generate, "temp[27]" "temp[27]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0d40 .param/l "i" 0 3 29, +C4<011011>;
S_0000023e5b86abe0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86a730;
 .timescale -9 -12;
S_0000023e5b86b220 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b86abe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c97f0 .functor XOR 1, L_0000023e5b8beb60, L_0000023e5b8c0f00, L_0000023e5b8c0be0, C4<0>;
L_0000023e5b8c9710 .functor AND 1, L_0000023e5b8beb60, L_0000023e5b8c0f00, C4<1>, C4<1>;
L_0000023e5b8c99b0 .functor AND 1, L_0000023e5b8beb60, L_0000023e5b8c0be0, C4<1>, C4<1>;
L_0000023e5b8c92b0 .functor AND 1, L_0000023e5b8c0be0, L_0000023e5b8c0f00, C4<1>, C4<1>;
L_0000023e5b8c90f0 .functor OR 1, L_0000023e5b8c9710, L_0000023e5b8c99b0, L_0000023e5b8c92b0, C4<0>;
v0000023e5b86d6f0_0 .net "a", 0 0, L_0000023e5b8beb60;  1 drivers
v0000023e5b86e690_0 .net "b", 0 0, L_0000023e5b8c0f00;  1 drivers
v0000023e5b86d290_0 .net "cin", 0 0, L_0000023e5b8c0be0;  1 drivers
v0000023e5b86ddd0_0 .net "cout", 0 0, L_0000023e5b8c97f0;  1 drivers
v0000023e5b86e230_0 .net "crr", 0 0, L_0000023e5b8c90f0;  1 drivers
v0000023e5b86ca70_0 .net "temp1", 0 0, L_0000023e5b8c9710;  1 drivers
v0000023e5b86ced0_0 .net "temp2", 0 0, L_0000023e5b8c99b0;  1 drivers
v0000023e5b86e550_0 .net "temp3", 0 0, L_0000023e5b8c92b0;  1 drivers
S_0000023e5b86bea0 .scope generate, "temp[28]" "temp[28]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0440 .param/l "i" 0 3 29, +C4<011100>;
S_0000023e5b873bb0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b86bea0;
 .timescale -9 -12;
S_0000023e5b872440 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b873bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c9630 .functor XOR 1, L_0000023e5b8c0c80, L_0000023e5b8c17c0, L_0000023e5b8c1040, C4<0>;
L_0000023e5b8c94e0 .functor AND 1, L_0000023e5b8c0c80, L_0000023e5b8c17c0, C4<1>, C4<1>;
L_0000023e5b8c9390 .functor AND 1, L_0000023e5b8c0c80, L_0000023e5b8c1040, C4<1>, C4<1>;
L_0000023e5b8c9550 .functor AND 1, L_0000023e5b8c1040, L_0000023e5b8c17c0, C4<1>, C4<1>;
L_0000023e5b8c9a90 .functor OR 1, L_0000023e5b8c94e0, L_0000023e5b8c9390, L_0000023e5b8c9550, C4<0>;
v0000023e5b86c430_0 .net "a", 0 0, L_0000023e5b8c0c80;  1 drivers
v0000023e5b86cb10_0 .net "b", 0 0, L_0000023e5b8c17c0;  1 drivers
v0000023e5b86de70_0 .net "cin", 0 0, L_0000023e5b8c1040;  1 drivers
v0000023e5b86c570_0 .net "cout", 0 0, L_0000023e5b8c9630;  1 drivers
v0000023e5b86dbf0_0 .net "crr", 0 0, L_0000023e5b8c9a90;  1 drivers
v0000023e5b86e410_0 .net "temp1", 0 0, L_0000023e5b8c94e0;  1 drivers
v0000023e5b86e4b0_0 .net "temp2", 0 0, L_0000023e5b8c9390;  1 drivers
v0000023e5b86dc90_0 .net "temp3", 0 0, L_0000023e5b8c9550;  1 drivers
S_0000023e5b8733e0 .scope generate, "temp[29]" "temp[29]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0780 .param/l "i" 0 3 29, +C4<011101>;
S_0000023e5b873570 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b8733e0;
 .timescale -9 -12;
S_0000023e5b873ed0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b873570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c9470 .functor XOR 1, L_0000023e5b8c14a0, L_0000023e5b8c0a00, L_0000023e5b8c1c20, C4<0>;
L_0000023e5b8c9080 .functor AND 1, L_0000023e5b8c14a0, L_0000023e5b8c0a00, C4<1>, C4<1>;
L_0000023e5b8c9010 .functor AND 1, L_0000023e5b8c14a0, L_0000023e5b8c1c20, C4<1>, C4<1>;
L_0000023e5b8c91d0 .functor AND 1, L_0000023e5b8c1c20, L_0000023e5b8c0a00, C4<1>, C4<1>;
L_0000023e5b8c9400 .functor OR 1, L_0000023e5b8c9080, L_0000023e5b8c9010, L_0000023e5b8c91d0, C4<0>;
v0000023e5b86c610_0 .net "a", 0 0, L_0000023e5b8c14a0;  1 drivers
v0000023e5b86e730_0 .net "b", 0 0, L_0000023e5b8c0a00;  1 drivers
v0000023e5b86dd30_0 .net "cin", 0 0, L_0000023e5b8c1c20;  1 drivers
v0000023e5b86cbb0_0 .net "cout", 0 0, L_0000023e5b8c9470;  1 drivers
v0000023e5b86e7d0_0 .net "crr", 0 0, L_0000023e5b8c9400;  1 drivers
v0000023e5b86e870_0 .net "temp1", 0 0, L_0000023e5b8c9080;  1 drivers
v0000023e5b86c110_0 .net "temp2", 0 0, L_0000023e5b8c9010;  1 drivers
v0000023e5b86c250_0 .net "temp3", 0 0, L_0000023e5b8c91d0;  1 drivers
S_0000023e5b872120 .scope generate, "temp[30]" "temp[30]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0240 .param/l "i" 0 3 29, +C4<011110>;
S_0000023e5b8722b0 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b872120;
 .timescale -9 -12;
S_0000023e5b873d40 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b8722b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c95c0 .functor XOR 1, L_0000023e5b8c0e60, L_0000023e5b8c1ae0, L_0000023e5b8c12c0, C4<0>;
L_0000023e5b8c9160 .functor AND 1, L_0000023e5b8c0e60, L_0000023e5b8c1ae0, C4<1>, C4<1>;
L_0000023e5b8c9240 .functor AND 1, L_0000023e5b8c0e60, L_0000023e5b8c12c0, C4<1>, C4<1>;
L_0000023e5b8c8fa0 .functor AND 1, L_0000023e5b8c12c0, L_0000023e5b8c1ae0, C4<1>, C4<1>;
L_0000023e5b8c8d70 .functor OR 1, L_0000023e5b8c9160, L_0000023e5b8c9240, L_0000023e5b8c8fa0, C4<0>;
v0000023e5b86c6b0_0 .net "a", 0 0, L_0000023e5b8c0e60;  1 drivers
v0000023e5b86cc50_0 .net "b", 0 0, L_0000023e5b8c1ae0;  1 drivers
v0000023e5b86ccf0_0 .net "cin", 0 0, L_0000023e5b8c12c0;  1 drivers
v0000023e5b86ce30_0 .net "cout", 0 0, L_0000023e5b8c95c0;  1 drivers
v0000023e5b86cf70_0 .net "crr", 0 0, L_0000023e5b8c8d70;  1 drivers
v0000023e5b86f1d0_0 .net "temp1", 0 0, L_0000023e5b8c9160;  1 drivers
v0000023e5b86f4f0_0 .net "temp2", 0 0, L_0000023e5b8c9240;  1 drivers
v0000023e5b86eb90_0 .net "temp3", 0 0, L_0000023e5b8c8fa0;  1 drivers
S_0000023e5b8725d0 .scope generate, "temp[31]" "temp[31]" 3 29, 3 29 0, S_0000023e5b7b73d0;
 .timescale -9 -12;
P_0000023e5b7f0340 .param/l "i" 0 3 29, +C4<011111>;
S_0000023e5b872760 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0000023e5b8725d0;
 .timescale -9 -12;
S_0000023e5b8728f0 .scope module, "uut" "full_adder" 3 31, 4 1 0, S_0000023e5b872760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "crr";
L_0000023e5b8c9320 .functor XOR 1, L_0000023e5b8c1860, L_0000023e5b8c1680, L_0000023e5b8c19a0, C4<0>;
L_0000023e5b8c96a0 .functor AND 1, L_0000023e5b8c1860, L_0000023e5b8c1680, C4<1>, C4<1>;
L_0000023e5b8c9780 .functor AND 1, L_0000023e5b8c1860, L_0000023e5b8c19a0, C4<1>, C4<1>;
L_0000023e5b8c9a20 .functor AND 1, L_0000023e5b8c19a0, L_0000023e5b8c1680, C4<1>, C4<1>;
L_0000023e5b8c98d0 .functor OR 1, L_0000023e5b8c96a0, L_0000023e5b8c9780, L_0000023e5b8c9a20, C4<0>;
v0000023e5b86f630_0 .net "a", 0 0, L_0000023e5b8c1860;  1 drivers
v0000023e5b86fe50_0 .net "b", 0 0, L_0000023e5b8c1680;  1 drivers
v0000023e5b86f950_0 .net "cin", 0 0, L_0000023e5b8c19a0;  1 drivers
v0000023e5b86f9f0_0 .net "cout", 0 0, L_0000023e5b8c9320;  1 drivers
v0000023e5b86ecd0_0 .net "crr", 0 0, L_0000023e5b8c98d0;  1 drivers
v0000023e5b86f770_0 .net "temp1", 0 0, L_0000023e5b8c96a0;  1 drivers
v0000023e5b86ec30_0 .net "temp2", 0 0, L_0000023e5b8c9780;  1 drivers
v0000023e5b86f590_0 .net "temp3", 0 0, L_0000023e5b8c9a20;  1 drivers
    .scope S_0000023e5b80cbb0;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "bit_32_adder.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023e5b80cbb0 {0 0 0};
    %vpi_call 2 11 "$monitor", v0000023e5b86f810_0, " ", v0000023e5b86ea50_0, " ", v0000023e5b86fc70_0 {0 0 0};
    %pushi/vec4 2345, 0, 32;
    %store/vec4 v0000023e5b86f810_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000023e5b86ea50_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 502, 0, 32;
    %store/vec4 v0000023e5b86f810_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0000023e5b86ea50_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000023e5b86f810_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000023e5b86ea50_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023e5b86f810_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000023e5b86ea50_0, 0, 32;
    %delay 5000, 0;
    %vpi_call 2 24 "$display", "test completed" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\bit_32_adder_tb.v";
    "./bit_32_adder.v";
    "./full_adder.v";
