0.6
2018.2
Jun 14 2018
20:41:02
E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sim_1/new/axi4_lite_top_tb.sv,1714827400,systemVerilog,,,,axi4_lite_top_tb,,,,,,,,
E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sources_1/new/axi4_lite_master.sv,1714827425,systemVerilog,,E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sources_1/new/axi4_lite_slave.sv,,axi4_lite_master,,,,,,,,
E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sources_1/new/axi4_lite_slave.sv,1714827421,systemVerilog,,E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sources_1/new/axi4_lite_top.sv,,axi4_lite_slave,,,,,,,,
E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sources_1/new/axi4_lite_top.sv,1714827415,systemVerilog,,E:/projects/Axi4-lite-vivado/Axi4-lite-vivado.srcs/sim_1/new/axi4_lite_top_tb.sv,,axi4_lite_top,,,,,,,,
