

================================================================
== Vivado HLS Report for 'sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s'
================================================================
* Date:           Sat Dec 24 03:01:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.985 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7559|     7559| 37.795 us | 37.795 us |  7559|  7559|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitLoop   |      128|      128|         1|          1|          1|   128|    yes   |
        |- AccLoop_L  |     7296|     7296|         2|          1|          1|  7296|    yes   |
        |- CastLoop   |      129|      129|         3|          1|          1|   128|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     149|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        2|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     167|    -|
|Register             |        -|      -|       92|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|      0|       92|     316|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_V_U  |sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s_acc_V  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                             |        2|  0|   0|    0|   128|   32|     1|         4096|
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_d1                          |     +    |      0|  0|  32|          32|          32|
    |add_ln333_fu_174_p2               |     +    |      0|  0|  13|          13|           1|
    |i_1_fu_217_p2                     |     +    |      0|  0|   8|           8|           1|
    |i_fu_157_p2                       |     +    |      0|  0|   8|           8|           1|
    |k_fu_199_p2                       |     +    |      0|  0|   8|           8|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln329_fu_151_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln333_fu_168_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln334_fu_180_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln340_fu_211_p2              |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_pp2_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln334_fu_186_p3            |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 149|         119|          87|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_V_address0           |  15|          3|    7|         21|
    |acc_V_address1           |  15|          3|    7|         21|
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |data_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |i2_0_i_reg_140           |   9|          2|    8|         16|
    |i_0_i_reg_107            |   9|          2|    8|         16|
    |indvar_flatten_reg_118   |   9|          2|   13|         26|
    |k_0_i_reg_129            |   9|          2|    8|         16|
    |res_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 167|         35|   58|        137|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_addr_2_reg_250              |   7|   0|    7|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |i2_0_i_reg_140                    |   8|   0|    8|          0|
    |i_0_i_reg_107                     |   8|   0|    8|          0|
    |icmp_ln333_reg_236                |   1|   0|    1|          0|
    |icmp_ln340_reg_261                |   1|   0|    1|          0|
    |icmp_ln340_reg_261_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_118            |  13|   0|   13|          0|
    |k_0_i_reg_129                     |   8|   0|    8|          0|
    |tmp_V_1_reg_245                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  92|   0|   92|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_done          | out |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|data_V_V_TDATA   |  in |   32|    axis    |                        data_V_V                       |    pointer   |
|data_V_V_TVALID  |  in |    1|    axis    |                        data_V_V                       |    pointer   |
|data_V_V_TREADY  | out |    1|    axis    |                        data_V_V                       |    pointer   |
|res_V_V_TDATA    | out |   32|    axis    |                        res_V_V                        |    pointer   |
|res_V_V_TVALID   | out |    1|    axis    |                        res_V_V                        |    pointer   |
|res_V_V_TREADY   |  in |    1|    axis    |                        res_V_V                        |    pointer   |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%acc_V = alloca [128 x i32], align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:327->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 13 'alloca' 'acc_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.preheader81.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i8 [ %i, %InitLoop ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.58ns)   --->   "%icmp_ln329 = icmp eq i8 %i_0_i, -128" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 16 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%i = add i8 %i_0_i, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln329, label %.preheader80.i.preheader.preheader, label %InitLoop" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str78) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str78)" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:330->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 22 'specpipeline' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i8 %i_0_i to i64" [firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 23 'zext' 'zext_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [128 x i32]* %acc_V, i64 0, i64 %zext_ln331" [firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 24 'getelementptr' 'acc_V_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.15ns)   --->   "store i32 0, i32* %acc_V_addr, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:331->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 25 'store' <Predicate = (!icmp_ln329)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str78, i32 %tmp)" [firmware/nnet_utils/nnet_deepcalo_stream.h:332->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 26 'specregionend' 'empty_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %.preheader81.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:329->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 27 'br' <Predicate = (!icmp_ln329)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.60ns)   --->   "br label %.preheader80.i.preheader" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.04>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %add_ln333, %hls_label_0 ], [ 0, %.preheader80.i.preheader.preheader ]" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%k_0_i = phi i8 [ %k, %hls_label_0 ], [ 0, %.preheader80.i.preheader.preheader ]"   --->   Operation 30 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln333 = icmp eq i13 %indvar_flatten, -896" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 31 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln333 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 32 'add' 'add_ln333' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln333, label %.preheader.i.preheader, label %hls_label_0" [firmware/nnet_utils/nnet_deepcalo_stream.h:333->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln334 = icmp eq i8 %k_0_i, -128" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 34 'icmp' 'icmp_ln334' <Predicate = (!icmp_ln333)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.30ns)   --->   "%select_ln334 = select i1 %icmp_ln334, i8 0, i8 %k_0_i" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 35 'select' 'select_ln334' <Predicate = (!icmp_ln333)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:336->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 36 'read' 'tmp_V_1' <Predicate = (!icmp_ln333)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i8 %select_ln334 to i64" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 37 'zext' 'zext_ln337' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%acc_V_addr_2 = getelementptr [128 x i32]* %acc_V, i64 0, i64 %zext_ln337" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 38 'getelementptr' 'acc_V_addr_2' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.15ns)   --->   "%p_Val2_s = load i32* %acc_V_addr_2, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 39 'load' 'p_Val2_s' <Predicate = (!icmp_ln333)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 40 [1/1] (0.48ns)   --->   "%k = add i8 %select_ln334, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 40 'add' 'k' <Predicate = (!icmp_ln333)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @AccLoop_L_str)"   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7296, i64 7296, i64 7296)"   --->   Operation 42 'speclooptripcount' 'empty_4' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str80)" [firmware/nnet_utils/nnet_deepcalo_stream.h:334->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:335->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (1.15ns)   --->   "%p_Val2_s = load i32* %acc_V_addr_2, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 45 'load' 'p_Val2_s' <Predicate = (!icmp_ln333)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 46 [1/1] (0.66ns)   --->   "%add_ln703 = add i32 %tmp_V_1, %p_Val2_s" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 46 'add' 'add_ln703' <Predicate = (!icmp_ln333)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.15ns)   --->   "store i32 %add_ln703, i32* %acc_V_addr_2, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:337->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 47 'store' <Predicate = (!icmp_ln333)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str80, i32 %tmp_3)" [firmware/nnet_utils/nnet_deepcalo_stream.h:338->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 48 'specregionend' 'empty_5' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader80.i.preheader"   --->   Operation 49 'br' <Predicate = (!icmp_ln333)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.60>
ST_6 : Operation 50 [1/1] (0.60ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.60>

State 7 <SV = 5> <Delay = 1.15>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%i2_0_i = phi i8 [ %i_1, %CastLoop ], [ 0, %.preheader.i.preheader ]"   --->   Operation 51 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln340 = icmp eq i8 %i2_0_i, -128" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 52 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 53 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.48ns)   --->   "%i_1 = add i8 %i2_0_i, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 54 'add' 'i_1' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln340, label %"sum1d_single<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config12>.exit", label %CastLoop" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i8 %i2_0_i to i64" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 56 'zext' 'zext_ln342' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%acc_V_addr_1 = getelementptr [128 x i32]* %acc_V, i64 0, i64 %zext_ln342" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 57 'getelementptr' 'acc_V_addr_1' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 58 [2/2] (1.15ns)   --->   "%out_data_V = load i32* %acc_V_addr_1, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 58 'load' 'out_data_V' <Predicate = (!icmp_ln340)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 6> <Delay = 1.15>
ST_8 : Operation 59 [1/2] (1.15ns)   --->   "%out_data_V = load i32* %acc_V_addr_1, align 4" [firmware/nnet_utils/nnet_deepcalo_stream.h:342->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 59 'load' 'out_data_V' <Predicate = (!icmp_ln340)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 60 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:343->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 60 'write' <Predicate = (!icmp_ln340)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str81) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str81)" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 62 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:341->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 64 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %out_data_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:343->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 64 'write' <Predicate = (!icmp_ln340)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str81, i32 %tmp_2)" [firmware/nnet_utils/nnet_deepcalo_stream.h:344->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 65 'specregionend' 'empty_7' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_deepcalo_stream.h:340->firmware/nnet_utils/nnet_deepcalo_stream.h:381]   --->   Operation 66 'br' <Predicate = (!icmp_ln340)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_deepcalo_stream.h:385]   --->   Operation 67 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
acc_V              (alloca           ) [ 00111111110]
br_ln329           (br               ) [ 01100000000]
i_0_i              (phi              ) [ 00100000000]
icmp_ln329         (icmp             ) [ 00100000000]
empty              (speclooptripcount) [ 00000000000]
i                  (add              ) [ 01100000000]
br_ln329           (br               ) [ 00000000000]
specloopname_ln329 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln330 (specpipeline     ) [ 00000000000]
zext_ln331         (zext             ) [ 00000000000]
acc_V_addr         (getelementptr    ) [ 00000000000]
store_ln331        (store            ) [ 00000000000]
empty_3            (specregionend    ) [ 00000000000]
br_ln329           (br               ) [ 01100000000]
br_ln333           (br               ) [ 00011100000]
indvar_flatten     (phi              ) [ 00001000000]
k_0_i              (phi              ) [ 00001000000]
icmp_ln333         (icmp             ) [ 00001100000]
add_ln333          (add              ) [ 00011100000]
br_ln333           (br               ) [ 00000000000]
icmp_ln334         (icmp             ) [ 00000000000]
select_ln334       (select           ) [ 00000000000]
tmp_V_1            (read             ) [ 00001100000]
zext_ln337         (zext             ) [ 00000000000]
acc_V_addr_2       (getelementptr    ) [ 00001100000]
k                  (add              ) [ 00011100000]
specloopname_ln0   (specloopname     ) [ 00000000000]
empty_4            (speclooptripcount) [ 00000000000]
tmp_3              (specregionbegin  ) [ 00000000000]
specpipeline_ln335 (specpipeline     ) [ 00000000000]
p_Val2_s           (load             ) [ 00000000000]
add_ln703          (add              ) [ 00000000000]
store_ln337        (store            ) [ 00000000000]
empty_5            (specregionend    ) [ 00000000000]
br_ln0             (br               ) [ 00011100000]
br_ln340           (br               ) [ 00000011110]
i2_0_i             (phi              ) [ 00000001000]
icmp_ln340         (icmp             ) [ 00000001110]
empty_6            (speclooptripcount) [ 00000000000]
i_1                (add              ) [ 00000011110]
br_ln340           (br               ) [ 00000000000]
zext_ln342         (zext             ) [ 00000000000]
acc_V_addr_1       (getelementptr    ) [ 00000001100]
out_data_V         (load             ) [ 00000001010]
specloopname_ln340 (specloopname     ) [ 00000000000]
tmp_2              (specregionbegin  ) [ 00000000000]
specpipeline_ln341 (specpipeline     ) [ 00000000000]
write_ln343        (write            ) [ 00000000000]
empty_7            (specregionend    ) [ 00000000000]
br_ln340           (br               ) [ 00000011110]
ret_ln385          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AccLoop_L_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="acc_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_V_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln343/8 "/>
</bind>
</comp>

<comp id="75" class="1004" name="acc_V_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="7" slack="0"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln331/2 p_Val2_s/4 store_ln337/5 out_data_V/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="acc_V_addr_2_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_2/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="acc_V_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_1/7 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="1"/>
<pin id="109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="indvar_flatten_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="1"/>
<pin id="120" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="k_0_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="k_0_i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i2_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i2_0_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln329_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln331_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln333_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln333_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln334_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln334/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln334_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln334/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln337_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln337/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="k_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln703_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln340_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln342_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln333_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln333 "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln333_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln333 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="acc_V_addr_2_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="k_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_ln340_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln340 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="acc_V_addr_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="1"/>
<pin id="272" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="out_data_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="54" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="88" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="81" pin="7"/><net_sink comp="68" pin=2"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="111" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="111" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="111" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="172"><net_src comp="122" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="122" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="133" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="133" pin="4"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="203"><net_src comp="186" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="81" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="210"><net_src comp="205" pin="2"/><net_sink comp="81" pin=4"/></net>

<net id="215"><net_src comp="144" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="144" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="144" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="234"><net_src comp="157" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="239"><net_src comp="168" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="174" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="248"><net_src comp="62" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="253"><net_src comp="88" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="259"><net_src comp="199" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="264"><net_src comp="211" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="217" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="273"><net_src comp="99" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="278"><net_src comp="81" pin="7"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_V | {}
	Port: res_V_V | {9 }
 - Input state : 
	Port: sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> : data_V_V | {4 }
	Port: sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> : res_V_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln329 : 1
		i : 1
		br_ln329 : 2
		zext_ln331 : 1
		acc_V_addr : 2
		store_ln331 : 3
		empty_3 : 1
	State 3
	State 4
		icmp_ln333 : 1
		add_ln333 : 1
		br_ln333 : 2
		icmp_ln334 : 1
		select_ln334 : 2
		zext_ln337 : 3
		acc_V_addr_2 : 4
		p_Val2_s : 5
		k : 3
	State 5
		add_ln703 : 1
		store_ln337 : 2
		empty_5 : 1
	State 6
	State 7
		icmp_ln340 : 1
		i_1 : 1
		br_ln340 : 2
		zext_ln342 : 1
		acc_V_addr_1 : 2
		out_data_V : 3
	State 8
		write_ln343 : 1
	State 9
		empty_7 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_157      |    0    |    8    |
|          |   add_ln333_fu_174  |    0    |    13   |
|    add   |       k_fu_199      |    0    |    8    |
|          |   add_ln703_fu_205  |    0    |    32   |
|          |      i_1_fu_217     |    0    |    8    |
|----------|---------------------|---------|---------|
|          |  icmp_ln329_fu_151  |    0    |    11   |
|   icmp   |  icmp_ln333_fu_168  |    0    |    13   |
|          |  icmp_ln334_fu_180  |    0    |    11   |
|          |  icmp_ln340_fu_211  |    0    |    11   |
|----------|---------------------|---------|---------|
|  select  | select_ln334_fu_186 |    0    |    8    |
|----------|---------------------|---------|---------|
|   read   |  tmp_V_1_read_fu_62 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_68   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln331_fu_163  |    0    |    0    |
|   zext   |  zext_ln337_fu_194  |    0    |    0    |
|          |  zext_ln342_fu_223  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   123   |
|----------|---------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|acc_V|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| acc_V_addr_1_reg_270 |    7   |
| acc_V_addr_2_reg_250 |    7   |
|   add_ln333_reg_240  |   13   |
|    i2_0_i_reg_140    |    8   |
|     i_0_i_reg_107    |    8   |
|      i_1_reg_265     |    8   |
|       i_reg_231      |    8   |
|  icmp_ln333_reg_236  |    1   |
|  icmp_ln340_reg_261  |    1   |
|indvar_flatten_reg_118|   13   |
|     k_0_i_reg_129    |    8   |
|       k_reg_256      |    8   |
|  out_data_V_reg_275  |   32   |
|    tmp_V_1_reg_245   |   32   |
+----------------------+--------+
|         Total        |   154  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_81 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_81 |  p2  |   3  |   0  |    0   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   85   ||  1.8375 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   123  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   39   |    -   |
|  Register |    -   |    -   |   154  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   154  |   162  |    0   |
+-----------+--------+--------+--------+--------+--------+
