--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf OExp10.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15272 paths analyzed, 5375 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.542ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X40Y105.C6), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.276ns (0.999 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.C2     net (fanout=91)       2.650   SW_OK<6>
    SLICE_X36Y128.CMUX   Tilo                  0.244   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y111.A4     net (fanout=15)       2.258   Disp_num<2>
    SLICE_X42Y111.A      Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X42Y110.B1     net (fanout=2)        0.545   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X42Y110.B      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X42Y110.A4     net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X42Y110.A      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X40Y105.D3     net (fanout=1)        0.688   U6/XLXN_390<60>
    SLICE_X40Y105.D      Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X40Y105.C6     net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X40Y105.CLK    Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      7.231ns (0.652ns logic, 6.579ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.228ns (Levels of Logic = 6)
  Clock Path Skew:      -0.276ns (0.999 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.D2     net (fanout=91)       2.649   SW_OK<6>
    SLICE_X36Y128.CMUX   Topdc                 0.242   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_422
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y111.A4     net (fanout=15)       2.258   Disp_num<2>
    SLICE_X42Y111.A      Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X42Y110.B1     net (fanout=2)        0.545   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X42Y110.B      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X42Y110.A4     net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X42Y110.A      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X40Y105.D3     net (fanout=1)        0.688   U6/XLXN_390<60>
    SLICE_X40Y105.D      Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X40Y105.C6     net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X40Y105.CLK    Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      7.228ns (0.650ns logic, 6.578ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.276ns (0.999 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X36Y128.D4     net (fanout=90)       2.319   SW_OK<5>
    SLICE_X36Y128.CMUX   Topdc                 0.242   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_422
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y111.A4     net (fanout=15)       2.258   Disp_num<2>
    SLICE_X42Y111.A      Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X42Y110.B1     net (fanout=2)        0.545   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X42Y110.B      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X42Y110.A4     net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X42Y110.A      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X40Y105.D3     net (fanout=1)        0.688   U6/XLXN_390<60>
    SLICE_X40Y105.D      Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X40Y105.C6     net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X40Y105.CLK    Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (0.650ns logic, 6.248ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_58 (SLICE_X40Y107.C5), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (0.998 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.C2     net (fanout=91)       2.650   SW_OK<6>
    SLICE_X36Y128.CMUX   Tilo                  0.244   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X43Y111.A1     net (fanout=15)       2.259   Disp_num<2>
    SLICE_X43Y111.A      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X43Y111.B2     net (fanout=2)        0.468   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X43Y111.B      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_52
    SLICE_X40Y107.D2     net (fanout=1)        0.574   U6/XLXN_390<58>
    SLICE_X40Y107.D      Tilo                  0.043   U6/M2/buffer<58>
                                                       U6/M2/mux11711
    SLICE_X40Y107.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<58>
    SLICE_X40Y107.CLK    Tas                  -0.023   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (0.609ns logic, 6.115ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (0.998 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.D2     net (fanout=91)       2.649   SW_OK<6>
    SLICE_X36Y128.CMUX   Topdc                 0.242   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_422
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X43Y111.A1     net (fanout=15)       2.259   Disp_num<2>
    SLICE_X43Y111.A      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X43Y111.B2     net (fanout=2)        0.468   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X43Y111.B      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_52
    SLICE_X40Y107.D2     net (fanout=1)        0.574   U6/XLXN_390<58>
    SLICE_X40Y107.D      Tilo                  0.043   U6/M2/buffer<58>
                                                       U6/M2/mux11711
    SLICE_X40Y107.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<58>
    SLICE_X40Y107.CLK    Tas                  -0.023   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (0.607ns logic, 6.114ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (0.998 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X36Y128.D4     net (fanout=90)       2.319   SW_OK<5>
    SLICE_X36Y128.CMUX   Topdc                 0.242   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_422
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X43Y111.A1     net (fanout=15)       2.259   Disp_num<2>
    SLICE_X43Y111.A      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X43Y111.B2     net (fanout=2)        0.468   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X43Y111.B      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_52
    SLICE_X40Y107.D2     net (fanout=1)        0.574   U6/XLXN_390<58>
    SLICE_X40Y107.D      Tilo                  0.043   U6/M2/buffer<58>
                                                       U6/M2/mux11711
    SLICE_X40Y107.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<58>
    SLICE_X40Y107.CLK    Tas                  -0.023   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (0.607ns logic, 5.784ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X43Y105.A4), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (0.998 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.C2     net (fanout=91)       2.650   SW_OK<6>
    SLICE_X36Y128.CMUX   Tilo                  0.244   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X44Y111.A4     net (fanout=15)       2.145   Disp_num<2>
    SLICE_X44Y111.A      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X42Y111.B2     net (fanout=2)        0.458   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X42Y111.B      Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X43Y105.B4     net (fanout=1)        0.548   U6/XLXN_390<63>
    SLICE_X43Y105.B      Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X43Y105.A4     net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X43Y105.CLK    Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (0.641ns logic, 6.033ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (0.998 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.D2     net (fanout=91)       2.649   SW_OK<6>
    SLICE_X36Y128.CMUX   Topdc                 0.242   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_422
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X44Y111.A4     net (fanout=15)       2.145   Disp_num<2>
    SLICE_X44Y111.A      Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X42Y111.B2     net (fanout=2)        0.458   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X42Y111.B      Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X43Y105.B4     net (fanout=1)        0.548   U6/XLXN_390<63>
    SLICE_X43Y105.B      Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X43Y105.A4     net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X43Y105.CLK    Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (0.639ns logic, 6.032ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.277ns (0.998 - 1.275)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_6 to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X36Y128.C2     net (fanout=91)       2.650   SW_OK<6>
    SLICE_X36Y128.CMUX   Tilo                  0.244   XLXN_126<7>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X43Y111.A1     net (fanout=15)       2.259   Disp_num<2>
    SLICE_X43Y111.A      Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X42Y111.B3     net (fanout=2)        0.285   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X42Y111.B      Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X43Y105.B4     net (fanout=1)        0.548   U6/XLXN_390<63>
    SLICE_X43Y105.B      Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X43Y105.A4     net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X43Y105.CLK    Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      6.615ns (0.641ns logic, 5.974ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X2Y26.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_data_1 (FF)
  Destination:          VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.619 - 0.551)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U4/vram_data_1 to VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y131.BQ        Tcko                  0.206   U4/vram_data<3>
                                                          U4/vram_data_1
    RAMB36_X2Y26.DIADI0     net (fanout=19)       0.399   U4/vram_data<1>
    RAMB36_X2Y26.CLKARDCLKL Trckd_DIA   (-Th)     0.527   VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.078ns (-0.321ns logic, 0.399ns route)
                                                          (-411.5% logic, 511.5% route)

--------------------------------------------------------------------------------

Paths for end point VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X2Y26.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_data_1 (FF)
  Destination:          VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.619 - 0.551)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U4/vram_data_1 to VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y131.BQ        Tcko                  0.206   U4/vram_data<3>
                                                          U4/vram_data_1
    RAMB36_X2Y26.DIADI1     net (fanout=19)       0.399   U4/vram_data<1>
    RAMB36_X2Y26.CLKARDCLKU Trckd_DIA   (-Th)     0.527   VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.078ns (-0.321ns logic, 0.399ns route)
                                                          (-411.5% logic, 511.5% route)

--------------------------------------------------------------------------------

Paths for end point VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y26.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_data_2 (FF)
  Destination:          VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.696 - 0.484)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/vram_data_2 to VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y131.CQ        Tcko                  0.118   U4/vram_data<3>
                                                          U4/vram_data_2
    RAMB36_X3Y26.DIADI0     net (fanout=19)       0.418   U4/vram_data<2>
    RAMB36_X3Y26.CLKARDCLKL Trckd_DIA   (-Th)     0.296   VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                          VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.240ns (-0.178ns logic, 0.418ns route)
                                                          (-74.2% logic, 174.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X0Y28.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X0Y28.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: VRAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X0Y27.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.542|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15272 paths, 0 nets, and 7158 connections

Design statistics:
   Minimum period:   7.542ns{1}   (Maximum frequency: 132.591MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 29 13:54:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 792 MB



