INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarrySkipAdder
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:4]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:6]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:7]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:8]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:9]
INFO: [VRFC 10-2458] undeclared symbol c5, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:10]
INFO: [VRFC 10-2458] undeclared symbol c6, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:11]
INFO: [VRFC 10-2458] undeclared symbol c7, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:12]
INFO: [VRFC 10-311] analyzing module carrySkip
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:19]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:21]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:22]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:23]
INFO: [VRFC 10-2458] undeclared symbol c4, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:24]
INFO: [VRFC 10-2458] undeclared symbol temp1, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:26]
INFO: [VRFC 10-2458] undeclared symbol temp2, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:27]
INFO: [VRFC 10-2458] undeclared symbol sel, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:29]
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:38]
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:38]
INFO: [VRFC 10-2458] undeclared symbol z, assumed default net type wire [C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/CarrySkipAdder.v:39]
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/Carry_Skip_Adder/Carry_Skip_Adder.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
