
Progetto Drone_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dbc8  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a10  0810de68  0810de68  0000ee68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810e878  0810e878  0000f878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810e880  0810e880  0000f880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0810e884  0810e884  0000f884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f8  10000000  0810e888  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003c4  100001f8  0810ea80  000101f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  100005bc  0810ea80  000105bc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c679  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003300  00000000  00000000  0002c8a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001708  00000000  00000000  0002fba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000122c  00000000  00000000  000312b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003cc8b  00000000  00000000  000324dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d000  00000000  00000000  0006f167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018cbe5  00000000  00000000  0008c167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00218d4c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007888  00000000  00000000  00218d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  00220618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001f8 	.word	0x100001f8
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810de50 	.word	0x0810de50

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001fc 	.word	0x100001fc
 81002dc:	0810de50 	.word	0x0810de50

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	@ 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8100dac:	f000 b9a0 	b.w	81010f0 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	@ (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	460c      	mov	r4, r1
 8100e3c:	2b00      	cmp	r3, #0
 8100e3e:	d14e      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e40:	4694      	mov	ip, r2
 8100e42:	458c      	cmp	ip, r1
 8100e44:	4686      	mov	lr, r0
 8100e46:	fab2 f282 	clz	r2, r2
 8100e4a:	d962      	bls.n	8100f12 <__udivmoddi4+0xde>
 8100e4c:	b14a      	cbz	r2, 8100e62 <__udivmoddi4+0x2e>
 8100e4e:	f1c2 0320 	rsb	r3, r2, #32
 8100e52:	4091      	lsls	r1, r2
 8100e54:	fa20 f303 	lsr.w	r3, r0, r3
 8100e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5c:	4319      	orrs	r1, r3
 8100e5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8100e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100e66:	fa1f f68c 	uxth.w	r6, ip
 8100e6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8100e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100e72:	fb07 1114 	mls	r1, r7, r4, r1
 8100e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e7a:	fb04 f106 	mul.w	r1, r4, r6
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8100e8a:	f080 8112 	bcs.w	81010b2 <__udivmoddi4+0x27e>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 810f 	bls.w	81010b2 <__udivmoddi4+0x27e>
 8100e94:	3c02      	subs	r4, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a59      	subs	r1, r3, r1
 8100e9a:	fa1f f38e 	uxth.w	r3, lr
 8100e9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8100ea2:	fb07 1110 	mls	r1, r7, r0, r1
 8100ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100eaa:	fb00 f606 	mul.w	r6, r0, r6
 8100eae:	429e      	cmp	r6, r3
 8100eb0:	d90a      	bls.n	8100ec8 <__udivmoddi4+0x94>
 8100eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8100eb6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8100eba:	f080 80fc 	bcs.w	81010b6 <__udivmoddi4+0x282>
 8100ebe:	429e      	cmp	r6, r3
 8100ec0:	f240 80f9 	bls.w	81010b6 <__udivmoddi4+0x282>
 8100ec4:	4463      	add	r3, ip
 8100ec6:	3802      	subs	r0, #2
 8100ec8:	1b9b      	subs	r3, r3, r6
 8100eca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8100ece:	2100      	movs	r1, #0
 8100ed0:	b11d      	cbz	r5, 8100eda <__udivmoddi4+0xa6>
 8100ed2:	40d3      	lsrs	r3, r2
 8100ed4:	2200      	movs	r2, #0
 8100ed6:	e9c5 3200 	strd	r3, r2, [r5]
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d905      	bls.n	8100eee <__udivmoddi4+0xba>
 8100ee2:	b10d      	cbz	r5, 8100ee8 <__udivmoddi4+0xb4>
 8100ee4:	e9c5 0100 	strd	r0, r1, [r5]
 8100ee8:	2100      	movs	r1, #0
 8100eea:	4608      	mov	r0, r1
 8100eec:	e7f5      	b.n	8100eda <__udivmoddi4+0xa6>
 8100eee:	fab3 f183 	clz	r1, r3
 8100ef2:	2900      	cmp	r1, #0
 8100ef4:	d146      	bne.n	8100f84 <__udivmoddi4+0x150>
 8100ef6:	42a3      	cmp	r3, r4
 8100ef8:	d302      	bcc.n	8100f00 <__udivmoddi4+0xcc>
 8100efa:	4290      	cmp	r0, r2
 8100efc:	f0c0 80f0 	bcc.w	81010e0 <__udivmoddi4+0x2ac>
 8100f00:	1a86      	subs	r6, r0, r2
 8100f02:	eb64 0303 	sbc.w	r3, r4, r3
 8100f06:	2001      	movs	r0, #1
 8100f08:	2d00      	cmp	r5, #0
 8100f0a:	d0e6      	beq.n	8100eda <__udivmoddi4+0xa6>
 8100f0c:	e9c5 6300 	strd	r6, r3, [r5]
 8100f10:	e7e3      	b.n	8100eda <__udivmoddi4+0xa6>
 8100f12:	2a00      	cmp	r2, #0
 8100f14:	f040 8090 	bne.w	8101038 <__udivmoddi4+0x204>
 8100f18:	eba1 040c 	sub.w	r4, r1, ip
 8100f1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100f20:	fa1f f78c 	uxth.w	r7, ip
 8100f24:	2101      	movs	r1, #1
 8100f26:	fbb4 f6f8 	udiv	r6, r4, r8
 8100f2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100f2e:	fb08 4416 	mls	r4, r8, r6, r4
 8100f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f36:	fb07 f006 	mul.w	r0, r7, r6
 8100f3a:	4298      	cmp	r0, r3
 8100f3c:	d908      	bls.n	8100f50 <__udivmoddi4+0x11c>
 8100f3e:	eb1c 0303 	adds.w	r3, ip, r3
 8100f42:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8100f46:	d202      	bcs.n	8100f4e <__udivmoddi4+0x11a>
 8100f48:	4298      	cmp	r0, r3
 8100f4a:	f200 80cd 	bhi.w	81010e8 <__udivmoddi4+0x2b4>
 8100f4e:	4626      	mov	r6, r4
 8100f50:	1a1c      	subs	r4, r3, r0
 8100f52:	fa1f f38e 	uxth.w	r3, lr
 8100f56:	fbb4 f0f8 	udiv	r0, r4, r8
 8100f5a:	fb08 4410 	mls	r4, r8, r0, r4
 8100f5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f62:	fb00 f707 	mul.w	r7, r0, r7
 8100f66:	429f      	cmp	r7, r3
 8100f68:	d908      	bls.n	8100f7c <__udivmoddi4+0x148>
 8100f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8100f6e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8100f72:	d202      	bcs.n	8100f7a <__udivmoddi4+0x146>
 8100f74:	429f      	cmp	r7, r3
 8100f76:	f200 80b0 	bhi.w	81010da <__udivmoddi4+0x2a6>
 8100f7a:	4620      	mov	r0, r4
 8100f7c:	1bdb      	subs	r3, r3, r7
 8100f7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100f82:	e7a5      	b.n	8100ed0 <__udivmoddi4+0x9c>
 8100f84:	f1c1 0620 	rsb	r6, r1, #32
 8100f88:	408b      	lsls	r3, r1
 8100f8a:	fa22 f706 	lsr.w	r7, r2, r6
 8100f8e:	431f      	orrs	r7, r3
 8100f90:	fa20 fc06 	lsr.w	ip, r0, r6
 8100f94:	fa04 f301 	lsl.w	r3, r4, r1
 8100f98:	ea43 030c 	orr.w	r3, r3, ip
 8100f9c:	40f4      	lsrs	r4, r6
 8100f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8100fa2:	0c38      	lsrs	r0, r7, #16
 8100fa4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8100fa8:	fbb4 fef0 	udiv	lr, r4, r0
 8100fac:	fa1f fc87 	uxth.w	ip, r7
 8100fb0:	fb00 441e 	mls	r4, r0, lr, r4
 8100fb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fb8:	fb0e f90c 	mul.w	r9, lr, ip
 8100fbc:	45a1      	cmp	r9, r4
 8100fbe:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc2:	d90a      	bls.n	8100fda <__udivmoddi4+0x1a6>
 8100fc4:	193c      	adds	r4, r7, r4
 8100fc6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8100fca:	f080 8084 	bcs.w	81010d6 <__udivmoddi4+0x2a2>
 8100fce:	45a1      	cmp	r9, r4
 8100fd0:	f240 8081 	bls.w	81010d6 <__udivmoddi4+0x2a2>
 8100fd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8100fd8:	443c      	add	r4, r7
 8100fda:	eba4 0409 	sub.w	r4, r4, r9
 8100fde:	fa1f f983 	uxth.w	r9, r3
 8100fe2:	fbb4 f3f0 	udiv	r3, r4, r0
 8100fe6:	fb00 4413 	mls	r4, r0, r3, r4
 8100fea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fee:	fb03 fc0c 	mul.w	ip, r3, ip
 8100ff2:	45a4      	cmp	ip, r4
 8100ff4:	d907      	bls.n	8101006 <__udivmoddi4+0x1d2>
 8100ff6:	193c      	adds	r4, r7, r4
 8100ff8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8100ffc:	d267      	bcs.n	81010ce <__udivmoddi4+0x29a>
 8100ffe:	45a4      	cmp	ip, r4
 8101000:	d965      	bls.n	81010ce <__udivmoddi4+0x29a>
 8101002:	3b02      	subs	r3, #2
 8101004:	443c      	add	r4, r7
 8101006:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 810100a:	fba0 9302 	umull	r9, r3, r0, r2
 810100e:	eba4 040c 	sub.w	r4, r4, ip
 8101012:	429c      	cmp	r4, r3
 8101014:	46ce      	mov	lr, r9
 8101016:	469c      	mov	ip, r3
 8101018:	d351      	bcc.n	81010be <__udivmoddi4+0x28a>
 810101a:	d04e      	beq.n	81010ba <__udivmoddi4+0x286>
 810101c:	b155      	cbz	r5, 8101034 <__udivmoddi4+0x200>
 810101e:	ebb8 030e 	subs.w	r3, r8, lr
 8101022:	eb64 040c 	sbc.w	r4, r4, ip
 8101026:	fa04 f606 	lsl.w	r6, r4, r6
 810102a:	40cb      	lsrs	r3, r1
 810102c:	431e      	orrs	r6, r3
 810102e:	40cc      	lsrs	r4, r1
 8101030:	e9c5 6400 	strd	r6, r4, [r5]
 8101034:	2100      	movs	r1, #0
 8101036:	e750      	b.n	8100eda <__udivmoddi4+0xa6>
 8101038:	f1c2 0320 	rsb	r3, r2, #32
 810103c:	fa20 f103 	lsr.w	r1, r0, r3
 8101040:	fa0c fc02 	lsl.w	ip, ip, r2
 8101044:	fa24 f303 	lsr.w	r3, r4, r3
 8101048:	4094      	lsls	r4, r2
 810104a:	430c      	orrs	r4, r1
 810104c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8101050:	fa00 fe02 	lsl.w	lr, r0, r2
 8101054:	fa1f f78c 	uxth.w	r7, ip
 8101058:	fbb3 f0f8 	udiv	r0, r3, r8
 810105c:	fb08 3110 	mls	r1, r8, r0, r3
 8101060:	0c23      	lsrs	r3, r4, #16
 8101062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8101066:	fb00 f107 	mul.w	r1, r0, r7
 810106a:	4299      	cmp	r1, r3
 810106c:	d908      	bls.n	8101080 <__udivmoddi4+0x24c>
 810106e:	eb1c 0303 	adds.w	r3, ip, r3
 8101072:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8101076:	d22c      	bcs.n	81010d2 <__udivmoddi4+0x29e>
 8101078:	4299      	cmp	r1, r3
 810107a:	d92a      	bls.n	81010d2 <__udivmoddi4+0x29e>
 810107c:	3802      	subs	r0, #2
 810107e:	4463      	add	r3, ip
 8101080:	1a5b      	subs	r3, r3, r1
 8101082:	b2a4      	uxth	r4, r4
 8101084:	fbb3 f1f8 	udiv	r1, r3, r8
 8101088:	fb08 3311 	mls	r3, r8, r1, r3
 810108c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8101090:	fb01 f307 	mul.w	r3, r1, r7
 8101094:	42a3      	cmp	r3, r4
 8101096:	d908      	bls.n	81010aa <__udivmoddi4+0x276>
 8101098:	eb1c 0404 	adds.w	r4, ip, r4
 810109c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 81010a0:	d213      	bcs.n	81010ca <__udivmoddi4+0x296>
 81010a2:	42a3      	cmp	r3, r4
 81010a4:	d911      	bls.n	81010ca <__udivmoddi4+0x296>
 81010a6:	3902      	subs	r1, #2
 81010a8:	4464      	add	r4, ip
 81010aa:	1ae4      	subs	r4, r4, r3
 81010ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 81010b0:	e739      	b.n	8100f26 <__udivmoddi4+0xf2>
 81010b2:	4604      	mov	r4, r0
 81010b4:	e6f0      	b.n	8100e98 <__udivmoddi4+0x64>
 81010b6:	4608      	mov	r0, r1
 81010b8:	e706      	b.n	8100ec8 <__udivmoddi4+0x94>
 81010ba:	45c8      	cmp	r8, r9
 81010bc:	d2ae      	bcs.n	810101c <__udivmoddi4+0x1e8>
 81010be:	ebb9 0e02 	subs.w	lr, r9, r2
 81010c2:	eb63 0c07 	sbc.w	ip, r3, r7
 81010c6:	3801      	subs	r0, #1
 81010c8:	e7a8      	b.n	810101c <__udivmoddi4+0x1e8>
 81010ca:	4631      	mov	r1, r6
 81010cc:	e7ed      	b.n	81010aa <__udivmoddi4+0x276>
 81010ce:	4603      	mov	r3, r0
 81010d0:	e799      	b.n	8101006 <__udivmoddi4+0x1d2>
 81010d2:	4630      	mov	r0, r6
 81010d4:	e7d4      	b.n	8101080 <__udivmoddi4+0x24c>
 81010d6:	46d6      	mov	lr, sl
 81010d8:	e77f      	b.n	8100fda <__udivmoddi4+0x1a6>
 81010da:	4463      	add	r3, ip
 81010dc:	3802      	subs	r0, #2
 81010de:	e74d      	b.n	8100f7c <__udivmoddi4+0x148>
 81010e0:	4606      	mov	r6, r0
 81010e2:	4623      	mov	r3, r4
 81010e4:	4608      	mov	r0, r1
 81010e6:	e70f      	b.n	8100f08 <__udivmoddi4+0xd4>
 81010e8:	3e02      	subs	r6, #2
 81010ea:	4463      	add	r3, ip
 81010ec:	e730      	b.n	8100f50 <__udivmoddi4+0x11c>
 81010ee:	bf00      	nop

081010f0 <__aeabi_idiv0>:
 81010f0:	4770      	bx	lr
 81010f2:	bf00      	nop

081010f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81010f4:	b480      	push	{r7}
 81010f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81010f8:	4b09      	ldr	r3, [pc, #36]	@ (8101120 <SystemInit+0x2c>)
 81010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81010fe:	4a08      	ldr	r2, [pc, #32]	@ (8101120 <SystemInit+0x2c>)
 8101100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8101104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101108:	4b05      	ldr	r3, [pc, #20]	@ (8101120 <SystemInit+0x2c>)
 810110a:	691b      	ldr	r3, [r3, #16]
 810110c:	4a04      	ldr	r2, [pc, #16]	@ (8101120 <SystemInit+0x2c>)
 810110e:	f043 0310 	orr.w	r3, r3, #16
 8101112:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101114:	bf00      	nop
 8101116:	46bd      	mov	sp, r7
 8101118:	f85d 7b04 	ldr.w	r7, [sp], #4
 810111c:	4770      	bx	lr
 810111e:	bf00      	nop
 8101120:	e000ed00 	.word	0xe000ed00

08101124 <ESC_Calibrate>:
 */
#include "main.h"
#include <ESC.h>


void ESC_Calibrate(){
 8101124:	b580      	push	{r7, lr}
 8101126:	af00      	add	r7, sp, #0
  setPWM(LIMIT_DUTY, LIMIT_DUTY, LIMIT_DUTY, LIMIT_DUTY);
 8101128:	eef2 1a04 	vmov.f32	s3, #36	@ 0x41200000  10.0
 810112c:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8101130:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8101134:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8101138:	f000 f842 	bl	81011c0 <setPWM>
  HAL_Delay(3000);
 810113c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8101140:	f001 feec 	bl	8102f1c <HAL_Delay>
  setPWM(OFF_DUTY, OFF_DUTY, OFF_DUTY, OFF_DUTY);
 8101144:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 8101148:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 810114c:	eef1 0a04 	vmov.f32	s1, #20	@ 0x40a00000  5.0
 8101150:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8101154:	f000 f834 	bl	81011c0 <setPWM>
}
 8101158:	bf00      	nop
 810115a:	bd80      	pop	{r7, pc}
 810115c:	0000      	movs	r0, r0
	...

08101160 <rangeDuty>:

float rangeDuty(float duty){
 8101160:	b580      	push	{r7, lr}
 8101162:	b082      	sub	sp, #8
 8101164:	af00      	add	r7, sp, #0
 8101166:	ed87 0a01 	vstr	s0, [r7, #4]
	if(duty<MIN_DUTY){
 810116a:	6878      	ldr	r0, [r7, #4]
 810116c:	f7ff fa74 	bl	8100658 <__aeabi_f2d>
 8101170:	a311      	add	r3, pc, #68	@ (adr r3, 81011b8 <rangeDuty+0x58>)
 8101172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101176:	f7ff fd39 	bl	8100bec <__aeabi_dcmplt>
 810117a:	4603      	mov	r3, r0
 810117c:	2b00      	cmp	r3, #0
 810117e:	d001      	beq.n	8101184 <rangeDuty+0x24>
		return MIN_DUTY;
 8101180:	4b0b      	ldr	r3, [pc, #44]	@ (81011b0 <rangeDuty+0x50>)
 8101182:	e00b      	b.n	810119c <rangeDuty+0x3c>
	}
	else if (duty>MAX_DUTY){
 8101184:	edd7 7a01 	vldr	s15, [r7, #4]
 8101188:	eeb1 7a0a 	vmov.f32	s14, #26	@ 0x40d00000  6.5
 810118c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8101190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101194:	dd01      	ble.n	810119a <rangeDuty+0x3a>
		return MAX_DUTY;
 8101196:	4b07      	ldr	r3, [pc, #28]	@ (81011b4 <rangeDuty+0x54>)
 8101198:	e000      	b.n	810119c <rangeDuty+0x3c>
	}
	return duty;
 810119a:	687b      	ldr	r3, [r7, #4]
}
 810119c:	ee07 3a90 	vmov	s15, r3
 81011a0:	eeb0 0a67 	vmov.f32	s0, s15
 81011a4:	3708      	adds	r7, #8
 81011a6:	46bd      	mov	sp, r7
 81011a8:	bd80      	pop	{r7, pc}
 81011aa:	bf00      	nop
 81011ac:	f3af 8000 	nop.w
 81011b0:	40accccd 	.word	0x40accccd
 81011b4:	40d00000 	.word	0x40d00000
 81011b8:	9999999a 	.word	0x9999999a
 81011bc:	40159999 	.word	0x40159999

081011c0 <setPWM>:

void setPWM(float pwm1, float pwm2, float pwm3, float pwm4){
 81011c0:	b580      	push	{r7, lr}
 81011c2:	ed2d 8b02 	vpush	{d8}
 81011c6:	b084      	sub	sp, #16
 81011c8:	af00      	add	r7, sp, #0
 81011ca:	ed87 0a03 	vstr	s0, [r7, #12]
 81011ce:	edc7 0a02 	vstr	s1, [r7, #8]
 81011d2:	ed87 1a01 	vstr	s2, [r7, #4]
 81011d6:	edc7 1a00 	vstr	s3, [r7]
	TIM3->CCR1 = (uint32_t) (TIM3->ARR * rangeDuty(pwm1) / 100);
 81011da:	4b33      	ldr	r3, [pc, #204]	@ (81012a8 <setPWM+0xe8>)
 81011dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81011de:	ee07 3a90 	vmov	s15, r3
 81011e2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 81011e6:	ed97 0a03 	vldr	s0, [r7, #12]
 81011ea:	f7ff ffb9 	bl	8101160 <rangeDuty>
 81011ee:	eef0 7a40 	vmov.f32	s15, s0
 81011f2:	ee28 7a27 	vmul.f32	s14, s16, s15
 81011f6:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 81012ac <setPWM+0xec>
 81011fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 81011fe:	4b2a      	ldr	r3, [pc, #168]	@ (81012a8 <setPWM+0xe8>)
 8101200:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101204:	ee17 2a90 	vmov	r2, s15
 8101208:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = (uint32_t) (TIM3->ARR * rangeDuty(pwm2) / 100);
 810120a:	4b27      	ldr	r3, [pc, #156]	@ (81012a8 <setPWM+0xe8>)
 810120c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810120e:	ee07 3a90 	vmov	s15, r3
 8101212:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8101216:	ed97 0a02 	vldr	s0, [r7, #8]
 810121a:	f7ff ffa1 	bl	8101160 <rangeDuty>
 810121e:	eef0 7a40 	vmov.f32	s15, s0
 8101222:	ee28 7a27 	vmul.f32	s14, s16, s15
 8101226:	eddf 6a21 	vldr	s13, [pc, #132]	@ 81012ac <setPWM+0xec>
 810122a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810122e:	4b1e      	ldr	r3, [pc, #120]	@ (81012a8 <setPWM+0xe8>)
 8101230:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101234:	ee17 2a90 	vmov	r2, s15
 8101238:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = (uint32_t) (TIM3->ARR * rangeDuty(pwm3) / 100);
 810123a:	4b1b      	ldr	r3, [pc, #108]	@ (81012a8 <setPWM+0xe8>)
 810123c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810123e:	ee07 3a90 	vmov	s15, r3
 8101242:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8101246:	ed97 0a01 	vldr	s0, [r7, #4]
 810124a:	f7ff ff89 	bl	8101160 <rangeDuty>
 810124e:	eef0 7a40 	vmov.f32	s15, s0
 8101252:	ee28 7a27 	vmul.f32	s14, s16, s15
 8101256:	eddf 6a15 	vldr	s13, [pc, #84]	@ 81012ac <setPWM+0xec>
 810125a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810125e:	4b12      	ldr	r3, [pc, #72]	@ (81012a8 <setPWM+0xe8>)
 8101260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101264:	ee17 2a90 	vmov	r2, s15
 8101268:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = (uint32_t) (TIM3->ARR * rangeDuty(pwm4) / 100);
 810126a:	4b0f      	ldr	r3, [pc, #60]	@ (81012a8 <setPWM+0xe8>)
 810126c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810126e:	ee07 3a90 	vmov	s15, r3
 8101272:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8101276:	ed97 0a00 	vldr	s0, [r7]
 810127a:	f7ff ff71 	bl	8101160 <rangeDuty>
 810127e:	eef0 7a40 	vmov.f32	s15, s0
 8101282:	ee28 7a27 	vmul.f32	s14, s16, s15
 8101286:	eddf 6a09 	vldr	s13, [pc, #36]	@ 81012ac <setPWM+0xec>
 810128a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 810128e:	4b06      	ldr	r3, [pc, #24]	@ (81012a8 <setPWM+0xe8>)
 8101290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101294:	ee17 2a90 	vmov	r2, s15
 8101298:	641a      	str	r2, [r3, #64]	@ 0x40
}
 810129a:	bf00      	nop
 810129c:	3710      	adds	r7, #16
 810129e:	46bd      	mov	sp, r7
 81012a0:	ecbd 8b02 	vpop	{d8}
 81012a4:	bd80      	pop	{r7, pc}
 81012a6:	bf00      	nop
 81012a8:	40000400 	.word	0x40000400
 81012ac:	42c80000 	.word	0x42c80000

081012b0 <SpeedCompute>:

float* SpeedCompute(float virtualInputs[])
{
 81012b0:	b5b0      	push	{r4, r5, r7, lr}
 81012b2:	b082      	sub	sp, #8
 81012b4:	af00      	add	r7, sp, #0
 81012b6:	6078      	str	r0, [r7, #4]
    static float Speeds_quad[4];
    static float Speeds[4];

    Speeds_quad[0] = (1/(4*b))*virtualInputs[0] + (1/(2*1*b))*virtualInputs[2] - (1/(4*d))*virtualInputs[3];
 81012b8:	687b      	ldr	r3, [r7, #4]
 81012ba:	681b      	ldr	r3, [r3, #0]
 81012bc:	4618      	mov	r0, r3
 81012be:	f7ff f9cb 	bl	8100658 <__aeabi_f2d>
 81012c2:	a3a3      	add	r3, pc, #652	@ (adr r3, 8101550 <SpeedCompute+0x2a0>)
 81012c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81012c8:	f7ff fa1e 	bl	8100708 <__aeabi_dmul>
 81012cc:	4602      	mov	r2, r0
 81012ce:	460b      	mov	r3, r1
 81012d0:	4614      	mov	r4, r2
 81012d2:	461d      	mov	r5, r3
 81012d4:	687b      	ldr	r3, [r7, #4]
 81012d6:	3308      	adds	r3, #8
 81012d8:	681b      	ldr	r3, [r3, #0]
 81012da:	4618      	mov	r0, r3
 81012dc:	f7ff f9bc 	bl	8100658 <__aeabi_f2d>
 81012e0:	a39d      	add	r3, pc, #628	@ (adr r3, 8101558 <SpeedCompute+0x2a8>)
 81012e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81012e6:	f7ff fa0f 	bl	8100708 <__aeabi_dmul>
 81012ea:	4602      	mov	r2, r0
 81012ec:	460b      	mov	r3, r1
 81012ee:	4620      	mov	r0, r4
 81012f0:	4629      	mov	r1, r5
 81012f2:	f7ff f853 	bl	810039c <__adddf3>
 81012f6:	4602      	mov	r2, r0
 81012f8:	460b      	mov	r3, r1
 81012fa:	4614      	mov	r4, r2
 81012fc:	461d      	mov	r5, r3
 81012fe:	687b      	ldr	r3, [r7, #4]
 8101300:	330c      	adds	r3, #12
 8101302:	681b      	ldr	r3, [r3, #0]
 8101304:	4618      	mov	r0, r3
 8101306:	f7ff f9a7 	bl	8100658 <__aeabi_f2d>
 810130a:	a395      	add	r3, pc, #596	@ (adr r3, 8101560 <SpeedCompute+0x2b0>)
 810130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101310:	f7ff f9fa 	bl	8100708 <__aeabi_dmul>
 8101314:	4602      	mov	r2, r0
 8101316:	460b      	mov	r3, r1
 8101318:	4620      	mov	r0, r4
 810131a:	4629      	mov	r1, r5
 810131c:	f7ff f83c 	bl	8100398 <__aeabi_dsub>
 8101320:	4602      	mov	r2, r0
 8101322:	460b      	mov	r3, r1
 8101324:	4610      	mov	r0, r2
 8101326:	4619      	mov	r1, r3
 8101328:	f7ff fce6 	bl	8100cf8 <__aeabi_d2f>
 810132c:	4603      	mov	r3, r0
 810132e:	4a8e      	ldr	r2, [pc, #568]	@ (8101568 <SpeedCompute+0x2b8>)
 8101330:	6013      	str	r3, [r2, #0]
    Speeds_quad[1] = (1/(4*b))*virtualInputs[0] - (1/(2*1*b))*virtualInputs[2] - (1/(4*d))*virtualInputs[3];
 8101332:	687b      	ldr	r3, [r7, #4]
 8101334:	681b      	ldr	r3, [r3, #0]
 8101336:	4618      	mov	r0, r3
 8101338:	f7ff f98e 	bl	8100658 <__aeabi_f2d>
 810133c:	a384      	add	r3, pc, #528	@ (adr r3, 8101550 <SpeedCompute+0x2a0>)
 810133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101342:	f7ff f9e1 	bl	8100708 <__aeabi_dmul>
 8101346:	4602      	mov	r2, r0
 8101348:	460b      	mov	r3, r1
 810134a:	4614      	mov	r4, r2
 810134c:	461d      	mov	r5, r3
 810134e:	687b      	ldr	r3, [r7, #4]
 8101350:	3308      	adds	r3, #8
 8101352:	681b      	ldr	r3, [r3, #0]
 8101354:	4618      	mov	r0, r3
 8101356:	f7ff f97f 	bl	8100658 <__aeabi_f2d>
 810135a:	a37f      	add	r3, pc, #508	@ (adr r3, 8101558 <SpeedCompute+0x2a8>)
 810135c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101360:	f7ff f9d2 	bl	8100708 <__aeabi_dmul>
 8101364:	4602      	mov	r2, r0
 8101366:	460b      	mov	r3, r1
 8101368:	4620      	mov	r0, r4
 810136a:	4629      	mov	r1, r5
 810136c:	f7ff f814 	bl	8100398 <__aeabi_dsub>
 8101370:	4602      	mov	r2, r0
 8101372:	460b      	mov	r3, r1
 8101374:	4614      	mov	r4, r2
 8101376:	461d      	mov	r5, r3
 8101378:	687b      	ldr	r3, [r7, #4]
 810137a:	330c      	adds	r3, #12
 810137c:	681b      	ldr	r3, [r3, #0]
 810137e:	4618      	mov	r0, r3
 8101380:	f7ff f96a 	bl	8100658 <__aeabi_f2d>
 8101384:	a376      	add	r3, pc, #472	@ (adr r3, 8101560 <SpeedCompute+0x2b0>)
 8101386:	e9d3 2300 	ldrd	r2, r3, [r3]
 810138a:	f7ff f9bd 	bl	8100708 <__aeabi_dmul>
 810138e:	4602      	mov	r2, r0
 8101390:	460b      	mov	r3, r1
 8101392:	4620      	mov	r0, r4
 8101394:	4629      	mov	r1, r5
 8101396:	f7fe ffff 	bl	8100398 <__aeabi_dsub>
 810139a:	4602      	mov	r2, r0
 810139c:	460b      	mov	r3, r1
 810139e:	4610      	mov	r0, r2
 81013a0:	4619      	mov	r1, r3
 81013a2:	f7ff fca9 	bl	8100cf8 <__aeabi_d2f>
 81013a6:	4603      	mov	r3, r0
 81013a8:	4a6f      	ldr	r2, [pc, #444]	@ (8101568 <SpeedCompute+0x2b8>)
 81013aa:	6053      	str	r3, [r2, #4]
    Speeds_quad[2] = (1/(4*b))*virtualInputs[0] - (1/(2*1*b))*virtualInputs[1] + (1/(4*d))*virtualInputs[3];
 81013ac:	687b      	ldr	r3, [r7, #4]
 81013ae:	681b      	ldr	r3, [r3, #0]
 81013b0:	4618      	mov	r0, r3
 81013b2:	f7ff f951 	bl	8100658 <__aeabi_f2d>
 81013b6:	a366      	add	r3, pc, #408	@ (adr r3, 8101550 <SpeedCompute+0x2a0>)
 81013b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81013bc:	f7ff f9a4 	bl	8100708 <__aeabi_dmul>
 81013c0:	4602      	mov	r2, r0
 81013c2:	460b      	mov	r3, r1
 81013c4:	4614      	mov	r4, r2
 81013c6:	461d      	mov	r5, r3
 81013c8:	687b      	ldr	r3, [r7, #4]
 81013ca:	3304      	adds	r3, #4
 81013cc:	681b      	ldr	r3, [r3, #0]
 81013ce:	4618      	mov	r0, r3
 81013d0:	f7ff f942 	bl	8100658 <__aeabi_f2d>
 81013d4:	a360      	add	r3, pc, #384	@ (adr r3, 8101558 <SpeedCompute+0x2a8>)
 81013d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81013da:	f7ff f995 	bl	8100708 <__aeabi_dmul>
 81013de:	4602      	mov	r2, r0
 81013e0:	460b      	mov	r3, r1
 81013e2:	4620      	mov	r0, r4
 81013e4:	4629      	mov	r1, r5
 81013e6:	f7fe ffd7 	bl	8100398 <__aeabi_dsub>
 81013ea:	4602      	mov	r2, r0
 81013ec:	460b      	mov	r3, r1
 81013ee:	4614      	mov	r4, r2
 81013f0:	461d      	mov	r5, r3
 81013f2:	687b      	ldr	r3, [r7, #4]
 81013f4:	330c      	adds	r3, #12
 81013f6:	681b      	ldr	r3, [r3, #0]
 81013f8:	4618      	mov	r0, r3
 81013fa:	f7ff f92d 	bl	8100658 <__aeabi_f2d>
 81013fe:	a358      	add	r3, pc, #352	@ (adr r3, 8101560 <SpeedCompute+0x2b0>)
 8101400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101404:	f7ff f980 	bl	8100708 <__aeabi_dmul>
 8101408:	4602      	mov	r2, r0
 810140a:	460b      	mov	r3, r1
 810140c:	4620      	mov	r0, r4
 810140e:	4629      	mov	r1, r5
 8101410:	f7fe ffc4 	bl	810039c <__adddf3>
 8101414:	4602      	mov	r2, r0
 8101416:	460b      	mov	r3, r1
 8101418:	4610      	mov	r0, r2
 810141a:	4619      	mov	r1, r3
 810141c:	f7ff fc6c 	bl	8100cf8 <__aeabi_d2f>
 8101420:	4603      	mov	r3, r0
 8101422:	4a51      	ldr	r2, [pc, #324]	@ (8101568 <SpeedCompute+0x2b8>)
 8101424:	6093      	str	r3, [r2, #8]
    Speeds_quad[3] = (1/(4*b))*virtualInputs[0] + (1/(2*1*b))*virtualInputs[1] + (1/(4*d))*virtualInputs[3];
 8101426:	687b      	ldr	r3, [r7, #4]
 8101428:	681b      	ldr	r3, [r3, #0]
 810142a:	4618      	mov	r0, r3
 810142c:	f7ff f914 	bl	8100658 <__aeabi_f2d>
 8101430:	a347      	add	r3, pc, #284	@ (adr r3, 8101550 <SpeedCompute+0x2a0>)
 8101432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101436:	f7ff f967 	bl	8100708 <__aeabi_dmul>
 810143a:	4602      	mov	r2, r0
 810143c:	460b      	mov	r3, r1
 810143e:	4614      	mov	r4, r2
 8101440:	461d      	mov	r5, r3
 8101442:	687b      	ldr	r3, [r7, #4]
 8101444:	3304      	adds	r3, #4
 8101446:	681b      	ldr	r3, [r3, #0]
 8101448:	4618      	mov	r0, r3
 810144a:	f7ff f905 	bl	8100658 <__aeabi_f2d>
 810144e:	a342      	add	r3, pc, #264	@ (adr r3, 8101558 <SpeedCompute+0x2a8>)
 8101450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101454:	f7ff f958 	bl	8100708 <__aeabi_dmul>
 8101458:	4602      	mov	r2, r0
 810145a:	460b      	mov	r3, r1
 810145c:	4620      	mov	r0, r4
 810145e:	4629      	mov	r1, r5
 8101460:	f7fe ff9c 	bl	810039c <__adddf3>
 8101464:	4602      	mov	r2, r0
 8101466:	460b      	mov	r3, r1
 8101468:	4614      	mov	r4, r2
 810146a:	461d      	mov	r5, r3
 810146c:	687b      	ldr	r3, [r7, #4]
 810146e:	330c      	adds	r3, #12
 8101470:	681b      	ldr	r3, [r3, #0]
 8101472:	4618      	mov	r0, r3
 8101474:	f7ff f8f0 	bl	8100658 <__aeabi_f2d>
 8101478:	a339      	add	r3, pc, #228	@ (adr r3, 8101560 <SpeedCompute+0x2b0>)
 810147a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810147e:	f7ff f943 	bl	8100708 <__aeabi_dmul>
 8101482:	4602      	mov	r2, r0
 8101484:	460b      	mov	r3, r1
 8101486:	4620      	mov	r0, r4
 8101488:	4629      	mov	r1, r5
 810148a:	f7fe ff87 	bl	810039c <__adddf3>
 810148e:	4602      	mov	r2, r0
 8101490:	460b      	mov	r3, r1
 8101492:	4610      	mov	r0, r2
 8101494:	4619      	mov	r1, r3
 8101496:	f7ff fc2f 	bl	8100cf8 <__aeabi_d2f>
 810149a:	4603      	mov	r3, r0
 810149c:	4a32      	ldr	r2, [pc, #200]	@ (8101568 <SpeedCompute+0x2b8>)
 810149e:	60d3      	str	r3, [r2, #12]
     * Calcoliamo le velocità dei motori al quadrato, poiché non possono essere negative.
     * Partendo dal valore di throttle e seguendo le matrici di controllo dei droni andiamo
     * a sommare e sottrarre le variabili date tramite il PID per il controllo delle velocità.
     */

    Speeds[0] = sqrt(Speeds_quad[0]);
 81014a0:	4b31      	ldr	r3, [pc, #196]	@ (8101568 <SpeedCompute+0x2b8>)
 81014a2:	681b      	ldr	r3, [r3, #0]
 81014a4:	4618      	mov	r0, r3
 81014a6:	f7ff f8d7 	bl	8100658 <__aeabi_f2d>
 81014aa:	4602      	mov	r2, r0
 81014ac:	460b      	mov	r3, r1
 81014ae:	ec43 2b10 	vmov	d0, r2, r3
 81014b2:	f00c fbc7 	bl	810dc44 <sqrt>
 81014b6:	ec53 2b10 	vmov	r2, r3, d0
 81014ba:	4610      	mov	r0, r2
 81014bc:	4619      	mov	r1, r3
 81014be:	f7ff fc1b 	bl	8100cf8 <__aeabi_d2f>
 81014c2:	4603      	mov	r3, r0
 81014c4:	4a29      	ldr	r2, [pc, #164]	@ (810156c <SpeedCompute+0x2bc>)
 81014c6:	6013      	str	r3, [r2, #0]
    Speeds[1] = sqrt(Speeds_quad[1]);
 81014c8:	4b27      	ldr	r3, [pc, #156]	@ (8101568 <SpeedCompute+0x2b8>)
 81014ca:	685b      	ldr	r3, [r3, #4]
 81014cc:	4618      	mov	r0, r3
 81014ce:	f7ff f8c3 	bl	8100658 <__aeabi_f2d>
 81014d2:	4602      	mov	r2, r0
 81014d4:	460b      	mov	r3, r1
 81014d6:	ec43 2b10 	vmov	d0, r2, r3
 81014da:	f00c fbb3 	bl	810dc44 <sqrt>
 81014de:	ec53 2b10 	vmov	r2, r3, d0
 81014e2:	4610      	mov	r0, r2
 81014e4:	4619      	mov	r1, r3
 81014e6:	f7ff fc07 	bl	8100cf8 <__aeabi_d2f>
 81014ea:	4603      	mov	r3, r0
 81014ec:	4a1f      	ldr	r2, [pc, #124]	@ (810156c <SpeedCompute+0x2bc>)
 81014ee:	6053      	str	r3, [r2, #4]
    Speeds[2] = sqrt(Speeds_quad[2]);
 81014f0:	4b1d      	ldr	r3, [pc, #116]	@ (8101568 <SpeedCompute+0x2b8>)
 81014f2:	689b      	ldr	r3, [r3, #8]
 81014f4:	4618      	mov	r0, r3
 81014f6:	f7ff f8af 	bl	8100658 <__aeabi_f2d>
 81014fa:	4602      	mov	r2, r0
 81014fc:	460b      	mov	r3, r1
 81014fe:	ec43 2b10 	vmov	d0, r2, r3
 8101502:	f00c fb9f 	bl	810dc44 <sqrt>
 8101506:	ec53 2b10 	vmov	r2, r3, d0
 810150a:	4610      	mov	r0, r2
 810150c:	4619      	mov	r1, r3
 810150e:	f7ff fbf3 	bl	8100cf8 <__aeabi_d2f>
 8101512:	4603      	mov	r3, r0
 8101514:	4a15      	ldr	r2, [pc, #84]	@ (810156c <SpeedCompute+0x2bc>)
 8101516:	6093      	str	r3, [r2, #8]
    Speeds[3] = sqrt(Speeds_quad[3]);
 8101518:	4b13      	ldr	r3, [pc, #76]	@ (8101568 <SpeedCompute+0x2b8>)
 810151a:	68db      	ldr	r3, [r3, #12]
 810151c:	4618      	mov	r0, r3
 810151e:	f7ff f89b 	bl	8100658 <__aeabi_f2d>
 8101522:	4602      	mov	r2, r0
 8101524:	460b      	mov	r3, r1
 8101526:	ec43 2b10 	vmov	d0, r2, r3
 810152a:	f00c fb8b 	bl	810dc44 <sqrt>
 810152e:	ec53 2b10 	vmov	r2, r3, d0
 8101532:	4610      	mov	r0, r2
 8101534:	4619      	mov	r1, r3
 8101536:	f7ff fbdf 	bl	8100cf8 <__aeabi_d2f>
 810153a:	4603      	mov	r3, r0
 810153c:	4a0b      	ldr	r2, [pc, #44]	@ (810156c <SpeedCompute+0x2bc>)
 810153e:	60d3      	str	r3, [r2, #12]

    // Una volta calcolata la velocità dei motori al quadrato, viene eseguita la radice

    return Speeds;
 8101540:	4b0a      	ldr	r3, [pc, #40]	@ (810156c <SpeedCompute+0x2bc>)
}
 8101542:	4618      	mov	r0, r3
 8101544:	3708      	adds	r7, #8
 8101546:	46bd      	mov	sp, r7
 8101548:	bdb0      	pop	{r4, r5, r7, pc}
 810154a:	bf00      	nop
 810154c:	f3af 8000 	nop.w
 8101550:	5d54bf10 	.word	0x5d54bf10
 8101554:	40d4fe08 	.word	0x40d4fe08
 8101558:	5d54bf10 	.word	0x5d54bf10
 810155c:	40e4fe08 	.word	0x40e4fe08
 8101560:	ffffffff 	.word	0xffffffff
 8101564:	40a869ff 	.word	0x40a869ff
 8101568:	10000214 	.word	0x10000214
 810156c:	10000224 	.word	0x10000224

08101570 <map>:


float map(float val){
 8101570:	b580      	push	{r7, lr}
 8101572:	b084      	sub	sp, #16
 8101574:	af00      	add	r7, sp, #0
 8101576:	ed87 0a01 	vstr	s0, [r7, #4]
	float duty = (((MAX_DUTY-MIN_DUTY)*val) + ((MIN_DUTY * MAX_SPEED)-(MAX_DUTY-MIN_SPEED)))/(MAX_SPEED-MIN_SPEED);
 810157a:	6878      	ldr	r0, [r7, #4]
 810157c:	f7ff f86c 	bl	8100658 <__aeabi_f2d>
 8101580:	a321      	add	r3, pc, #132	@ (adr r3, 8101608 <map+0x98>)
 8101582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101586:	f7ff f8bf 	bl	8100708 <__aeabi_dmul>
 810158a:	4602      	mov	r2, r0
 810158c:	460b      	mov	r3, r1
 810158e:	4610      	mov	r0, r2
 8101590:	4619      	mov	r1, r3
 8101592:	a31f      	add	r3, pc, #124	@ (adr r3, 8101610 <map+0xa0>)
 8101594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101598:	f7fe ff00 	bl	810039c <__adddf3>
 810159c:	4602      	mov	r2, r0
 810159e:	460b      	mov	r3, r1
 81015a0:	4610      	mov	r0, r2
 81015a2:	4619      	mov	r1, r3
 81015a4:	a31c      	add	r3, pc, #112	@ (adr r3, 8101618 <map+0xa8>)
 81015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81015aa:	f7ff f9d7 	bl	810095c <__aeabi_ddiv>
 81015ae:	4602      	mov	r2, r0
 81015b0:	460b      	mov	r3, r1
 81015b2:	4610      	mov	r0, r2
 81015b4:	4619      	mov	r1, r3
 81015b6:	f7ff fb9f 	bl	8100cf8 <__aeabi_d2f>
 81015ba:	4603      	mov	r3, r0
 81015bc:	60fb      	str	r3, [r7, #12]

	if (duty<MIN_DUTY) duty=MIN_DUTY;
 81015be:	68f8      	ldr	r0, [r7, #12]
 81015c0:	f7ff f84a 	bl	8100658 <__aeabi_f2d>
 81015c4:	a316      	add	r3, pc, #88	@ (adr r3, 8101620 <map+0xb0>)
 81015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81015ca:	f7ff fb0f 	bl	8100bec <__aeabi_dcmplt>
 81015ce:	4603      	mov	r3, r0
 81015d0:	2b00      	cmp	r3, #0
 81015d2:	d002      	beq.n	81015da <map+0x6a>
 81015d4:	4b0a      	ldr	r3, [pc, #40]	@ (8101600 <map+0x90>)
 81015d6:	60fb      	str	r3, [r7, #12]
 81015d8:	e00a      	b.n	81015f0 <map+0x80>
	else if (duty>MAX_DUTY) duty = MAX_DUTY;
 81015da:	edd7 7a03 	vldr	s15, [r7, #12]
 81015de:	eeb1 7a0a 	vmov.f32	s14, #26	@ 0x40d00000  6.5
 81015e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 81015e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 81015ea:	dd01      	ble.n	81015f0 <map+0x80>
 81015ec:	4b05      	ldr	r3, [pc, #20]	@ (8101604 <map+0x94>)
 81015ee:	60fb      	str	r3, [r7, #12]
	return duty;
 81015f0:	68fb      	ldr	r3, [r7, #12]
 81015f2:	ee07 3a90 	vmov	s15, r3
}
 81015f6:	eeb0 0a67 	vmov.f32	s0, s15
 81015fa:	3710      	adds	r7, #16
 81015fc:	46bd      	mov	sp, r7
 81015fe:	bd80      	pop	{r7, pc}
 8101600:	40accccd 	.word	0x40accccd
 8101604:	40d00000 	.word	0x40d00000
 8101608:	99999998 	.word	0x99999998
 810160c:	3ff19999 	.word	0x3ff19999
 8101610:	00000000 	.word	0x00000000
 8101614:	40f01538 	.word	0x40f01538
 8101618:	00000000 	.word	0x00000000
 810161c:	40c33300 	.word	0x40c33300
 8101620:	9999999a 	.word	0x9999999a
 8101624:	40159999 	.word	0x40159999

08101628 <init_PID>:
#include <PID.h>

void init_PID(PID* p, float Kp, float Ki, float Kd, float dt, float u_max, float u_min){
 8101628:	b480      	push	{r7}
 810162a:	b089      	sub	sp, #36	@ 0x24
 810162c:	af00      	add	r7, sp, #0
 810162e:	61f8      	str	r0, [r7, #28]
 8101630:	ed87 0a06 	vstr	s0, [r7, #24]
 8101634:	edc7 0a05 	vstr	s1, [r7, #20]
 8101638:	ed87 1a04 	vstr	s2, [r7, #16]
 810163c:	edc7 1a03 	vstr	s3, [r7, #12]
 8101640:	ed87 2a02 	vstr	s4, [r7, #8]
 8101644:	edc7 2a01 	vstr	s5, [r7, #4]
	p->Kp=Kp;
 8101648:	69fb      	ldr	r3, [r7, #28]
 810164a:	69ba      	ldr	r2, [r7, #24]
 810164c:	601a      	str	r2, [r3, #0]
	p->Ki=Ki;
 810164e:	69fb      	ldr	r3, [r7, #28]
 8101650:	697a      	ldr	r2, [r7, #20]
 8101652:	605a      	str	r2, [r3, #4]
	p->Kd=Kd;
 8101654:	69fb      	ldr	r3, [r7, #28]
 8101656:	693a      	ldr	r2, [r7, #16]
 8101658:	609a      	str	r2, [r3, #8]
	p->dt = dt;
 810165a:	69fb      	ldr	r3, [r7, #28]
 810165c:	68fa      	ldr	r2, [r7, #12]
 810165e:	60da      	str	r2, [r3, #12]
	p->Iterm = 0;
 8101660:	69fb      	ldr	r3, [r7, #28]
 8101662:	f04f 0200 	mov.w	r2, #0
 8101666:	611a      	str	r2, [r3, #16]
	p->lastError = 0;
 8101668:	69fb      	ldr	r3, [r7, #28]
 810166a:	f04f 0200 	mov.w	r2, #0
 810166e:	615a      	str	r2, [r3, #20]
	p->u_max=u_max;
 8101670:	69fb      	ldr	r3, [r7, #28]
 8101672:	68ba      	ldr	r2, [r7, #8]
 8101674:	619a      	str	r2, [r3, #24]
	p->u_min=u_min;
 8101676:	69fb      	ldr	r3, [r7, #28]
 8101678:	687a      	ldr	r2, [r7, #4]
 810167a:	61da      	str	r2, [r3, #28]
}
 810167c:	bf00      	nop
 810167e:	3724      	adds	r7, #36	@ 0x24
 8101680:	46bd      	mov	sp, r7
 8101682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101686:	4770      	bx	lr

08101688 <PID_controller>:

float PID_controller(PID* p, float input, float setPoint){
 8101688:	b480      	push	{r7}
 810168a:	b08b      	sub	sp, #44	@ 0x2c
 810168c:	af00      	add	r7, sp, #0
 810168e:	60f8      	str	r0, [r7, #12]
 8101690:	ed87 0a02 	vstr	s0, [r7, #8]
 8101694:	edc7 0a01 	vstr	s1, [r7, #4]
    float u;
    float newIterm;

    float e = setPoint - input;
 8101698:	ed97 7a01 	vldr	s14, [r7, #4]
 810169c:	edd7 7a02 	vldr	s15, [r7, #8]
 81016a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 81016a4:	edc7 7a08 	vstr	s15, [r7, #32]

    float Pterm = p->Kp * e;
 81016a8:	68fb      	ldr	r3, [r7, #12]
 81016aa:	edd3 7a00 	vldr	s15, [r3]
 81016ae:	ed97 7a08 	vldr	s14, [r7, #32]
 81016b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81016b6:	edc7 7a07 	vstr	s15, [r7, #28]
    newIterm = p->Iterm + (p->Ki)*p->dt * p->lastError;
 81016ba:	68fb      	ldr	r3, [r7, #12]
 81016bc:	ed93 7a04 	vldr	s14, [r3, #16]
 81016c0:	68fb      	ldr	r3, [r7, #12]
 81016c2:	edd3 6a01 	vldr	s13, [r3, #4]
 81016c6:	68fb      	ldr	r3, [r7, #12]
 81016c8:	edd3 7a03 	vldr	s15, [r3, #12]
 81016cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 81016d0:	68fb      	ldr	r3, [r7, #12]
 81016d2:	edd3 7a05 	vldr	s15, [r3, #20]
 81016d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81016da:	ee77 7a27 	vadd.f32	s15, s14, s15
 81016de:	edc7 7a06 	vstr	s15, [r7, #24]
    float Dterm = (p->Kd/p->dt) * (e - p->lastError);
 81016e2:	68fb      	ldr	r3, [r7, #12]
 81016e4:	edd3 6a02 	vldr	s13, [r3, #8]
 81016e8:	68fb      	ldr	r3, [r7, #12]
 81016ea:	edd3 7a03 	vldr	s15, [r3, #12]
 81016ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81016f2:	68fb      	ldr	r3, [r7, #12]
 81016f4:	edd3 7a05 	vldr	s15, [r3, #20]
 81016f8:	edd7 6a08 	vldr	s13, [r7, #32]
 81016fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8101700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101704:	edc7 7a05 	vstr	s15, [r7, #20]

    p->lastError = e;
 8101708:	68fb      	ldr	r3, [r7, #12]
 810170a:	6a3a      	ldr	r2, [r7, #32]
 810170c:	615a      	str	r2, [r3, #20]

    u = Pterm + newIterm + Dterm;
 810170e:	ed97 7a07 	vldr	s14, [r7, #28]
 8101712:	edd7 7a06 	vldr	s15, [r7, #24]
 8101716:	ee77 7a27 	vadd.f32	s15, s14, s15
 810171a:	ed97 7a05 	vldr	s14, [r7, #20]
 810171e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101722:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    if(u > p->u_max){
 8101726:	68fb      	ldr	r3, [r7, #12]
 8101728:	edd3 7a06 	vldr	s15, [r3, #24]
 810172c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8101730:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101738:	dd03      	ble.n	8101742 <PID_controller+0xba>
        u = p->u_max; // upper limit saturation
 810173a:	68fb      	ldr	r3, [r7, #12]
 810173c:	699b      	ldr	r3, [r3, #24]
 810173e:	627b      	str	r3, [r7, #36]	@ 0x24
 8101740:	e010      	b.n	8101764 <PID_controller+0xdc>
    } else if (u < p->u_min){
 8101742:	68fb      	ldr	r3, [r7, #12]
 8101744:	edd3 7a07 	vldr	s15, [r3, #28]
 8101748:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 810174c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101754:	d503      	bpl.n	810175e <PID_controller+0xd6>
        u = p->u_min; // lower limit saturation
 8101756:	68fb      	ldr	r3, [r7, #12]
 8101758:	69db      	ldr	r3, [r3, #28]
 810175a:	627b      	str	r3, [r7, #36]	@ 0x24
 810175c:	e002      	b.n	8101764 <PID_controller+0xdc>
    } else {
        p->Iterm= newIterm; // clamping anti-windup
 810175e:	68fb      	ldr	r3, [r7, #12]
 8101760:	69ba      	ldr	r2, [r7, #24]
 8101762:	611a      	str	r2, [r3, #16]
    }

    return u;
 8101764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101766:	ee07 3a90 	vmov	s15, r3
}
 810176a:	eeb0 0a67 	vmov.f32	s0, s15
 810176e:	372c      	adds	r7, #44	@ 0x2c
 8101770:	46bd      	mov	sp, r7
 8101772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101776:	4770      	bx	lr

08101778 <bno055_setPage>:
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

// Imposta la pagina di registro del sensore BNO055
void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8101778:	b580      	push	{r7, lr}
 810177a:	b082      	sub	sp, #8
 810177c:	af00      	add	r7, sp, #0
 810177e:	4603      	mov	r3, r0
 8101780:	71fb      	strb	r3, [r7, #7]
 8101782:	79fb      	ldrb	r3, [r7, #7]
 8101784:	4619      	mov	r1, r3
 8101786:	2007      	movs	r0, #7
 8101788:	f000 fa02 	bl	8101b90 <bno055_writeData>
 810178c:	bf00      	nop
 810178e:	3708      	adds	r7, #8
 8101790:	46bd      	mov	sp, r7
 8101792:	bd80      	pop	{r7, pc}

08101794 <bno055_setOperationMode>:
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

// Imposta la modalità operativa del sensore BNO055 e attende un ritardo in base alla modalità
void bno055_setOperationMode(bno055_opmode_t mode) {
 8101794:	b580      	push	{r7, lr}
 8101796:	b082      	sub	sp, #8
 8101798:	af00      	add	r7, sp, #0
 810179a:	4603      	mov	r3, r0
 810179c:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 810179e:	79fb      	ldrb	r3, [r7, #7]
 81017a0:	4619      	mov	r1, r3
 81017a2:	203d      	movs	r0, #61	@ 0x3d
 81017a4:	f000 f9f4 	bl	8101b90 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 81017a8:	79fb      	ldrb	r3, [r7, #7]
 81017aa:	2b00      	cmp	r3, #0
 81017ac:	d103      	bne.n	81017b6 <bno055_setOperationMode+0x22>
    bno055_delay(100);
 81017ae:	2064      	movs	r0, #100	@ 0x64
 81017b0:	f000 f9e2 	bl	8101b78 <bno055_delay>
  } else {
    bno055_delay(80);
  }
}
 81017b4:	e002      	b.n	81017bc <bno055_setOperationMode+0x28>
    bno055_delay(80);
 81017b6:	2050      	movs	r0, #80	@ 0x50
 81017b8:	f000 f9de 	bl	8101b78 <bno055_delay>
}
 81017bc:	bf00      	nop
 81017be:	3708      	adds	r7, #8
 81017c0:	46bd      	mov	sp, r7
 81017c2:	bd80      	pop	{r7, pc}

081017c4 <bno055_setOperationModeConfig>:

// NON FUSION MODE

// Imposta la modalità operativa del sensore BNO055 su configurazione
void bno055_setOperationModeConfig() {
 81017c4:	b580      	push	{r7, lr}
 81017c6:	af00      	add	r7, sp, #0
    bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 81017c8:	2000      	movs	r0, #0
 81017ca:	f7ff ffe3 	bl	8101794 <bno055_setOperationMode>
}
 81017ce:	bf00      	nop
 81017d0:	bd80      	pop	{r7, pc}

081017d2 <bno055_setOperationModeNDOF>:
void bno055_setOperationModeNDOF_FMC_OFF(){
	bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF_FMC_OFF);
}

// Imposta la modalità operativa del sensore BNO055 su NDOF (Nine Degrees of Freedom)
void bno055_setOperationModeNDOF() {
 81017d2:	b580      	push	{r7, lr}
 81017d4:	af00      	add	r7, sp, #0
    bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 81017d6:	200c      	movs	r0, #12
 81017d8:	f7ff ffdc 	bl	8101794 <bno055_setOperationMode>
}
 81017dc:	bf00      	nop
 81017de:	bd80      	pop	{r7, pc}

081017e0 <bno055_reset>:
void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
// Disabilita l'uso di un cristallo esterno per il sensore BNO055
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

// Esegue una procedura di reset per il sensore BNO055
void bno055_reset() {
 81017e0:	b580      	push	{r7, lr}
 81017e2:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 81017e4:	2120      	movs	r1, #32
 81017e6:	203f      	movs	r0, #63	@ 0x3f
 81017e8:	f000 f9d2 	bl	8101b90 <bno055_writeData>
  bno055_delay(700);
 81017ec:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 81017f0:	f000 f9c2 	bl	8101b78 <bno055_delay>
}
 81017f4:	bf00      	nop
 81017f6:	bd80      	pop	{r7, pc}

081017f8 <bno055_setup>:
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

// Inizializza il sensore BNO055 eseguendo una procedura di reset e configurazione iniziale
void bno055_setup() {
 81017f8:	b580      	push	{r7, lr}
 81017fa:	b082      	sub	sp, #8
 81017fc:	af00      	add	r7, sp, #0
  bno055_reset();
 81017fe:	f7ff ffef 	bl	81017e0 <bno055_reset>

  uint8_t id = 0;
 8101802:	2300      	movs	r3, #0
 8101804:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8101806:	1dfb      	adds	r3, r7, #7
 8101808:	2201      	movs	r2, #1
 810180a:	4619      	mov	r1, r3
 810180c:	2000      	movs	r0, #0
 810180e:	f000 fa99 	bl	8101d44 <bno055_readData>
  if (id != BNO055_ID) {
 8101812:	79fb      	ldrb	r3, [r7, #7]
 8101814:	2ba0      	cmp	r3, #160	@ 0xa0
 8101816:	d004      	beq.n	8101822 <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8101818:	79fb      	ldrb	r3, [r7, #7]
 810181a:	4619      	mov	r1, r3
 810181c:	4809      	ldr	r0, [pc, #36]	@ (8101844 <bno055_setup+0x4c>)
 810181e:	f008 fd65 	bl	810a2ec <iprintf>
  }
  bno055_setPage(0);
 8101822:	2000      	movs	r0, #0
 8101824:	f7ff ffa8 	bl	8101778 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8101828:	2100      	movs	r1, #0
 810182a:	203f      	movs	r0, #63	@ 0x3f
 810182c:	f000 f9b0 	bl	8101b90 <bno055_writeData>

  // Seleziona la modalità di configurazione del BNO055
  bno055_setOperationModeConfig();
 8101830:	f7ff ffc8 	bl	81017c4 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8101834:	200a      	movs	r0, #10
 8101836:	f000 f99f 	bl	8101b78 <bno055_delay>
}
 810183a:	bf00      	nop
 810183c:	3708      	adds	r7, #8
 810183e:	46bd      	mov	sp, r7
 8101840:	bd80      	pop	{r7, pc}
 8101842:	bf00      	nop
 8101844:	0810de68 	.word	0x0810de68

08101848 <bno055_getVector>:

  bno055_setOperationMode(operationMode);
}

//Ottiene un vettore specifico dal sensore BNO055 con la possibilità di specificare la scala del vettore
bno055_vector_t bno055_getVector(uint8_t vec) {
 8101848:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 810184c:	b09e      	sub	sp, #120	@ 0x78
 810184e:	af00      	add	r7, sp, #0
 8101850:	4603      	mov	r3, r0
 8101852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  bno055_setPage(0);
 8101856:	2000      	movs	r0, #0
 8101858:	f7ff ff8e 	bl	8101778 <bno055_setPage>
  uint8_t buffer[8];    // I quaternioni richiedono 8 byte

  if (vec == BNO055_VECTOR_QUATERNION)
 810185c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101860:	2b20      	cmp	r3, #32
 8101862:	d108      	bne.n	8101876 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8101864:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8101868:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810186c:	2208      	movs	r2, #8
 810186e:	4618      	mov	r0, r3
 8101870:	f000 fa68 	bl	8101d44 <bno055_readData>
 8101874:	e007      	b.n	8101886 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8101876:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 810187a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810187e:	2206      	movs	r2, #6
 8101880:	4618      	mov	r0, r3
 8101882:	f000 fa5f 	bl	8101d44 <bno055_readData>

  double scale = 1;
 8101886:	f04f 0200 	mov.w	r2, #0
 810188a:	4b8b      	ldr	r3, [pc, #556]	@ (8101ab8 <bno055_getVector+0x270>)
 810188c:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8101890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101894:	2b0e      	cmp	r3, #14
 8101896:	d109      	bne.n	81018ac <bno055_getVector+0x64>
    scale = magScale;
 8101898:	4b88      	ldr	r3, [pc, #544]	@ (8101abc <bno055_getVector+0x274>)
 810189a:	881b      	ldrh	r3, [r3, #0]
 810189c:	4618      	mov	r0, r3
 810189e:	f7fe feb9 	bl	8100614 <__aeabi_ui2d>
 81018a2:	4602      	mov	r2, r0
 81018a4:	460b      	mov	r3, r1
 81018a6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 81018aa:	e03e      	b.n	810192a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 81018ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81018b0:	2b08      	cmp	r3, #8
 81018b2:	d007      	beq.n	81018c4 <bno055_getVector+0x7c>
 81018b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81018b8:	2b28      	cmp	r3, #40	@ 0x28
 81018ba:	d003      	beq.n	81018c4 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 81018bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81018c0:	2b2e      	cmp	r3, #46	@ 0x2e
 81018c2:	d109      	bne.n	81018d8 <bno055_getVector+0x90>
    scale = accelScale;
 81018c4:	4b7e      	ldr	r3, [pc, #504]	@ (8101ac0 <bno055_getVector+0x278>)
 81018c6:	881b      	ldrh	r3, [r3, #0]
 81018c8:	4618      	mov	r0, r3
 81018ca:	f7fe fea3 	bl	8100614 <__aeabi_ui2d>
 81018ce:	4602      	mov	r2, r0
 81018d0:	460b      	mov	r3, r1
 81018d2:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 81018d6:	e028      	b.n	810192a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 81018d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81018dc:	2b14      	cmp	r3, #20
 81018de:	d109      	bne.n	81018f4 <bno055_getVector+0xac>
    scale = angularRateScale;
 81018e0:	4b78      	ldr	r3, [pc, #480]	@ (8101ac4 <bno055_getVector+0x27c>)
 81018e2:	881b      	ldrh	r3, [r3, #0]
 81018e4:	4618      	mov	r0, r3
 81018e6:	f7fe fe95 	bl	8100614 <__aeabi_ui2d>
 81018ea:	4602      	mov	r2, r0
 81018ec:	460b      	mov	r3, r1
 81018ee:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 81018f2:	e01a      	b.n	810192a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 81018f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81018f8:	2b1a      	cmp	r3, #26
 81018fa:	d109      	bne.n	8101910 <bno055_getVector+0xc8>
    scale = eulerScale;
 81018fc:	4b72      	ldr	r3, [pc, #456]	@ (8101ac8 <bno055_getVector+0x280>)
 81018fe:	881b      	ldrh	r3, [r3, #0]
 8101900:	4618      	mov	r0, r3
 8101902:	f7fe fe87 	bl	8100614 <__aeabi_ui2d>
 8101906:	4602      	mov	r2, r0
 8101908:	460b      	mov	r3, r1
 810190a:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 810190e:	e00c      	b.n	810192a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8101910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101914:	2b20      	cmp	r3, #32
 8101916:	d108      	bne.n	810192a <bno055_getVector+0xe2>
    scale = quaScale;
 8101918:	4b6c      	ldr	r3, [pc, #432]	@ (8101acc <bno055_getVector+0x284>)
 810191a:	881b      	ldrh	r3, [r3, #0]
 810191c:	4618      	mov	r0, r3
 810191e:	f7fe fe79 	bl	8100614 <__aeabi_ui2d>
 8101922:	4602      	mov	r2, r0
 8101924:	460b      	mov	r3, r1
 8101926:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 810192a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 810192e:	2220      	movs	r2, #32
 8101930:	2100      	movs	r1, #0
 8101932:	4618      	mov	r0, r3
 8101934:	f008 fe42 	bl	810a5bc <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8101938:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810193c:	2b20      	cmp	r3, #32
 810193e:	d150      	bne.n	81019e2 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8101940:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8101944:	021b      	lsls	r3, r3, #8
 8101946:	b21a      	sxth	r2, r3
 8101948:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 810194c:	b21b      	sxth	r3, r3
 810194e:	4313      	orrs	r3, r2
 8101950:	b21b      	sxth	r3, r3
 8101952:	4618      	mov	r0, r3
 8101954:	f7fe fe6e 	bl	8100634 <__aeabi_i2d>
 8101958:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 810195c:	f7fe fffe 	bl	810095c <__aeabi_ddiv>
 8101960:	4602      	mov	r2, r0
 8101962:	460b      	mov	r3, r1
 8101964:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8101968:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 810196c:	021b      	lsls	r3, r3, #8
 810196e:	b21a      	sxth	r2, r3
 8101970:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8101974:	b21b      	sxth	r3, r3
 8101976:	4313      	orrs	r3, r2
 8101978:	b21b      	sxth	r3, r3
 810197a:	4618      	mov	r0, r3
 810197c:	f7fe fe5a 	bl	8100634 <__aeabi_i2d>
 8101980:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8101984:	f7fe ffea 	bl	810095c <__aeabi_ddiv>
 8101988:	4602      	mov	r2, r0
 810198a:	460b      	mov	r3, r1
 810198c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8101990:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8101994:	021b      	lsls	r3, r3, #8
 8101996:	b21a      	sxth	r2, r3
 8101998:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 810199c:	b21b      	sxth	r3, r3
 810199e:	4313      	orrs	r3, r2
 81019a0:	b21b      	sxth	r3, r3
 81019a2:	4618      	mov	r0, r3
 81019a4:	f7fe fe46 	bl	8100634 <__aeabi_i2d>
 81019a8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 81019ac:	f7fe ffd6 	bl	810095c <__aeabi_ddiv>
 81019b0:	4602      	mov	r2, r0
 81019b2:	460b      	mov	r3, r1
 81019b4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 81019b8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 81019bc:	021b      	lsls	r3, r3, #8
 81019be:	b21a      	sxth	r2, r3
 81019c0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 81019c4:	b21b      	sxth	r3, r3
 81019c6:	4313      	orrs	r3, r2
 81019c8:	b21b      	sxth	r3, r3
 81019ca:	4618      	mov	r0, r3
 81019cc:	f7fe fe32 	bl	8100634 <__aeabi_i2d>
 81019d0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 81019d4:	f7fe ffc2 	bl	810095c <__aeabi_ddiv>
 81019d8:	4602      	mov	r2, r0
 81019da:	460b      	mov	r3, r1
 81019dc:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 81019e0:	e03b      	b.n	8101a5a <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 81019e2:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 81019e6:	021b      	lsls	r3, r3, #8
 81019e8:	b21a      	sxth	r2, r3
 81019ea:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 81019ee:	b21b      	sxth	r3, r3
 81019f0:	4313      	orrs	r3, r2
 81019f2:	b21b      	sxth	r3, r3
 81019f4:	4618      	mov	r0, r3
 81019f6:	f7fe fe1d 	bl	8100634 <__aeabi_i2d>
 81019fa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 81019fe:	f7fe ffad 	bl	810095c <__aeabi_ddiv>
 8101a02:	4602      	mov	r2, r0
 8101a04:	460b      	mov	r3, r1
 8101a06:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8101a0a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8101a0e:	021b      	lsls	r3, r3, #8
 8101a10:	b21a      	sxth	r2, r3
 8101a12:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8101a16:	b21b      	sxth	r3, r3
 8101a18:	4313      	orrs	r3, r2
 8101a1a:	b21b      	sxth	r3, r3
 8101a1c:	4618      	mov	r0, r3
 8101a1e:	f7fe fe09 	bl	8100634 <__aeabi_i2d>
 8101a22:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8101a26:	f7fe ff99 	bl	810095c <__aeabi_ddiv>
 8101a2a:	4602      	mov	r2, r0
 8101a2c:	460b      	mov	r3, r1
 8101a2e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8101a32:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8101a36:	021b      	lsls	r3, r3, #8
 8101a38:	b21a      	sxth	r2, r3
 8101a3a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8101a3e:	b21b      	sxth	r3, r3
 8101a40:	4313      	orrs	r3, r2
 8101a42:	b21b      	sxth	r3, r3
 8101a44:	4618      	mov	r0, r3
 8101a46:	f7fe fdf5 	bl	8100634 <__aeabi_i2d>
 8101a4a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8101a4e:	f7fe ff85 	bl	810095c <__aeabi_ddiv>
 8101a52:	4602      	mov	r2, r0
 8101a54:	460b      	mov	r3, r1
 8101a56:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  }

  return xyz;
 8101a5a:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8101a5e:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 8101a62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8101a64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8101a66:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8101a6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8101a6e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8101a72:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8101a76:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8101a7a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8101a7e:	ec49 8b14 	vmov	d4, r8, r9
 8101a82:	ec45 4b15 	vmov	d5, r4, r5
 8101a86:	ec41 0b16 	vmov	d6, r0, r1
 8101a8a:	ec43 2b17 	vmov	d7, r2, r3
}
 8101a8e:	eeb0 0a44 	vmov.f32	s0, s8
 8101a92:	eef0 0a64 	vmov.f32	s1, s9
 8101a96:	eeb0 1a45 	vmov.f32	s2, s10
 8101a9a:	eef0 1a65 	vmov.f32	s3, s11
 8101a9e:	eeb0 2a46 	vmov.f32	s4, s12
 8101aa2:	eef0 2a66 	vmov.f32	s5, s13
 8101aa6:	eeb0 3a47 	vmov.f32	s6, s14
 8101aaa:	eef0 3a67 	vmov.f32	s7, s15
 8101aae:	3778      	adds	r7, #120	@ 0x78
 8101ab0:	46bd      	mov	sp, r7
 8101ab2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8101ab6:	bf00      	nop
 8101ab8:	3ff00000 	.word	0x3ff00000
 8101abc:	1000000e 	.word	0x1000000e
 8101ac0:	10000008 	.word	0x10000008
 8101ac4:	1000000a 	.word	0x1000000a
 8101ac8:	1000000c 	.word	0x1000000c
 8101acc:	10000010 	.word	0x10000010

08101ad0 <bno055_getVectorEuler>:
// Ottiene un vettore giroscopico dal sensore BNO055
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
// Ottiene un vettore di angoli di Eulero dal sensore BNO055
bno055_vector_t bno055_getVectorEuler() {
 8101ad0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8101ad4:	b090      	sub	sp, #64	@ 0x40
 8101ad6:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 8101ad8:	201a      	movs	r0, #26
 8101ada:	f7ff feb5 	bl	8101848 <bno055_getVector>
 8101ade:	eeb0 4a40 	vmov.f32	s8, s0
 8101ae2:	eef0 4a60 	vmov.f32	s9, s1
 8101ae6:	eeb0 5a41 	vmov.f32	s10, s2
 8101aea:	eef0 5a61 	vmov.f32	s11, s3
 8101aee:	eeb0 6a42 	vmov.f32	s12, s4
 8101af2:	eef0 6a62 	vmov.f32	s13, s5
 8101af6:	eeb0 7a43 	vmov.f32	s14, s6
 8101afa:	eef0 7a63 	vmov.f32	s15, s7
 8101afe:	ed87 4b08 	vstr	d4, [r7, #32]
 8101b02:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 8101b06:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 8101b0a:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 8101b0e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8101b12:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8101b16:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8101b1a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8101b1e:	ec49 8b14 	vmov	d4, r8, r9
 8101b22:	ec45 4b15 	vmov	d5, r4, r5
 8101b26:	ec41 0b16 	vmov	d6, r0, r1
 8101b2a:	ec43 2b17 	vmov	d7, r2, r3
}
 8101b2e:	eeb0 0a44 	vmov.f32	s0, s8
 8101b32:	eef0 0a64 	vmov.f32	s1, s9
 8101b36:	eeb0 1a45 	vmov.f32	s2, s10
 8101b3a:	eef0 1a65 	vmov.f32	s3, s11
 8101b3e:	eeb0 2a46 	vmov.f32	s4, s12
 8101b42:	eef0 2a66 	vmov.f32	s5, s13
 8101b46:	eeb0 3a47 	vmov.f32	s6, s14
 8101b4a:	eef0 3a67 	vmov.f32	s7, s15
 8101b4e:	3740      	adds	r7, #64	@ 0x40
 8101b50:	46bd      	mov	sp, r7
 8101b52:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08101b58 <bno055_assignI2C>:
  uint8_t axisMapSign = (axis.x_sign << 2) | (axis.y_sign << 1) | (axis.z_sign);
  bno055_writeData(BNO055_AXIS_MAP_CONFIG, axisRemap);
  bno055_writeData(BNO055_AXIS_MAP_SIGN, axisMapSign);
}

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8101b58:	b480      	push	{r7}
 8101b5a:	b083      	sub	sp, #12
 8101b5c:	af00      	add	r7, sp, #0
 8101b5e:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8101b60:	4a04      	ldr	r2, [pc, #16]	@ (8101b74 <bno055_assignI2C+0x1c>)
 8101b62:	687b      	ldr	r3, [r7, #4]
 8101b64:	6013      	str	r3, [r2, #0]
}
 8101b66:	bf00      	nop
 8101b68:	370c      	adds	r7, #12
 8101b6a:	46bd      	mov	sp, r7
 8101b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b70:	4770      	bx	lr
 8101b72:	bf00      	nop
 8101b74:	10000234 	.word	0x10000234

08101b78 <bno055_delay>:

void bno055_delay(int time) {
 8101b78:	b580      	push	{r7, lr}
 8101b7a:	b082      	sub	sp, #8
 8101b7c:	af00      	add	r7, sp, #0
 8101b7e:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8101b80:	687b      	ldr	r3, [r7, #4]
 8101b82:	4618      	mov	r0, r3
 8101b84:	f001 f9ca 	bl	8102f1c <HAL_Delay>
#endif
}
 8101b88:	bf00      	nop
 8101b8a:	3708      	adds	r7, #8
 8101b8c:	46bd      	mov	sp, r7
 8101b8e:	bd80      	pop	{r7, pc}

08101b90 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8101b90:	b580      	push	{r7, lr}
 8101b92:	b088      	sub	sp, #32
 8101b94:	af02      	add	r7, sp, #8
 8101b96:	4603      	mov	r3, r0
 8101b98:	460a      	mov	r2, r1
 8101b9a:	71fb      	strb	r3, [r7, #7]
 8101b9c:	4613      	mov	r3, r2
 8101b9e:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8101ba0:	79fb      	ldrb	r3, [r7, #7]
 8101ba2:	733b      	strb	r3, [r7, #12]
 8101ba4:	79bb      	ldrb	r3, [r7, #6]
 8101ba6:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 8101ba8:	4b53      	ldr	r3, [pc, #332]	@ (8101cf8 <bno055_writeData+0x168>)
 8101baa:	6818      	ldr	r0, [r3, #0]
 8101bac:	f107 020c 	add.w	r2, r7, #12
 8101bb0:	230a      	movs	r3, #10
 8101bb2:	9300      	str	r3, [sp, #0]
 8101bb4:	2302      	movs	r3, #2
 8101bb6:	2150      	movs	r1, #80	@ 0x50
 8101bb8:	f001 fd56 	bl	8103668 <HAL_I2C_Master_Transmit>
 8101bbc:	4603      	mov	r3, r0
 8101bbe:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);

  if (status == HAL_OK) {
 8101bc0:	7dfb      	ldrb	r3, [r7, #23]
 8101bc2:	2b00      	cmp	r3, #0
 8101bc4:	f000 8092 	beq.w	8101cec <bno055_writeData+0x15c>
    return;
  }

  if (status == HAL_ERROR) {
 8101bc8:	7dfb      	ldrb	r3, [r7, #23]
 8101bca:	2b01      	cmp	r3, #1
 8101bcc:	d103      	bne.n	8101bd6 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8101bce:	484b      	ldr	r0, [pc, #300]	@ (8101cfc <bno055_writeData+0x16c>)
 8101bd0:	f008 fbf4 	bl	810a3bc <puts>
 8101bd4:	e012      	b.n	8101bfc <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8101bd6:	7dfb      	ldrb	r3, [r7, #23]
 8101bd8:	2b03      	cmp	r3, #3
 8101bda:	d103      	bne.n	8101be4 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8101bdc:	4848      	ldr	r0, [pc, #288]	@ (8101d00 <bno055_writeData+0x170>)
 8101bde:	f008 fbed 	bl	810a3bc <puts>
 8101be2:	e00b      	b.n	8101bfc <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8101be4:	7dfb      	ldrb	r3, [r7, #23]
 8101be6:	2b02      	cmp	r3, #2
 8101be8:	d103      	bne.n	8101bf2 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8101bea:	4846      	ldr	r0, [pc, #280]	@ (8101d04 <bno055_writeData+0x174>)
 8101bec:	f008 fbe6 	bl	810a3bc <puts>
 8101bf0:	e004      	b.n	8101bfc <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8101bf2:	7dfb      	ldrb	r3, [r7, #23]
 8101bf4:	4619      	mov	r1, r3
 8101bf6:	4844      	ldr	r0, [pc, #272]	@ (8101d08 <bno055_writeData+0x178>)
 8101bf8:	f008 fb78 	bl	810a2ec <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8101bfc:	4b3e      	ldr	r3, [pc, #248]	@ (8101cf8 <bno055_writeData+0x168>)
 8101bfe:	681b      	ldr	r3, [r3, #0]
 8101c00:	4618      	mov	r0, r3
 8101c02:	f001 ff4d 	bl	8103aa0 <HAL_I2C_GetError>
 8101c06:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8101c08:	693b      	ldr	r3, [r7, #16]
 8101c0a:	2b00      	cmp	r3, #0
 8101c0c:	d070      	beq.n	8101cf0 <bno055_writeData+0x160>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8101c0e:	693b      	ldr	r3, [r7, #16]
 8101c10:	2b01      	cmp	r3, #1
 8101c12:	d103      	bne.n	8101c1c <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8101c14:	483d      	ldr	r0, [pc, #244]	@ (8101d0c <bno055_writeData+0x17c>)
 8101c16:	f008 fbd1 	bl	810a3bc <puts>
 8101c1a:	e021      	b.n	8101c60 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8101c1c:	693b      	ldr	r3, [r7, #16]
 8101c1e:	2b02      	cmp	r3, #2
 8101c20:	d103      	bne.n	8101c2a <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8101c22:	483b      	ldr	r0, [pc, #236]	@ (8101d10 <bno055_writeData+0x180>)
 8101c24:	f008 fbca 	bl	810a3bc <puts>
 8101c28:	e01a      	b.n	8101c60 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 8101c2a:	693b      	ldr	r3, [r7, #16]
 8101c2c:	2b04      	cmp	r3, #4
 8101c2e:	d103      	bne.n	8101c38 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8101c30:	4838      	ldr	r0, [pc, #224]	@ (8101d14 <bno055_writeData+0x184>)
 8101c32:	f008 fbc3 	bl	810a3bc <puts>
 8101c36:	e013      	b.n	8101c60 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8101c38:	693b      	ldr	r3, [r7, #16]
 8101c3a:	2b08      	cmp	r3, #8
 8101c3c:	d103      	bne.n	8101c46 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8101c3e:	4836      	ldr	r0, [pc, #216]	@ (8101d18 <bno055_writeData+0x188>)
 8101c40:	f008 fbbc 	bl	810a3bc <puts>
 8101c44:	e00c      	b.n	8101c60 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8101c46:	693b      	ldr	r3, [r7, #16]
 8101c48:	2b10      	cmp	r3, #16
 8101c4a:	d103      	bne.n	8101c54 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8101c4c:	4833      	ldr	r0, [pc, #204]	@ (8101d1c <bno055_writeData+0x18c>)
 8101c4e:	f008 fbb5 	bl	810a3bc <puts>
 8101c52:	e005      	b.n	8101c60 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8101c54:	693b      	ldr	r3, [r7, #16]
 8101c56:	2b20      	cmp	r3, #32
 8101c58:	d102      	bne.n	8101c60 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 8101c5a:	4831      	ldr	r0, [pc, #196]	@ (8101d20 <bno055_writeData+0x190>)
 8101c5c:	f008 fbae 	bl	810a3bc <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8101c60:	4b25      	ldr	r3, [pc, #148]	@ (8101cf8 <bno055_writeData+0x168>)
 8101c62:	681b      	ldr	r3, [r3, #0]
 8101c64:	4618      	mov	r0, r3
 8101c66:	f001 ff0d 	bl	8103a84 <HAL_I2C_GetState>
 8101c6a:	4603      	mov	r3, r0
 8101c6c:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8101c6e:	7bfb      	ldrb	r3, [r7, #15]
 8101c70:	2b00      	cmp	r3, #0
 8101c72:	d103      	bne.n	8101c7c <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8101c74:	482b      	ldr	r0, [pc, #172]	@ (8101d24 <bno055_writeData+0x194>)
 8101c76:	f008 fba1 	bl	810a3bc <puts>
 8101c7a:	e03a      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_READY) {
 8101c7c:	7bfb      	ldrb	r3, [r7, #15]
 8101c7e:	2b20      	cmp	r3, #32
 8101c80:	d103      	bne.n	8101c8a <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8101c82:	4828      	ldr	r0, [pc, #160]	@ (8101d24 <bno055_writeData+0x194>)
 8101c84:	f008 fb9a 	bl	810a3bc <puts>
 8101c88:	e033      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8101c8a:	7bfb      	ldrb	r3, [r7, #15]
 8101c8c:	2b24      	cmp	r3, #36	@ 0x24
 8101c8e:	d103      	bne.n	8101c98 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8101c90:	4825      	ldr	r0, [pc, #148]	@ (8101d28 <bno055_writeData+0x198>)
 8101c92:	f008 fb93 	bl	810a3bc <puts>
 8101c96:	e02c      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8101c98:	7bfb      	ldrb	r3, [r7, #15]
 8101c9a:	2b21      	cmp	r3, #33	@ 0x21
 8101c9c:	d103      	bne.n	8101ca6 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8101c9e:	4823      	ldr	r0, [pc, #140]	@ (8101d2c <bno055_writeData+0x19c>)
 8101ca0:	f008 fb8c 	bl	810a3bc <puts>
 8101ca4:	e025      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8101ca6:	7bfb      	ldrb	r3, [r7, #15]
 8101ca8:	2b22      	cmp	r3, #34	@ 0x22
 8101caa:	d103      	bne.n	8101cb4 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8101cac:	4820      	ldr	r0, [pc, #128]	@ (8101d30 <bno055_writeData+0x1a0>)
 8101cae:	f008 fb85 	bl	810a3bc <puts>
 8101cb2:	e01e      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8101cb4:	7bfb      	ldrb	r3, [r7, #15]
 8101cb6:	2b28      	cmp	r3, #40	@ 0x28
 8101cb8:	d103      	bne.n	8101cc2 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8101cba:	481e      	ldr	r0, [pc, #120]	@ (8101d34 <bno055_writeData+0x1a4>)
 8101cbc:	f008 fb7e 	bl	810a3bc <puts>
 8101cc0:	e017      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8101cc2:	7bfb      	ldrb	r3, [r7, #15]
 8101cc4:	2b29      	cmp	r3, #41	@ 0x29
 8101cc6:	d103      	bne.n	8101cd0 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8101cc8:	481b      	ldr	r0, [pc, #108]	@ (8101d38 <bno055_writeData+0x1a8>)
 8101cca:	f008 fb77 	bl	810a3bc <puts>
 8101cce:	e010      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8101cd0:	7bfb      	ldrb	r3, [r7, #15]
 8101cd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8101cd4:	d103      	bne.n	8101cde <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8101cd6:	4819      	ldr	r0, [pc, #100]	@ (8101d3c <bno055_writeData+0x1ac>)
 8101cd8:	f008 fb70 	bl	810a3bc <puts>
 8101cdc:	e009      	b.n	8101cf2 <bno055_writeData+0x162>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8101cde:	7bfb      	ldrb	r3, [r7, #15]
 8101ce0:	2b60      	cmp	r3, #96	@ 0x60
 8101ce2:	d106      	bne.n	8101cf2 <bno055_writeData+0x162>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8101ce4:	4816      	ldr	r0, [pc, #88]	@ (8101d40 <bno055_writeData+0x1b0>)
 8101ce6:	f008 fb69 	bl	810a3bc <puts>
 8101cea:	e002      	b.n	8101cf2 <bno055_writeData+0x162>
    return;
 8101cec:	bf00      	nop
 8101cee:	e000      	b.n	8101cf2 <bno055_writeData+0x162>
    return;
 8101cf0:	bf00      	nop
//  } else if (state == HAL_I2C_STATE_ERROR) {
//    printf("HAL_I2C_STATE_ERROR\r\n");
}
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8101cf2:	3718      	adds	r7, #24
 8101cf4:	46bd      	mov	sp, r7
 8101cf6:	bd80      	pop	{r7, pc}
 8101cf8:	10000234 	.word	0x10000234
 8101cfc:	0810df08 	.word	0x0810df08
 8101d00:	0810df2c 	.word	0x0810df2c
 8101d04:	0810df54 	.word	0x0810df54
 8101d08:	0810df78 	.word	0x0810df78
 8101d0c:	0810df90 	.word	0x0810df90
 8101d10:	0810dfa4 	.word	0x0810dfa4
 8101d14:	0810dfb8 	.word	0x0810dfb8
 8101d18:	0810dfcc 	.word	0x0810dfcc
 8101d1c:	0810dfe0 	.word	0x0810dfe0
 8101d20:	0810dff4 	.word	0x0810dff4
 8101d24:	0810e00c 	.word	0x0810e00c
 8101d28:	0810e024 	.word	0x0810e024
 8101d2c:	0810e038 	.word	0x0810e038
 8101d30:	0810e050 	.word	0x0810e050
 8101d34:	0810e068 	.word	0x0810e068
 8101d38:	0810e080 	.word	0x0810e080
 8101d3c:	0810e0a0 	.word	0x0810e0a0
 8101d40:	0810e0c0 	.word	0x0810e0c0

08101d44 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8101d44:	b580      	push	{r7, lr}
 8101d46:	b086      	sub	sp, #24
 8101d48:	af02      	add	r7, sp, #8
 8101d4a:	4603      	mov	r3, r0
 8101d4c:	6039      	str	r1, [r7, #0]
 8101d4e:	71fb      	strb	r3, [r7, #7]
 8101d50:	4613      	mov	r3, r2
 8101d52:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8101d54:	4b1c      	ldr	r3, [pc, #112]	@ (8101dc8 <bno055_readData+0x84>)
 8101d56:	6818      	ldr	r0, [r3, #0]
 8101d58:	1dfa      	adds	r2, r7, #7
 8101d5a:	2364      	movs	r3, #100	@ 0x64
 8101d5c:	9300      	str	r3, [sp, #0]
 8101d5e:	2301      	movs	r3, #1
 8101d60:	2150      	movs	r1, #80	@ 0x50
 8101d62:	f001 fc81 	bl	8103668 <HAL_I2C_Master_Transmit>
 8101d66:	4603      	mov	r3, r0
 8101d68:	73fb      	strb	r3, [r7, #15]
                          100);
	ret = HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8101d6a:	4b17      	ldr	r3, [pc, #92]	@ (8101dc8 <bno055_readData+0x84>)
 8101d6c:	6818      	ldr	r0, [r3, #0]
 8101d6e:	79bb      	ldrb	r3, [r7, #6]
 8101d70:	b29b      	uxth	r3, r3
 8101d72:	2264      	movs	r2, #100	@ 0x64
 8101d74:	9200      	str	r2, [sp, #0]
 8101d76:	683a      	ldr	r2, [r7, #0]
 8101d78:	2150      	movs	r1, #80	@ 0x50
 8101d7a:	f001 fd8d 	bl	8103898 <HAL_I2C_Master_Receive>
 8101d7e:	4603      	mov	r3, r0
 8101d80:	73fb      	strb	r3, [r7, #15]
                         100);
	  if (ret == HAL_OK) {
 8101d82:	7bfb      	ldrb	r3, [r7, #15]
 8101d84:	2b00      	cmp	r3, #0
 8101d86:	d01a      	beq.n	8101dbe <bno055_readData+0x7a>
	    return;
	  }

	  if (ret == HAL_ERROR) {
 8101d88:	7bfb      	ldrb	r3, [r7, #15]
 8101d8a:	2b01      	cmp	r3, #1
 8101d8c:	d103      	bne.n	8101d96 <bno055_readData+0x52>
	    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8101d8e:	480f      	ldr	r0, [pc, #60]	@ (8101dcc <bno055_readData+0x88>)
 8101d90:	f008 fb14 	bl	810a3bc <puts>
 8101d94:	e014      	b.n	8101dc0 <bno055_readData+0x7c>
	  } else if (ret == HAL_TIMEOUT) {
 8101d96:	7bfb      	ldrb	r3, [r7, #15]
 8101d98:	2b03      	cmp	r3, #3
 8101d9a:	d103      	bne.n	8101da4 <bno055_readData+0x60>
	    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8101d9c:	480c      	ldr	r0, [pc, #48]	@ (8101dd0 <bno055_readData+0x8c>)
 8101d9e:	f008 fb0d 	bl	810a3bc <puts>
 8101da2:	e00d      	b.n	8101dc0 <bno055_readData+0x7c>
	  } else if (ret == HAL_BUSY) {
 8101da4:	7bfb      	ldrb	r3, [r7, #15]
 8101da6:	2b02      	cmp	r3, #2
 8101da8:	d103      	bne.n	8101db2 <bno055_readData+0x6e>
	    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8101daa:	480a      	ldr	r0, [pc, #40]	@ (8101dd4 <bno055_readData+0x90>)
 8101dac:	f008 fb06 	bl	810a3bc <puts>
 8101db0:	e006      	b.n	8101dc0 <bno055_readData+0x7c>
	  } else {
	    printf("Unknown status data %d", ret);
 8101db2:	7bfb      	ldrb	r3, [r7, #15]
 8101db4:	4619      	mov	r1, r3
 8101db6:	4808      	ldr	r0, [pc, #32]	@ (8101dd8 <bno055_readData+0x94>)
 8101db8:	f008 fa98 	bl	810a2ec <iprintf>
 8101dbc:	e000      	b.n	8101dc0 <bno055_readData+0x7c>
	    return;
 8101dbe:	bf00      	nop
	  }
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8101dc0:	3710      	adds	r7, #16
 8101dc2:	46bd      	mov	sp, r7
 8101dc4:	bd80      	pop	{r7, pc}
 8101dc6:	bf00      	nop
 8101dc8:	10000234 	.word	0x10000234
 8101dcc:	0810df08 	.word	0x0810df08
 8101dd0:	0810df2c 	.word	0x0810df2c
 8101dd4:	0810df54 	.word	0x0810df54
 8101dd8:	0810df78 	.word	0x0810df78

08101ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101ddc:	b580      	push	{r7, lr}
 8101dde:	b082      	sub	sp, #8
 8101de0:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101de2:	4b48      	ldr	r3, [pc, #288]	@ (8101f04 <main+0x128>)
 8101de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101de8:	4a46      	ldr	r2, [pc, #280]	@ (8101f04 <main+0x128>)
 8101dea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8101dee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101df2:	4b44      	ldr	r3, [pc, #272]	@ (8101f04 <main+0x128>)
 8101df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8101dfc:	607b      	str	r3, [r7, #4]
 8101dfe:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101e00:	2001      	movs	r0, #1
 8101e02:	f001 fb83 	bl	810350c <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101e06:	f002 fa0f 	bl	8104228 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101e0a:	2201      	movs	r2, #1
 8101e0c:	2102      	movs	r1, #2
 8101e0e:	2000      	movs	r0, #0
 8101e10:	f002 f990 	bl	8104134 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101e14:	4b3c      	ldr	r3, [pc, #240]	@ (8101f08 <main+0x12c>)
 8101e16:	681b      	ldr	r3, [r3, #0]
 8101e18:	091b      	lsrs	r3, r3, #4
 8101e1a:	f003 030f 	and.w	r3, r3, #15
 8101e1e:	2b07      	cmp	r3, #7
 8101e20:	d108      	bne.n	8101e34 <main+0x58>
 8101e22:	4b3a      	ldr	r3, [pc, #232]	@ (8101f0c <main+0x130>)
 8101e24:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8101e28:	4a38      	ldr	r2, [pc, #224]	@ (8101f0c <main+0x130>)
 8101e2a:	f043 0301 	orr.w	r3, r3, #1
 8101e2e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8101e32:	e007      	b.n	8101e44 <main+0x68>
 8101e34:	4b35      	ldr	r3, [pc, #212]	@ (8101f0c <main+0x130>)
 8101e36:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8101e3a:	4a34      	ldr	r2, [pc, #208]	@ (8101f0c <main+0x130>)
 8101e3c:	f043 0301 	orr.w	r3, r3, #1
 8101e40:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8101e44:	f000 ffb6 	bl	8102db4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101e48:	f000 fa96 	bl	8102378 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8101e4c:	f000 fa48 	bl	81022e0 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8101e50:	f000 f8bc 	bl	8101fcc <MX_TIM1_Init>
  MX_I2C1_Init();
 8101e54:	f000 f87a 	bl	8101f4c <MX_I2C1_Init>
  MX_TIM3_Init();
 8101e58:	f000 f90c 	bl	8102074 <MX_TIM3_Init>
  MX_TIM5_Init();
 8101e5c:	f000 f9a2 	bl	81021a4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8101e60:	482b      	ldr	r0, [pc, #172]	@ (8101f10 <main+0x134>)
 8101e62:	f004 fa4b 	bl	81062fc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_ALL);
 8101e66:	213c      	movs	r1, #60	@ 0x3c
 8101e68:	482a      	ldr	r0, [pc, #168]	@ (8101f14 <main+0x138>)
 8101e6a:	f004 fb21 	bl	81064b0 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);   // main channel
 8101e6e:	2100      	movs	r1, #0
 8101e70:	4829      	ldr	r0, [pc, #164]	@ (8101f18 <main+0x13c>)
 8101e72:	f004 fd91 	bl	8106998 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim5, TIM_CHANNEL_2);   // indirect channel
 8101e76:	2104      	movs	r1, #4
 8101e78:	4827      	ldr	r0, [pc, #156]	@ (8101f18 <main+0x13c>)
 8101e7a:	f004 fc89 	bl	8106790 <HAL_TIM_IC_Start>

#ifdef CALIBRATE
  ESC_Calibrate();
 8101e7e:	f7ff f951 	bl	8101124 <ESC_Calibrate>
#endif

  bno055_assignI2C(&hi2c1);
 8101e82:	4826      	ldr	r0, [pc, #152]	@ (8101f1c <main+0x140>)
 8101e84:	f7ff fe68 	bl	8101b58 <bno055_assignI2C>
  bno055_setup();
 8101e88:	f7ff fcb6 	bl	81017f8 <bno055_setup>
  bno055_setOperationModeNDOF();
 8101e8c:	f7ff fca1 	bl	81017d2 <bno055_setOperationModeNDOF>
  init_PID(&PitchPID, KPP, KIP, KDP, 0.01, 1.3, -1.3);
 8101e90:	eddf 2a23 	vldr	s5, [pc, #140]	@ 8101f20 <main+0x144>
 8101e94:	ed9f 2a23 	vldr	s4, [pc, #140]	@ 8101f24 <main+0x148>
 8101e98:	eddf 1a23 	vldr	s3, [pc, #140]	@ 8101f28 <main+0x14c>
 8101e9c:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 8101f2c <main+0x150>
 8101ea0:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8101f30 <main+0x154>
 8101ea4:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8101f34 <main+0x158>
 8101ea8:	4823      	ldr	r0, [pc, #140]	@ (8101f38 <main+0x15c>)
 8101eaa:	f7ff fbbd 	bl	8101628 <init_PID>
  init_PID(&RollPID, KPR, KIR, KDR, 0.01, 1.3, -1.3);
 8101eae:	eddf 2a1c 	vldr	s5, [pc, #112]	@ 8101f20 <main+0x144>
 8101eb2:	ed9f 2a1c 	vldr	s4, [pc, #112]	@ 8101f24 <main+0x148>
 8101eb6:	eddf 1a1c 	vldr	s3, [pc, #112]	@ 8101f28 <main+0x14c>
 8101eba:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 8101f2c <main+0x150>
 8101ebe:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8101f30 <main+0x154>
 8101ec2:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8101f2c <main+0x150>
 8101ec6:	481d      	ldr	r0, [pc, #116]	@ (8101f3c <main+0x160>)
 8101ec8:	f7ff fbae 	bl	8101628 <init_PID>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(flag_Tc){
 8101ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8101f40 <main+0x164>)
 8101ece:	681b      	ldr	r3, [r3, #0]
 8101ed0:	2b00      	cmp	r3, #0
 8101ed2:	d0fb      	beq.n	8101ecc <main+0xf0>
		  switch(mode){
 8101ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8101f44 <main+0x168>)
 8101ed6:	681b      	ldr	r3, [r3, #0]
 8101ed8:	2b02      	cmp	r3, #2
 8101eda:	d00d      	beq.n	8101ef8 <main+0x11c>
 8101edc:	2b02      	cmp	r3, #2
 8101ede:	dc0e      	bgt.n	8101efe <main+0x122>
 8101ee0:	2b00      	cmp	r3, #0
 8101ee2:	d002      	beq.n	8101eea <main+0x10e>
 8101ee4:	2b01      	cmp	r3, #1
 8101ee6:	d004      	beq.n	8101ef2 <main+0x116>
		  case 1:
			  armingMotors(); break;
		  case 2:
			  stabilize(); break;
		  default:
			  break;
 8101ee8:	e009      	b.n	8101efe <main+0x122>
			  printf("Motori fermi"); break;
 8101eea:	4817      	ldr	r0, [pc, #92]	@ (8101f48 <main+0x16c>)
 8101eec:	f008 f9fe 	bl	810a2ec <iprintf>
 8101ef0:	e006      	b.n	8101f00 <main+0x124>
			  armingMotors(); break;
 8101ef2:	f000 fa89 	bl	8102408 <armingMotors>
 8101ef6:	e003      	b.n	8101f00 <main+0x124>
			  stabilize(); break;
 8101ef8:	f000 faa2 	bl	8102440 <stabilize>
 8101efc:	e000      	b.n	8101f00 <main+0x124>
			  break;
 8101efe:	bf00      	nop
	  if(flag_Tc){
 8101f00:	e7e4      	b.n	8101ecc <main+0xf0>
 8101f02:	bf00      	nop
 8101f04:	58024400 	.word	0x58024400
 8101f08:	e000ed00 	.word	0xe000ed00
 8101f0c:	58026400 	.word	0x58026400
 8101f10:	1000028c 	.word	0x1000028c
 8101f14:	100002d8 	.word	0x100002d8
 8101f18:	10000324 	.word	0x10000324
 8101f1c:	10000238 	.word	0x10000238
 8101f20:	bfa66666 	.word	0xbfa66666
 8101f24:	3fa66666 	.word	0x3fa66666
 8101f28:	3c23d70a 	.word	0x3c23d70a
 8101f2c:	3d23d70a 	.word	0x3d23d70a
 8101f30:	00000000 	.word	0x00000000
 8101f34:	3d4ccccd 	.word	0x3d4ccccd
 8101f38:	1000040c 	.word	0x1000040c
 8101f3c:	1000042c 	.word	0x1000042c
 8101f40:	10000404 	.word	0x10000404
 8101f44:	10000408 	.word	0x10000408
 8101f48:	0810e3bc 	.word	0x0810e3bc

08101f4c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8101f4c:	b580      	push	{r7, lr}
 8101f4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8101f50:	4b1b      	ldr	r3, [pc, #108]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f52:	4a1c      	ldr	r2, [pc, #112]	@ (8101fc4 <MX_I2C1_Init+0x78>)
 8101f54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00301242;
 8101f56:	4b1a      	ldr	r3, [pc, #104]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f58:	4a1b      	ldr	r2, [pc, #108]	@ (8101fc8 <MX_I2C1_Init+0x7c>)
 8101f5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8101f5c:	4b18      	ldr	r3, [pc, #96]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f5e:	2200      	movs	r2, #0
 8101f60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8101f62:	4b17      	ldr	r3, [pc, #92]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f64:	2201      	movs	r2, #1
 8101f66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101f68:	4b15      	ldr	r3, [pc, #84]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f6a:	2200      	movs	r2, #0
 8101f6c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8101f6e:	4b14      	ldr	r3, [pc, #80]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f70:	2200      	movs	r2, #0
 8101f72:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101f74:	4b12      	ldr	r3, [pc, #72]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f76:	2200      	movs	r2, #0
 8101f78:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8101f7a:	4b11      	ldr	r3, [pc, #68]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f7c:	2200      	movs	r2, #0
 8101f7e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8101f80:	4b0f      	ldr	r3, [pc, #60]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f82:	2200      	movs	r2, #0
 8101f84:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101f86:	480e      	ldr	r0, [pc, #56]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f88:	f001 fad2 	bl	8103530 <HAL_I2C_Init>
 8101f8c:	4603      	mov	r3, r0
 8101f8e:	2b00      	cmp	r3, #0
 8101f90:	d001      	beq.n	8101f96 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8101f92:	f000 fbe3 	bl	810275c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101f96:	2100      	movs	r1, #0
 8101f98:	4809      	ldr	r0, [pc, #36]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101f9a:	f002 f833 	bl	8104004 <HAL_I2CEx_ConfigAnalogFilter>
 8101f9e:	4603      	mov	r3, r0
 8101fa0:	2b00      	cmp	r3, #0
 8101fa2:	d001      	beq.n	8101fa8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8101fa4:	f000 fbda 	bl	810275c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101fa8:	2100      	movs	r1, #0
 8101faa:	4805      	ldr	r0, [pc, #20]	@ (8101fc0 <MX_I2C1_Init+0x74>)
 8101fac:	f002 f875 	bl	810409a <HAL_I2CEx_ConfigDigitalFilter>
 8101fb0:	4603      	mov	r3, r0
 8101fb2:	2b00      	cmp	r3, #0
 8101fb4:	d001      	beq.n	8101fba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8101fb6:	f000 fbd1 	bl	810275c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8101fba:	bf00      	nop
 8101fbc:	bd80      	pop	{r7, pc}
 8101fbe:	bf00      	nop
 8101fc0:	10000238 	.word	0x10000238
 8101fc4:	40005400 	.word	0x40005400
 8101fc8:	00301242 	.word	0x00301242

08101fcc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8101fcc:	b580      	push	{r7, lr}
 8101fce:	b088      	sub	sp, #32
 8101fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8101fd2:	f107 0310 	add.w	r3, r7, #16
 8101fd6:	2200      	movs	r2, #0
 8101fd8:	601a      	str	r2, [r3, #0]
 8101fda:	605a      	str	r2, [r3, #4]
 8101fdc:	609a      	str	r2, [r3, #8]
 8101fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101fe0:	1d3b      	adds	r3, r7, #4
 8101fe2:	2200      	movs	r2, #0
 8101fe4:	601a      	str	r2, [r3, #0]
 8101fe6:	605a      	str	r2, [r3, #4]
 8101fe8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8101fea:	4b20      	ldr	r3, [pc, #128]	@ (810206c <MX_TIM1_Init+0xa0>)
 8101fec:	4a20      	ldr	r2, [pc, #128]	@ (8102070 <MX_TIM1_Init+0xa4>)
 8101fee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 75-1;
 8101ff0:	4b1e      	ldr	r3, [pc, #120]	@ (810206c <MX_TIM1_Init+0xa0>)
 8101ff2:	224a      	movs	r2, #74	@ 0x4a
 8101ff4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101ff6:	4b1d      	ldr	r3, [pc, #116]	@ (810206c <MX_TIM1_Init+0xa0>)
 8101ff8:	2200      	movs	r2, #0
 8101ffa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8101ffc:	4b1b      	ldr	r3, [pc, #108]	@ (810206c <MX_TIM1_Init+0xa0>)
 8101ffe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8102002:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8102004:	4b19      	ldr	r3, [pc, #100]	@ (810206c <MX_TIM1_Init+0xa0>)
 8102006:	2200      	movs	r2, #0
 8102008:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 810200a:	4b18      	ldr	r3, [pc, #96]	@ (810206c <MX_TIM1_Init+0xa0>)
 810200c:	2200      	movs	r2, #0
 810200e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102010:	4b16      	ldr	r3, [pc, #88]	@ (810206c <MX_TIM1_Init+0xa0>)
 8102012:	2200      	movs	r2, #0
 8102014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8102016:	4815      	ldr	r0, [pc, #84]	@ (810206c <MX_TIM1_Init+0xa0>)
 8102018:	f004 f918 	bl	810624c <HAL_TIM_Base_Init>
 810201c:	4603      	mov	r3, r0
 810201e:	2b00      	cmp	r3, #0
 8102020:	d001      	beq.n	8102026 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8102022:	f000 fb9b 	bl	810275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8102026:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810202a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 810202c:	f107 0310 	add.w	r3, r7, #16
 8102030:	4619      	mov	r1, r3
 8102032:	480e      	ldr	r0, [pc, #56]	@ (810206c <MX_TIM1_Init+0xa0>)
 8102034:	f005 f8b8 	bl	81071a8 <HAL_TIM_ConfigClockSource>
 8102038:	4603      	mov	r3, r0
 810203a:	2b00      	cmp	r3, #0
 810203c:	d001      	beq.n	8102042 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 810203e:	f000 fb8d 	bl	810275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8102042:	2300      	movs	r3, #0
 8102044:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8102046:	2300      	movs	r3, #0
 8102048:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810204a:	2300      	movs	r3, #0
 810204c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 810204e:	1d3b      	adds	r3, r7, #4
 8102050:	4619      	mov	r1, r3
 8102052:	4806      	ldr	r0, [pc, #24]	@ (810206c <MX_TIM1_Init+0xa0>)
 8102054:	f006 f896 	bl	8108184 <HAL_TIMEx_MasterConfigSynchronization>
 8102058:	4603      	mov	r3, r0
 810205a:	2b00      	cmp	r3, #0
 810205c:	d001      	beq.n	8102062 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 810205e:	f000 fb7d 	bl	810275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8102062:	bf00      	nop
 8102064:	3720      	adds	r7, #32
 8102066:	46bd      	mov	sp, r7
 8102068:	bd80      	pop	{r7, pc}
 810206a:	bf00      	nop
 810206c:	1000028c 	.word	0x1000028c
 8102070:	40010000 	.word	0x40010000

08102074 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8102074:	b580      	push	{r7, lr}
 8102076:	b08e      	sub	sp, #56	@ 0x38
 8102078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 810207a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 810207e:	2200      	movs	r2, #0
 8102080:	601a      	str	r2, [r3, #0]
 8102082:	605a      	str	r2, [r3, #4]
 8102084:	609a      	str	r2, [r3, #8]
 8102086:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102088:	f107 031c 	add.w	r3, r7, #28
 810208c:	2200      	movs	r2, #0
 810208e:	601a      	str	r2, [r3, #0]
 8102090:	605a      	str	r2, [r3, #4]
 8102092:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102094:	463b      	mov	r3, r7
 8102096:	2200      	movs	r2, #0
 8102098:	601a      	str	r2, [r3, #0]
 810209a:	605a      	str	r2, [r3, #4]
 810209c:	609a      	str	r2, [r3, #8]
 810209e:	60da      	str	r2, [r3, #12]
 81020a0:	611a      	str	r2, [r3, #16]
 81020a2:	615a      	str	r2, [r3, #20]
 81020a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 81020a6:	4b3d      	ldr	r3, [pc, #244]	@ (810219c <MX_TIM3_Init+0x128>)
 81020a8:	4a3d      	ldr	r2, [pc, #244]	@ (81021a0 <MX_TIM3_Init+0x12c>)
 81020aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 75-1;
 81020ac:	4b3b      	ldr	r3, [pc, #236]	@ (810219c <MX_TIM3_Init+0x128>)
 81020ae:	224a      	movs	r2, #74	@ 0x4a
 81020b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 81020b2:	4b3a      	ldr	r3, [pc, #232]	@ (810219c <MX_TIM3_Init+0x128>)
 81020b4:	2200      	movs	r2, #0
 81020b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 81020b8:	4b38      	ldr	r3, [pc, #224]	@ (810219c <MX_TIM3_Init+0x128>)
 81020ba:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 81020be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81020c0:	4b36      	ldr	r3, [pc, #216]	@ (810219c <MX_TIM3_Init+0x128>)
 81020c2:	2200      	movs	r2, #0
 81020c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81020c6:	4b35      	ldr	r3, [pc, #212]	@ (810219c <MX_TIM3_Init+0x128>)
 81020c8:	2200      	movs	r2, #0
 81020ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 81020cc:	4833      	ldr	r0, [pc, #204]	@ (810219c <MX_TIM3_Init+0x128>)
 81020ce:	f004 f8bd 	bl	810624c <HAL_TIM_Base_Init>
 81020d2:	4603      	mov	r3, r0
 81020d4:	2b00      	cmp	r3, #0
 81020d6:	d001      	beq.n	81020dc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 81020d8:	f000 fb40 	bl	810275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81020dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81020e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 81020e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 81020e6:	4619      	mov	r1, r3
 81020e8:	482c      	ldr	r0, [pc, #176]	@ (810219c <MX_TIM3_Init+0x128>)
 81020ea:	f005 f85d 	bl	81071a8 <HAL_TIM_ConfigClockSource>
 81020ee:	4603      	mov	r3, r0
 81020f0:	2b00      	cmp	r3, #0
 81020f2:	d001      	beq.n	81020f8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 81020f4:	f000 fb32 	bl	810275c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 81020f8:	4828      	ldr	r0, [pc, #160]	@ (810219c <MX_TIM3_Init+0x128>)
 81020fa:	f004 f977 	bl	81063ec <HAL_TIM_PWM_Init>
 81020fe:	4603      	mov	r3, r0
 8102100:	2b00      	cmp	r3, #0
 8102102:	d001      	beq.n	8102108 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8102104:	f000 fb2a 	bl	810275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8102108:	2300      	movs	r3, #0
 810210a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810210c:	2300      	movs	r3, #0
 810210e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8102110:	f107 031c 	add.w	r3, r7, #28
 8102114:	4619      	mov	r1, r3
 8102116:	4821      	ldr	r0, [pc, #132]	@ (810219c <MX_TIM3_Init+0x128>)
 8102118:	f006 f834 	bl	8108184 <HAL_TIMEx_MasterConfigSynchronization>
 810211c:	4603      	mov	r3, r0
 810211e:	2b00      	cmp	r3, #0
 8102120:	d001      	beq.n	8102126 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8102122:	f000 fb1b 	bl	810275c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8102126:	2360      	movs	r3, #96	@ 0x60
 8102128:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 810212a:	2300      	movs	r3, #0
 810212c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 810212e:	2300      	movs	r3, #0
 8102130:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8102132:	2300      	movs	r3, #0
 8102134:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8102136:	463b      	mov	r3, r7
 8102138:	2200      	movs	r2, #0
 810213a:	4619      	mov	r1, r3
 810213c:	4817      	ldr	r0, [pc, #92]	@ (810219c <MX_TIM3_Init+0x128>)
 810213e:	f004 ff1f 	bl	8106f80 <HAL_TIM_PWM_ConfigChannel>
 8102142:	4603      	mov	r3, r0
 8102144:	2b00      	cmp	r3, #0
 8102146:	d001      	beq.n	810214c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8102148:	f000 fb08 	bl	810275c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 810214c:	463b      	mov	r3, r7
 810214e:	2204      	movs	r2, #4
 8102150:	4619      	mov	r1, r3
 8102152:	4812      	ldr	r0, [pc, #72]	@ (810219c <MX_TIM3_Init+0x128>)
 8102154:	f004 ff14 	bl	8106f80 <HAL_TIM_PWM_ConfigChannel>
 8102158:	4603      	mov	r3, r0
 810215a:	2b00      	cmp	r3, #0
 810215c:	d001      	beq.n	8102162 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 810215e:	f000 fafd 	bl	810275c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8102162:	463b      	mov	r3, r7
 8102164:	2208      	movs	r2, #8
 8102166:	4619      	mov	r1, r3
 8102168:	480c      	ldr	r0, [pc, #48]	@ (810219c <MX_TIM3_Init+0x128>)
 810216a:	f004 ff09 	bl	8106f80 <HAL_TIM_PWM_ConfigChannel>
 810216e:	4603      	mov	r3, r0
 8102170:	2b00      	cmp	r3, #0
 8102172:	d001      	beq.n	8102178 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8102174:	f000 faf2 	bl	810275c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8102178:	463b      	mov	r3, r7
 810217a:	220c      	movs	r2, #12
 810217c:	4619      	mov	r1, r3
 810217e:	4807      	ldr	r0, [pc, #28]	@ (810219c <MX_TIM3_Init+0x128>)
 8102180:	f004 fefe 	bl	8106f80 <HAL_TIM_PWM_ConfigChannel>
 8102184:	4603      	mov	r3, r0
 8102186:	2b00      	cmp	r3, #0
 8102188:	d001      	beq.n	810218e <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 810218a:	f000 fae7 	bl	810275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 810218e:	4803      	ldr	r0, [pc, #12]	@ (810219c <MX_TIM3_Init+0x128>)
 8102190:	f000 fbf4 	bl	810297c <HAL_TIM_MspPostInit>

}
 8102194:	bf00      	nop
 8102196:	3738      	adds	r7, #56	@ 0x38
 8102198:	46bd      	mov	sp, r7
 810219a:	bd80      	pop	{r7, pc}
 810219c:	100002d8 	.word	0x100002d8
 81021a0:	40000400 	.word	0x40000400

081021a4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 81021a4:	b580      	push	{r7, lr}
 81021a6:	b090      	sub	sp, #64	@ 0x40
 81021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81021aa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 81021ae:	2200      	movs	r2, #0
 81021b0:	601a      	str	r2, [r3, #0]
 81021b2:	605a      	str	r2, [r3, #4]
 81021b4:	609a      	str	r2, [r3, #8]
 81021b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 81021b8:	f107 031c 	add.w	r3, r7, #28
 81021bc:	2200      	movs	r2, #0
 81021be:	601a      	str	r2, [r3, #0]
 81021c0:	605a      	str	r2, [r3, #4]
 81021c2:	609a      	str	r2, [r3, #8]
 81021c4:	60da      	str	r2, [r3, #12]
 81021c6:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 81021c8:	f107 030c 	add.w	r3, r7, #12
 81021cc:	2200      	movs	r2, #0
 81021ce:	601a      	str	r2, [r3, #0]
 81021d0:	605a      	str	r2, [r3, #4]
 81021d2:	609a      	str	r2, [r3, #8]
 81021d4:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81021d6:	463b      	mov	r3, r7
 81021d8:	2200      	movs	r2, #0
 81021da:	601a      	str	r2, [r3, #0]
 81021dc:	605a      	str	r2, [r3, #4]
 81021de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 81021e0:	4b3d      	ldr	r3, [pc, #244]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81021e2:	4a3e      	ldr	r2, [pc, #248]	@ (81022dc <MX_TIM5_Init+0x138>)
 81021e4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 75-1;
 81021e6:	4b3c      	ldr	r3, [pc, #240]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81021e8:	224a      	movs	r2, #74	@ 0x4a
 81021ea:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 81021ec:	4b3a      	ldr	r3, [pc, #232]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81021ee:	2200      	movs	r2, #0
 81021f0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000-1;
 81021f2:	4b39      	ldr	r3, [pc, #228]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81021f4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 81021f8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81021fa:	4b37      	ldr	r3, [pc, #220]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81021fc:	2200      	movs	r2, #0
 81021fe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102200:	4b35      	ldr	r3, [pc, #212]	@ (81022d8 <MX_TIM5_Init+0x134>)
 8102202:	2200      	movs	r2, #0
 8102204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8102206:	4834      	ldr	r0, [pc, #208]	@ (81022d8 <MX_TIM5_Init+0x134>)
 8102208:	f004 f820 	bl	810624c <HAL_TIM_Base_Init>
 810220c:	4603      	mov	r3, r0
 810220e:	2b00      	cmp	r3, #0
 8102210:	d001      	beq.n	8102216 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8102212:	f000 faa3 	bl	810275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8102216:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810221a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 810221c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8102220:	4619      	mov	r1, r3
 8102222:	482d      	ldr	r0, [pc, #180]	@ (81022d8 <MX_TIM5_Init+0x134>)
 8102224:	f004 ffc0 	bl	81071a8 <HAL_TIM_ConfigClockSource>
 8102228:	4603      	mov	r3, r0
 810222a:	2b00      	cmp	r3, #0
 810222c:	d001      	beq.n	8102232 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 810222e:	f000 fa95 	bl	810275c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8102232:	4829      	ldr	r0, [pc, #164]	@ (81022d8 <MX_TIM5_Init+0x134>)
 8102234:	f004 fa4a 	bl	81066cc <HAL_TIM_IC_Init>
 8102238:	4603      	mov	r3, r0
 810223a:	2b00      	cmp	r3, #0
 810223c:	d001      	beq.n	8102242 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 810223e:	f000 fa8d 	bl	810275c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8102242:	2304      	movs	r3, #4
 8102244:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8102246:	2350      	movs	r3, #80	@ 0x50
 8102248:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 810224a:	2300      	movs	r3, #0
 810224c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 810224e:	2300      	movs	r3, #0
 8102250:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8102252:	2300      	movs	r3, #0
 8102254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8102256:	f107 031c 	add.w	r3, r7, #28
 810225a:	4619      	mov	r1, r3
 810225c:	481e      	ldr	r0, [pc, #120]	@ (81022d8 <MX_TIM5_Init+0x134>)
 810225e:	f005 f89b 	bl	8107398 <HAL_TIM_SlaveConfigSynchro>
 8102262:	4603      	mov	r3, r0
 8102264:	2b00      	cmp	r3, #0
 8102266:	d001      	beq.n	810226c <MX_TIM5_Init+0xc8>
  {
    Error_Handler();
 8102268:	f000 fa78 	bl	810275c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 810226c:	2300      	movs	r3, #0
 810226e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8102270:	2301      	movs	r3, #1
 8102272:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8102274:	2300      	movs	r3, #0
 8102276:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8102278:	2300      	movs	r3, #0
 810227a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 810227c:	f107 030c 	add.w	r3, r7, #12
 8102280:	2200      	movs	r2, #0
 8102282:	4619      	mov	r1, r3
 8102284:	4814      	ldr	r0, [pc, #80]	@ (81022d8 <MX_TIM5_Init+0x134>)
 8102286:	f004 fdde 	bl	8106e46 <HAL_TIM_IC_ConfigChannel>
 810228a:	4603      	mov	r3, r0
 810228c:	2b00      	cmp	r3, #0
 810228e:	d001      	beq.n	8102294 <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 8102290:	f000 fa64 	bl	810275c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8102294:	2302      	movs	r3, #2
 8102296:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8102298:	2302      	movs	r3, #2
 810229a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 810229c:	f107 030c 	add.w	r3, r7, #12
 81022a0:	2204      	movs	r2, #4
 81022a2:	4619      	mov	r1, r3
 81022a4:	480c      	ldr	r0, [pc, #48]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81022a6:	f004 fdce 	bl	8106e46 <HAL_TIM_IC_ConfigChannel>
 81022aa:	4603      	mov	r3, r0
 81022ac:	2b00      	cmp	r3, #0
 81022ae:	d001      	beq.n	81022b4 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 81022b0:	f000 fa54 	bl	810275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 81022b4:	2300      	movs	r3, #0
 81022b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81022b8:	2300      	movs	r3, #0
 81022ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 81022bc:	463b      	mov	r3, r7
 81022be:	4619      	mov	r1, r3
 81022c0:	4805      	ldr	r0, [pc, #20]	@ (81022d8 <MX_TIM5_Init+0x134>)
 81022c2:	f005 ff5f 	bl	8108184 <HAL_TIMEx_MasterConfigSynchronization>
 81022c6:	4603      	mov	r3, r0
 81022c8:	2b00      	cmp	r3, #0
 81022ca:	d001      	beq.n	81022d0 <MX_TIM5_Init+0x12c>
  {
    Error_Handler();
 81022cc:	f000 fa46 	bl	810275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 81022d0:	bf00      	nop
 81022d2:	3740      	adds	r7, #64	@ 0x40
 81022d4:	46bd      	mov	sp, r7
 81022d6:	bd80      	pop	{r7, pc}
 81022d8:	10000324 	.word	0x10000324
 81022dc:	40000c00 	.word	0x40000c00

081022e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 81022e0:	b580      	push	{r7, lr}
 81022e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 81022e4:	4b22      	ldr	r3, [pc, #136]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 81022e6:	4a23      	ldr	r2, [pc, #140]	@ (8102374 <MX_USART3_UART_Init+0x94>)
 81022e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 81022ea:	4b21      	ldr	r3, [pc, #132]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 81022ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 81022f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 81022f2:	4b1f      	ldr	r3, [pc, #124]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 81022f4:	2200      	movs	r2, #0
 81022f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 81022f8:	4b1d      	ldr	r3, [pc, #116]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 81022fa:	2200      	movs	r2, #0
 81022fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 81022fe:	4b1c      	ldr	r3, [pc, #112]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 8102300:	2200      	movs	r2, #0
 8102302:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8102304:	4b1a      	ldr	r3, [pc, #104]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 8102306:	220c      	movs	r2, #12
 8102308:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 810230a:	4b19      	ldr	r3, [pc, #100]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 810230c:	2200      	movs	r2, #0
 810230e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8102310:	4b17      	ldr	r3, [pc, #92]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 8102312:	2200      	movs	r2, #0
 8102314:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8102316:	4b16      	ldr	r3, [pc, #88]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 8102318:	2200      	movs	r2, #0
 810231a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 810231c:	4b14      	ldr	r3, [pc, #80]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 810231e:	2200      	movs	r2, #0
 8102320:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8102322:	4b13      	ldr	r3, [pc, #76]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 8102324:	2200      	movs	r2, #0
 8102326:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8102328:	4811      	ldr	r0, [pc, #68]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 810232a:	f005 ffd7 	bl	81082dc <HAL_UART_Init>
 810232e:	4603      	mov	r3, r0
 8102330:	2b00      	cmp	r3, #0
 8102332:	d001      	beq.n	8102338 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8102334:	f000 fa12 	bl	810275c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102338:	2100      	movs	r1, #0
 810233a:	480d      	ldr	r0, [pc, #52]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 810233c:	f006 ffde 	bl	81092fc <HAL_UARTEx_SetTxFifoThreshold>
 8102340:	4603      	mov	r3, r0
 8102342:	2b00      	cmp	r3, #0
 8102344:	d001      	beq.n	810234a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8102346:	f000 fa09 	bl	810275c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810234a:	2100      	movs	r1, #0
 810234c:	4808      	ldr	r0, [pc, #32]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 810234e:	f007 f813 	bl	8109378 <HAL_UARTEx_SetRxFifoThreshold>
 8102352:	4603      	mov	r3, r0
 8102354:	2b00      	cmp	r3, #0
 8102356:	d001      	beq.n	810235c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8102358:	f000 fa00 	bl	810275c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 810235c:	4804      	ldr	r0, [pc, #16]	@ (8102370 <MX_USART3_UART_Init+0x90>)
 810235e:	f006 ff94 	bl	810928a <HAL_UARTEx_DisableFifoMode>
 8102362:	4603      	mov	r3, r0
 8102364:	2b00      	cmp	r3, #0
 8102366:	d001      	beq.n	810236c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8102368:	f000 f9f8 	bl	810275c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 810236c:	bf00      	nop
 810236e:	bd80      	pop	{r7, pc}
 8102370:	10000370 	.word	0x10000370
 8102374:	40004800 	.word	0x40004800

08102378 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8102378:	b480      	push	{r7}
 810237a:	b085      	sub	sp, #20
 810237c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 810237e:	4b21      	ldr	r3, [pc, #132]	@ (8102404 <MX_GPIO_Init+0x8c>)
 8102380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102384:	4a1f      	ldr	r2, [pc, #124]	@ (8102404 <MX_GPIO_Init+0x8c>)
 8102386:	f043 0301 	orr.w	r3, r3, #1
 810238a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810238e:	4b1d      	ldr	r3, [pc, #116]	@ (8102404 <MX_GPIO_Init+0x8c>)
 8102390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102394:	f003 0301 	and.w	r3, r3, #1
 8102398:	60fb      	str	r3, [r7, #12]
 810239a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810239c:	4b19      	ldr	r3, [pc, #100]	@ (8102404 <MX_GPIO_Init+0x8c>)
 810239e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81023a2:	4a18      	ldr	r2, [pc, #96]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023a4:	f043 0302 	orr.w	r3, r3, #2
 81023a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81023ac:	4b15      	ldr	r3, [pc, #84]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81023b2:	f003 0302 	and.w	r3, r3, #2
 81023b6:	60bb      	str	r3, [r7, #8]
 81023b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81023ba:	4b12      	ldr	r3, [pc, #72]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81023c0:	4a10      	ldr	r2, [pc, #64]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023c2:	f043 0308 	orr.w	r3, r3, #8
 81023c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81023ca:	4b0e      	ldr	r3, [pc, #56]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81023d0:	f003 0308 	and.w	r3, r3, #8
 81023d4:	607b      	str	r3, [r7, #4]
 81023d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81023d8:	4b0a      	ldr	r3, [pc, #40]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81023de:	4a09      	ldr	r2, [pc, #36]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023e0:	f043 0304 	orr.w	r3, r3, #4
 81023e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81023e8:	4b06      	ldr	r3, [pc, #24]	@ (8102404 <MX_GPIO_Init+0x8c>)
 81023ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81023ee:	f003 0304 	and.w	r3, r3, #4
 81023f2:	603b      	str	r3, [r7, #0]
 81023f4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 81023f6:	bf00      	nop
 81023f8:	3714      	adds	r7, #20
 81023fa:	46bd      	mov	sp, r7
 81023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102400:	4770      	bx	lr
 8102402:	bf00      	nop
 8102404:	58024400 	.word	0x58024400

08102408 <armingMotors>:

/* USER CODE BEGIN 4 */
void armingMotors(){
 8102408:	b580      	push	{r7, lr}
 810240a:	af00      	add	r7, sp, #0
	setPWM(MIN_DUTY, MIN_DUTY, MIN_DUTY, MIN_DUTY);
 810240c:	eddf 1a09 	vldr	s3, [pc, #36]	@ 8102434 <armingMotors+0x2c>
 8102410:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 8102434 <armingMotors+0x2c>
 8102414:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8102434 <armingMotors+0x2c>
 8102418:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8102434 <armingMotors+0x2c>
 810241c:	f7fe fed0 	bl	81011c0 <setPWM>
	printf("Motori armati");
 8102420:	4805      	ldr	r0, [pc, #20]	@ (8102438 <armingMotors+0x30>)
 8102422:	f007 ff63 	bl	810a2ec <iprintf>
	HAL_Delay(5000);
 8102426:	f241 3088 	movw	r0, #5000	@ 0x1388
 810242a:	f000 fd77 	bl	8102f1c <HAL_Delay>
}
 810242e:	bf00      	nop
 8102430:	bd80      	pop	{r7, pc}
 8102432:	bf00      	nop
 8102434:	40accccd 	.word	0x40accccd
 8102438:	0810e3cc 	.word	0x0810e3cc
 810243c:	00000000 	.word	0x00000000

08102440 <stabilize>:

void stabilize(){
 8102440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8102444:	b0a1      	sub	sp, #132	@ 0x84
 8102446:	af0c      	add	r7, sp, #48	@ 0x30
	float virtualInputs[4];
	bno055_vector_t v = bno055_getVectorEuler();
 8102448:	f7ff fb42 	bl	8101ad0 <bno055_getVectorEuler>
 810244c:	eeb0 4a40 	vmov.f32	s8, s0
 8102450:	eef0 4a60 	vmov.f32	s9, s1
 8102454:	eeb0 5a41 	vmov.f32	s10, s2
 8102458:	eef0 5a61 	vmov.f32	s11, s3
 810245c:	eeb0 6a42 	vmov.f32	s12, s4
 8102460:	eef0 6a62 	vmov.f32	s13, s5
 8102464:	eeb0 7a43 	vmov.f32	s14, s6
 8102468:	eef0 7a63 	vmov.f32	s15, s7
 810246c:	ed87 4b02 	vstr	d4, [r7, #8]
 8102470:	ed87 5b04 	vstr	d5, [r7, #16]
 8102474:	ed87 6b06 	vstr	d6, [r7, #24]
 8102478:	ed87 7b08 	vstr	d7, [r7, #32]
	  roll = v.y;
 810247c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8102480:	4985      	ldr	r1, [pc, #532]	@ (8102698 <stabilize+0x258>)
 8102482:	e9c1 2300 	strd	r2, r3, [r1]
	  if (v.z < 0){
 8102486:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 810248a:	f04f 0200 	mov.w	r2, #0
 810248e:	f04f 0300 	mov.w	r3, #0
 8102492:	f7fe fbab 	bl	8100bec <__aeabi_dcmplt>
 8102496:	4603      	mov	r3, r0
 8102498:	2b00      	cmp	r3, #0
 810249a:	d011      	beq.n	81024c0 <stabilize+0x80>
		  pitch = -v.z - 180;
 810249c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 81024a0:	4614      	mov	r4, r2
 81024a2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 81024a6:	f04f 0200 	mov.w	r2, #0
 81024aa:	4b7c      	ldr	r3, [pc, #496]	@ (810269c <stabilize+0x25c>)
 81024ac:	4620      	mov	r0, r4
 81024ae:	4629      	mov	r1, r5
 81024b0:	f7fd ff72 	bl	8100398 <__aeabi_dsub>
 81024b4:	4602      	mov	r2, r0
 81024b6:	460b      	mov	r3, r1
 81024b8:	4979      	ldr	r1, [pc, #484]	@ (81026a0 <stabilize+0x260>)
 81024ba:	e9c1 2300 	strd	r2, r3, [r1]
 81024be:	e00b      	b.n	81024d8 <stabilize+0x98>
	  }
	  else{
		  pitch = -v.z + 180;
 81024c0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 81024c4:	f04f 0000 	mov.w	r0, #0
 81024c8:	4974      	ldr	r1, [pc, #464]	@ (810269c <stabilize+0x25c>)
 81024ca:	f7fd ff65 	bl	8100398 <__aeabi_dsub>
 81024ce:	4602      	mov	r2, r0
 81024d0:	460b      	mov	r3, r1
 81024d2:	4973      	ldr	r1, [pc, #460]	@ (81026a0 <stabilize+0x260>)
 81024d4:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  yaw=v.x;
 81024d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 81024dc:	4971      	ldr	r1, [pc, #452]	@ (81026a4 <stabilize+0x264>)
 81024de:	e9c1 2300 	strd	r2, r3, [r1]
	  virtualInputs[0] = 15.6;
 81024e2:	4b71      	ldr	r3, [pc, #452]	@ (81026a8 <stabilize+0x268>)
 81024e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  virtualInputs[1] = PID_controller(&RollPID, roll, 0);
 81024e6:	4b6c      	ldr	r3, [pc, #432]	@ (8102698 <stabilize+0x258>)
 81024e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024ec:	4610      	mov	r0, r2
 81024ee:	4619      	mov	r1, r3
 81024f0:	f7fe fc02 	bl	8100cf8 <__aeabi_d2f>
 81024f4:	4603      	mov	r3, r0
 81024f6:	eddf 0a6d 	vldr	s1, [pc, #436]	@ 81026ac <stabilize+0x26c>
 81024fa:	ee00 3a10 	vmov	s0, r3
 81024fe:	486c      	ldr	r0, [pc, #432]	@ (81026b0 <stabilize+0x270>)
 8102500:	f7ff f8c2 	bl	8101688 <PID_controller>
 8102504:	eef0 7a40 	vmov.f32	s15, s0
 8102508:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	  virtualInputs[2] = PID_controller(&PitchPID, pitch, 0);
 810250c:	4b64      	ldr	r3, [pc, #400]	@ (81026a0 <stabilize+0x260>)
 810250e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102512:	4610      	mov	r0, r2
 8102514:	4619      	mov	r1, r3
 8102516:	f7fe fbef 	bl	8100cf8 <__aeabi_d2f>
 810251a:	4603      	mov	r3, r0
 810251c:	eddf 0a63 	vldr	s1, [pc, #396]	@ 81026ac <stabilize+0x26c>
 8102520:	ee00 3a10 	vmov	s0, r3
 8102524:	4863      	ldr	r0, [pc, #396]	@ (81026b4 <stabilize+0x274>)
 8102526:	f7ff f8af 	bl	8101688 <PID_controller>
 810252a:	eef0 7a40 	vmov.f32	s15, s0
 810252e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	  virtualInputs[3] = 0;
 8102532:	f04f 0300 	mov.w	r3, #0
 8102536:	63bb      	str	r3, [r7, #56]	@ 0x38

	  float* Speeds;
	  Speeds = SpeedCompute(virtualInputs);
 8102538:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810253c:	4618      	mov	r0, r3
 810253e:	f7fe feb7 	bl	81012b0 <SpeedCompute>
 8102542:	64f8      	str	r0, [r7, #76]	@ 0x4c

	  float avgMotor1 = map(Speeds[0]) + 0.019;
 8102544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8102546:	edd3 7a00 	vldr	s15, [r3]
 810254a:	eeb0 0a67 	vmov.f32	s0, s15
 810254e:	f7ff f80f 	bl	8101570 <map>
 8102552:	ee10 3a10 	vmov	r3, s0
 8102556:	4618      	mov	r0, r3
 8102558:	f7fe f87e 	bl	8100658 <__aeabi_f2d>
 810255c:	a34a      	add	r3, pc, #296	@ (adr r3, 8102688 <stabilize+0x248>)
 810255e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102562:	f7fd ff1b 	bl	810039c <__adddf3>
 8102566:	4602      	mov	r2, r0
 8102568:	460b      	mov	r3, r1
 810256a:	4610      	mov	r0, r2
 810256c:	4619      	mov	r1, r3
 810256e:	f7fe fbc3 	bl	8100cf8 <__aeabi_d2f>
 8102572:	4603      	mov	r3, r0
 8102574:	64bb      	str	r3, [r7, #72]	@ 0x48
	  float avgMotor2 = map(Speeds[1]) + 0.0295;
 8102576:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8102578:	3304      	adds	r3, #4
 810257a:	edd3 7a00 	vldr	s15, [r3]
 810257e:	eeb0 0a67 	vmov.f32	s0, s15
 8102582:	f7fe fff5 	bl	8101570 <map>
 8102586:	ee10 3a10 	vmov	r3, s0
 810258a:	4618      	mov	r0, r3
 810258c:	f7fe f864 	bl	8100658 <__aeabi_f2d>
 8102590:	a33f      	add	r3, pc, #252	@ (adr r3, 8102690 <stabilize+0x250>)
 8102592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102596:	f7fd ff01 	bl	810039c <__adddf3>
 810259a:	4602      	mov	r2, r0
 810259c:	460b      	mov	r3, r1
 810259e:	4610      	mov	r0, r2
 81025a0:	4619      	mov	r1, r3
 81025a2:	f7fe fba9 	bl	8100cf8 <__aeabi_d2f>
 81025a6:	4603      	mov	r3, r0
 81025a8:	647b      	str	r3, [r7, #68]	@ 0x44
	  float avgMotor3 = map(Speeds[2]) - 0.019;
 81025aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81025ac:	3308      	adds	r3, #8
 81025ae:	edd3 7a00 	vldr	s15, [r3]
 81025b2:	eeb0 0a67 	vmov.f32	s0, s15
 81025b6:	f7fe ffdb 	bl	8101570 <map>
 81025ba:	ee10 3a10 	vmov	r3, s0
 81025be:	4618      	mov	r0, r3
 81025c0:	f7fe f84a 	bl	8100658 <__aeabi_f2d>
 81025c4:	a330      	add	r3, pc, #192	@ (adr r3, 8102688 <stabilize+0x248>)
 81025c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81025ca:	f7fd fee5 	bl	8100398 <__aeabi_dsub>
 81025ce:	4602      	mov	r2, r0
 81025d0:	460b      	mov	r3, r1
 81025d2:	4610      	mov	r0, r2
 81025d4:	4619      	mov	r1, r3
 81025d6:	f7fe fb8f 	bl	8100cf8 <__aeabi_d2f>
 81025da:	4603      	mov	r3, r0
 81025dc:	643b      	str	r3, [r7, #64]	@ 0x40
	  float avgMotor4 = map(Speeds[3]) - 0.0295;
 81025de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81025e0:	330c      	adds	r3, #12
 81025e2:	edd3 7a00 	vldr	s15, [r3]
 81025e6:	eeb0 0a67 	vmov.f32	s0, s15
 81025ea:	f7fe ffc1 	bl	8101570 <map>
 81025ee:	ee10 3a10 	vmov	r3, s0
 81025f2:	4618      	mov	r0, r3
 81025f4:	f7fe f830 	bl	8100658 <__aeabi_f2d>
 81025f8:	a325      	add	r3, pc, #148	@ (adr r3, 8102690 <stabilize+0x250>)
 81025fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81025fe:	f7fd fecb 	bl	8100398 <__aeabi_dsub>
 8102602:	4602      	mov	r2, r0
 8102604:	460b      	mov	r3, r1
 8102606:	4610      	mov	r0, r2
 8102608:	4619      	mov	r1, r3
 810260a:	f7fe fb75 	bl	8100cf8 <__aeabi_d2f>
 810260e:	4603      	mov	r3, r0
 8102610:	63fb      	str	r3, [r7, #60]	@ 0x3c

	  printf("%.2f, %.2f, %.2f, %.2f, %f, %f, %f, %f, %f, %f\r\n", avgMotor1, avgMotor2, avgMotor3, avgMotor4, roll, pitch, virtualInputs);
 8102612:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8102614:	f7fe f820 	bl	8100658 <__aeabi_f2d>
 8102618:	e9c7 0100 	strd	r0, r1, [r7]
 810261c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 810261e:	f7fe f81b 	bl	8100658 <__aeabi_f2d>
 8102622:	4604      	mov	r4, r0
 8102624:	460d      	mov	r5, r1
 8102626:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8102628:	f7fe f816 	bl	8100658 <__aeabi_f2d>
 810262c:	4680      	mov	r8, r0
 810262e:	4689      	mov	r9, r1
 8102630:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8102632:	f7fe f811 	bl	8100658 <__aeabi_f2d>
 8102636:	4682      	mov	sl, r0
 8102638:	468b      	mov	fp, r1
 810263a:	4b17      	ldr	r3, [pc, #92]	@ (8102698 <stabilize+0x258>)
 810263c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102640:	4917      	ldr	r1, [pc, #92]	@ (81026a0 <stabilize+0x260>)
 8102642:	e9d1 0100 	ldrd	r0, r1, [r1]
 8102646:	f107 062c 	add.w	r6, r7, #44	@ 0x2c
 810264a:	960a      	str	r6, [sp, #40]	@ 0x28
 810264c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8102650:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8102654:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8102658:	e9cd 8902 	strd	r8, r9, [sp, #8]
 810265c:	e9cd 4500 	strd	r4, r5, [sp]
 8102660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8102664:	4814      	ldr	r0, [pc, #80]	@ (81026b8 <stabilize+0x278>)
 8102666:	f007 fe41 	bl	810a2ec <iprintf>

	  setPWM(avgMotor1, avgMotor2, avgMotor3, avgMotor4);
 810266a:	edd7 1a0f 	vldr	s3, [r7, #60]	@ 0x3c
 810266e:	ed97 1a10 	vldr	s2, [r7, #64]	@ 0x40
 8102672:	edd7 0a11 	vldr	s1, [r7, #68]	@ 0x44
 8102676:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 810267a:	f7fe fda1 	bl	81011c0 <setPWM>

}
 810267e:	bf00      	nop
 8102680:	3754      	adds	r7, #84	@ 0x54
 8102682:	46bd      	mov	sp, r7
 8102684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8102688:	6a7ef9db 	.word	0x6a7ef9db
 810268c:	3f9374bc 	.word	0x3f9374bc
 8102690:	7ced9168 	.word	0x7ced9168
 8102694:	3f9e353f 	.word	0x3f9e353f
 8102698:	10000458 	.word	0x10000458
 810269c:	40668000 	.word	0x40668000
 81026a0:	10000450 	.word	0x10000450
 81026a4:	10000460 	.word	0x10000460
 81026a8:	4179999a 	.word	0x4179999a
 81026ac:	00000000 	.word	0x00000000
 81026b0:	1000042c 	.word	0x1000042c
 81026b4:	1000040c 	.word	0x1000040c
 81026b8:	0810e3dc 	.word	0x0810e3dc

081026bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 81026bc:	b480      	push	{r7}
 81026be:	b083      	sub	sp, #12
 81026c0:	af00      	add	r7, sp, #0
 81026c2:	6078      	str	r0, [r7, #4]
	if(htim==&htim1){
 81026c4:	687b      	ldr	r3, [r7, #4]
 81026c6:	4a06      	ldr	r2, [pc, #24]	@ (81026e0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 81026c8:	4293      	cmp	r3, r2
 81026ca:	d102      	bne.n	81026d2 <HAL_TIM_PeriodElapsedCallback+0x16>
		flag_Tc=1;
 81026cc:	4b05      	ldr	r3, [pc, #20]	@ (81026e4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 81026ce:	2201      	movs	r2, #1
 81026d0:	601a      	str	r2, [r3, #0]
	}
}
 81026d2:	bf00      	nop
 81026d4:	370c      	adds	r7, #12
 81026d6:	46bd      	mov	sp, r7
 81026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026dc:	4770      	bx	lr
 81026de:	bf00      	nop
 81026e0:	1000028c 	.word	0x1000028c
 81026e4:	10000404 	.word	0x10000404

081026e8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 81026e8:	b580      	push	{r7, lr}
 81026ea:	b084      	sub	sp, #16
 81026ec:	af00      	add	r7, sp, #0
 81026ee:	6078      	str	r0, [r7, #4]
	if(htim==&htim5){
 81026f0:	687b      	ldr	r3, [r7, #4]
 81026f2:	4a18      	ldr	r2, [pc, #96]	@ (8102754 <HAL_TIM_IC_CaptureCallback+0x6c>)
 81026f4:	4293      	cmp	r3, r2
 81026f6:	d128      	bne.n	810274a <HAL_TIM_IC_CaptureCallback+0x62>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // If the interrupt is triggered by channel 1
 81026f8:	687b      	ldr	r3, [r7, #4]
 81026fa:	7f1b      	ldrb	r3, [r3, #28]
 81026fc:	2b01      	cmp	r3, #1
 81026fe:	d124      	bne.n	810274a <HAL_TIM_IC_CaptureCallback+0x62>
		{
			// Read the IC value
			uint32_t ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8102700:	2100      	movs	r1, #0
 8102702:	6878      	ldr	r0, [r7, #4]
 8102704:	f004 fe8a 	bl	810741c <HAL_TIM_ReadCapturedValue>
 8102708:	60f8      	str	r0, [r7, #12]

			if (ICValue != 0)
 810270a:	68fb      	ldr	r3, [r7, #12]
 810270c:	2b00      	cmp	r3, #0
 810270e:	d01c      	beq.n	810274a <HAL_TIM_IC_CaptureCallback+0x62>
			{
				// calculate the Duty Cycle
				uint32_t duty_received = (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) *100)/ICValue;
 8102710:	2104      	movs	r1, #4
 8102712:	6878      	ldr	r0, [r7, #4]
 8102714:	f004 fe82 	bl	810741c <HAL_TIM_ReadCapturedValue>
 8102718:	4603      	mov	r3, r0
 810271a:	2264      	movs	r2, #100	@ 0x64
 810271c:	fb03 f202 	mul.w	r2, r3, r2
 8102720:	68fb      	ldr	r3, [r7, #12]
 8102722:	fbb2 f3f3 	udiv	r3, r2, r3
 8102726:	60bb      	str	r3, [r7, #8]
				if(duty_received >= 11){
 8102728:	68bb      	ldr	r3, [r7, #8]
 810272a:	2b0a      	cmp	r3, #10
 810272c:	d903      	bls.n	8102736 <HAL_TIM_IC_CaptureCallback+0x4e>
					mode = 0;
 810272e:	4b0a      	ldr	r3, [pc, #40]	@ (8102758 <HAL_TIM_IC_CaptureCallback+0x70>)
 8102730:	2200      	movs	r2, #0
 8102732:	601a      	str	r2, [r3, #0]
					mode = 1;
				}
			}
		}
	}
}
 8102734:	e009      	b.n	810274a <HAL_TIM_IC_CaptureCallback+0x62>
				else if (duty_received <= 8){
 8102736:	68bb      	ldr	r3, [r7, #8]
 8102738:	2b08      	cmp	r3, #8
 810273a:	d803      	bhi.n	8102744 <HAL_TIM_IC_CaptureCallback+0x5c>
					mode = 2;
 810273c:	4b06      	ldr	r3, [pc, #24]	@ (8102758 <HAL_TIM_IC_CaptureCallback+0x70>)
 810273e:	2202      	movs	r2, #2
 8102740:	601a      	str	r2, [r3, #0]
}
 8102742:	e002      	b.n	810274a <HAL_TIM_IC_CaptureCallback+0x62>
					mode = 1;
 8102744:	4b04      	ldr	r3, [pc, #16]	@ (8102758 <HAL_TIM_IC_CaptureCallback+0x70>)
 8102746:	2201      	movs	r2, #1
 8102748:	601a      	str	r2, [r3, #0]
}
 810274a:	bf00      	nop
 810274c:	3710      	adds	r7, #16
 810274e:	46bd      	mov	sp, r7
 8102750:	bd80      	pop	{r7, pc}
 8102752:	bf00      	nop
 8102754:	10000324 	.word	0x10000324
 8102758:	10000408 	.word	0x10000408

0810275c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 810275c:	b480      	push	{r7}
 810275e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8102760:	b672      	cpsid	i
}
 8102762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8102764:	bf00      	nop
 8102766:	e7fd      	b.n	8102764 <Error_Handler+0x8>

08102768 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8102768:	b480      	push	{r7}
 810276a:	b083      	sub	sp, #12
 810276c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810276e:	4b0a      	ldr	r3, [pc, #40]	@ (8102798 <HAL_MspInit+0x30>)
 8102770:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102774:	4a08      	ldr	r2, [pc, #32]	@ (8102798 <HAL_MspInit+0x30>)
 8102776:	f043 0302 	orr.w	r3, r3, #2
 810277a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 810277e:	4b06      	ldr	r3, [pc, #24]	@ (8102798 <HAL_MspInit+0x30>)
 8102780:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102784:	f003 0302 	and.w	r3, r3, #2
 8102788:	607b      	str	r3, [r7, #4]
 810278a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 810278c:	bf00      	nop
 810278e:	370c      	adds	r7, #12
 8102790:	46bd      	mov	sp, r7
 8102792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102796:	4770      	bx	lr
 8102798:	58024400 	.word	0x58024400

0810279c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 810279c:	b580      	push	{r7, lr}
 810279e:	b0ba      	sub	sp, #232	@ 0xe8
 81027a0:	af00      	add	r7, sp, #0
 81027a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81027a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81027a8:	2200      	movs	r2, #0
 81027aa:	601a      	str	r2, [r3, #0]
 81027ac:	605a      	str	r2, [r3, #4]
 81027ae:	609a      	str	r2, [r3, #8]
 81027b0:	60da      	str	r2, [r3, #12]
 81027b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81027b4:	f107 0310 	add.w	r3, r7, #16
 81027b8:	22c0      	movs	r2, #192	@ 0xc0
 81027ba:	2100      	movs	r1, #0
 81027bc:	4618      	mov	r0, r3
 81027be:	f007 fefd 	bl	810a5bc <memset>
  if(hi2c->Instance==I2C1)
 81027c2:	687b      	ldr	r3, [r7, #4]
 81027c4:	681b      	ldr	r3, [r3, #0]
 81027c6:	4a26      	ldr	r2, [pc, #152]	@ (8102860 <HAL_I2C_MspInit+0xc4>)
 81027c8:	4293      	cmp	r3, r2
 81027ca:	d145      	bne.n	8102858 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 81027cc:	f04f 0208 	mov.w	r2, #8
 81027d0:	f04f 0300 	mov.w	r3, #0
 81027d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 81027d8:	2300      	movs	r3, #0
 81027da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81027de:	f107 0310 	add.w	r3, r7, #16
 81027e2:	4618      	mov	r0, r3
 81027e4:	f001 ff06 	bl	81045f4 <HAL_RCCEx_PeriphCLKConfig>
 81027e8:	4603      	mov	r3, r0
 81027ea:	2b00      	cmp	r3, #0
 81027ec:	d001      	beq.n	81027f2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 81027ee:	f7ff ffb5 	bl	810275c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81027f2:	4b1c      	ldr	r3, [pc, #112]	@ (8102864 <HAL_I2C_MspInit+0xc8>)
 81027f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81027f8:	4a1a      	ldr	r2, [pc, #104]	@ (8102864 <HAL_I2C_MspInit+0xc8>)
 81027fa:	f043 0302 	orr.w	r3, r3, #2
 81027fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102802:	4b18      	ldr	r3, [pc, #96]	@ (8102864 <HAL_I2C_MspInit+0xc8>)
 8102804:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102808:	f003 0302 	and.w	r3, r3, #2
 810280c:	60fb      	str	r3, [r7, #12]
 810280e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8102810:	23c0      	movs	r3, #192	@ 0xc0
 8102812:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8102816:	2312      	movs	r3, #18
 8102818:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810281c:	2300      	movs	r3, #0
 810281e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102822:	2300      	movs	r3, #0
 8102824:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8102828:	2304      	movs	r3, #4
 810282a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810282e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8102832:	4619      	mov	r1, r3
 8102834:	480c      	ldr	r0, [pc, #48]	@ (8102868 <HAL_I2C_MspInit+0xcc>)
 8102836:	f000 fcb9 	bl	81031ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 810283a:	4b0a      	ldr	r3, [pc, #40]	@ (8102864 <HAL_I2C_MspInit+0xc8>)
 810283c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102840:	4a08      	ldr	r2, [pc, #32]	@ (8102864 <HAL_I2C_MspInit+0xc8>)
 8102842:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8102846:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 810284a:	4b06      	ldr	r3, [pc, #24]	@ (8102864 <HAL_I2C_MspInit+0xc8>)
 810284c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102850:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8102854:	60bb      	str	r3, [r7, #8]
 8102856:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8102858:	bf00      	nop
 810285a:	37e8      	adds	r7, #232	@ 0xe8
 810285c:	46bd      	mov	sp, r7
 810285e:	bd80      	pop	{r7, pc}
 8102860:	40005400 	.word	0x40005400
 8102864:	58024400 	.word	0x58024400
 8102868:	58020400 	.word	0x58020400

0810286c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 810286c:	b580      	push	{r7, lr}
 810286e:	b08c      	sub	sp, #48	@ 0x30
 8102870:	af00      	add	r7, sp, #0
 8102872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102874:	f107 031c 	add.w	r3, r7, #28
 8102878:	2200      	movs	r2, #0
 810287a:	601a      	str	r2, [r3, #0]
 810287c:	605a      	str	r2, [r3, #4]
 810287e:	609a      	str	r2, [r3, #8]
 8102880:	60da      	str	r2, [r3, #12]
 8102882:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8102884:	687b      	ldr	r3, [r7, #4]
 8102886:	681b      	ldr	r3, [r3, #0]
 8102888:	4a37      	ldr	r2, [pc, #220]	@ (8102968 <HAL_TIM_Base_MspInit+0xfc>)
 810288a:	4293      	cmp	r3, r2
 810288c:	d117      	bne.n	81028be <HAL_TIM_Base_MspInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 810288e:	4b37      	ldr	r3, [pc, #220]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 8102890:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102894:	4a35      	ldr	r2, [pc, #212]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 8102896:	f043 0301 	orr.w	r3, r3, #1
 810289a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 810289e:	4b33      	ldr	r3, [pc, #204]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 81028a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 81028a4:	f003 0301 	and.w	r3, r3, #1
 81028a8:	61bb      	str	r3, [r7, #24]
 81028aa:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 81028ac:	2200      	movs	r2, #0
 81028ae:	2100      	movs	r1, #0
 81028b0:	2019      	movs	r0, #25
 81028b2:	f000 fc32 	bl	810311a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 81028b6:	2019      	movs	r0, #25
 81028b8:	f000 fc49 	bl	810314e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 81028bc:	e04f      	b.n	810295e <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM3)
 81028be:	687b      	ldr	r3, [r7, #4]
 81028c0:	681b      	ldr	r3, [r3, #0]
 81028c2:	4a2b      	ldr	r2, [pc, #172]	@ (8102970 <HAL_TIM_Base_MspInit+0x104>)
 81028c4:	4293      	cmp	r3, r2
 81028c6:	d10f      	bne.n	81028e8 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 81028c8:	4b28      	ldr	r3, [pc, #160]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 81028ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81028ce:	4a27      	ldr	r2, [pc, #156]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 81028d0:	f043 0302 	orr.w	r3, r3, #2
 81028d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81028d8:	4b24      	ldr	r3, [pc, #144]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 81028da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81028de:	f003 0302 	and.w	r3, r3, #2
 81028e2:	617b      	str	r3, [r7, #20]
 81028e4:	697b      	ldr	r3, [r7, #20]
}
 81028e6:	e03a      	b.n	810295e <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM5)
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	681b      	ldr	r3, [r3, #0]
 81028ec:	4a21      	ldr	r2, [pc, #132]	@ (8102974 <HAL_TIM_Base_MspInit+0x108>)
 81028ee:	4293      	cmp	r3, r2
 81028f0:	d135      	bne.n	810295e <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 81028f2:	4b1e      	ldr	r3, [pc, #120]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 81028f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81028f8:	4a1c      	ldr	r2, [pc, #112]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 81028fa:	f043 0308 	orr.w	r3, r3, #8
 81028fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8102902:	4b1a      	ldr	r3, [pc, #104]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 8102904:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102908:	f003 0308 	and.w	r3, r3, #8
 810290c:	613b      	str	r3, [r7, #16]
 810290e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8102910:	4b16      	ldr	r3, [pc, #88]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 8102912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102916:	4a15      	ldr	r2, [pc, #84]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 8102918:	f043 0301 	orr.w	r3, r3, #1
 810291c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102920:	4b12      	ldr	r3, [pc, #72]	@ (810296c <HAL_TIM_Base_MspInit+0x100>)
 8102922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102926:	f003 0301 	and.w	r3, r3, #1
 810292a:	60fb      	str	r3, [r7, #12]
 810292c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 810292e:	2301      	movs	r3, #1
 8102930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102932:	2302      	movs	r3, #2
 8102934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102936:	2300      	movs	r3, #0
 8102938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810293a:	2300      	movs	r3, #0
 810293c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 810293e:	2302      	movs	r3, #2
 8102940:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102942:	f107 031c 	add.w	r3, r7, #28
 8102946:	4619      	mov	r1, r3
 8102948:	480b      	ldr	r0, [pc, #44]	@ (8102978 <HAL_TIM_Base_MspInit+0x10c>)
 810294a:	f000 fc2f 	bl	81031ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 810294e:	2200      	movs	r2, #0
 8102950:	2100      	movs	r1, #0
 8102952:	2032      	movs	r0, #50	@ 0x32
 8102954:	f000 fbe1 	bl	810311a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8102958:	2032      	movs	r0, #50	@ 0x32
 810295a:	f000 fbf8 	bl	810314e <HAL_NVIC_EnableIRQ>
}
 810295e:	bf00      	nop
 8102960:	3730      	adds	r7, #48	@ 0x30
 8102962:	46bd      	mov	sp, r7
 8102964:	bd80      	pop	{r7, pc}
 8102966:	bf00      	nop
 8102968:	40010000 	.word	0x40010000
 810296c:	58024400 	.word	0x58024400
 8102970:	40000400 	.word	0x40000400
 8102974:	40000c00 	.word	0x40000c00
 8102978:	58020000 	.word	0x58020000

0810297c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 810297c:	b580      	push	{r7, lr}
 810297e:	b08a      	sub	sp, #40	@ 0x28
 8102980:	af00      	add	r7, sp, #0
 8102982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102984:	f107 0314 	add.w	r3, r7, #20
 8102988:	2200      	movs	r2, #0
 810298a:	601a      	str	r2, [r3, #0]
 810298c:	605a      	str	r2, [r3, #4]
 810298e:	609a      	str	r2, [r3, #8]
 8102990:	60da      	str	r2, [r3, #12]
 8102992:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8102994:	687b      	ldr	r3, [r7, #4]
 8102996:	681b      	ldr	r3, [r3, #0]
 8102998:	4a32      	ldr	r2, [pc, #200]	@ (8102a64 <HAL_TIM_MspPostInit+0xe8>)
 810299a:	4293      	cmp	r3, r2
 810299c:	d15d      	bne.n	8102a5a <HAL_TIM_MspPostInit+0xde>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 810299e:	4b32      	ldr	r3, [pc, #200]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81029a4:	4a30      	ldr	r2, [pc, #192]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029a6:	f043 0301 	orr.w	r3, r3, #1
 81029aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81029ae:	4b2e      	ldr	r3, [pc, #184]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81029b4:	f003 0301 	and.w	r3, r3, #1
 81029b8:	613b      	str	r3, [r7, #16]
 81029ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81029bc:	4b2a      	ldr	r3, [pc, #168]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81029c2:	4a29      	ldr	r2, [pc, #164]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029c4:	f043 0302 	orr.w	r3, r3, #2
 81029c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81029cc:	4b26      	ldr	r3, [pc, #152]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81029d2:	f003 0302 	and.w	r3, r3, #2
 81029d6:	60fb      	str	r3, [r7, #12]
 81029d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81029da:	4b23      	ldr	r3, [pc, #140]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81029e0:	4a21      	ldr	r2, [pc, #132]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029e2:	f043 0304 	orr.w	r3, r3, #4
 81029e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81029ea:	4b1f      	ldr	r3, [pc, #124]	@ (8102a68 <HAL_TIM_MspPostInit+0xec>)
 81029ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81029f0:	f003 0304 	and.w	r3, r3, #4
 81029f4:	60bb      	str	r3, [r7, #8]
 81029f6:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PB1     ------> TIM3_CH4
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 81029f8:	2340      	movs	r3, #64	@ 0x40
 81029fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81029fc:	2302      	movs	r3, #2
 81029fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102a00:	2300      	movs	r3, #0
 8102a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102a04:	2300      	movs	r3, #0
 8102a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102a08:	2302      	movs	r3, #2
 8102a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102a0c:	f107 0314 	add.w	r3, r7, #20
 8102a10:	4619      	mov	r1, r3
 8102a12:	4816      	ldr	r0, [pc, #88]	@ (8102a6c <HAL_TIM_MspPostInit+0xf0>)
 8102a14:	f000 fbca 	bl	81031ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8102a18:	2302      	movs	r3, #2
 8102a1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102a1c:	2302      	movs	r3, #2
 8102a1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102a20:	2300      	movs	r3, #0
 8102a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102a24:	2300      	movs	r3, #0
 8102a26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102a28:	2302      	movs	r3, #2
 8102a2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102a2c:	f107 0314 	add.w	r3, r7, #20
 8102a30:	4619      	mov	r1, r3
 8102a32:	480f      	ldr	r0, [pc, #60]	@ (8102a70 <HAL_TIM_MspPostInit+0xf4>)
 8102a34:	f000 fbba 	bl	81031ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8102a38:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8102a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102a3e:	2302      	movs	r3, #2
 8102a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102a42:	2300      	movs	r3, #0
 8102a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102a46:	2300      	movs	r3, #0
 8102a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102a4a:	2302      	movs	r3, #2
 8102a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8102a4e:	f107 0314 	add.w	r3, r7, #20
 8102a52:	4619      	mov	r1, r3
 8102a54:	4807      	ldr	r0, [pc, #28]	@ (8102a74 <HAL_TIM_MspPostInit+0xf8>)
 8102a56:	f000 fba9 	bl	81031ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8102a5a:	bf00      	nop
 8102a5c:	3728      	adds	r7, #40	@ 0x28
 8102a5e:	46bd      	mov	sp, r7
 8102a60:	bd80      	pop	{r7, pc}
 8102a62:	bf00      	nop
 8102a64:	40000400 	.word	0x40000400
 8102a68:	58024400 	.word	0x58024400
 8102a6c:	58020000 	.word	0x58020000
 8102a70:	58020400 	.word	0x58020400
 8102a74:	58020800 	.word	0x58020800

08102a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8102a78:	b580      	push	{r7, lr}
 8102a7a:	b0ba      	sub	sp, #232	@ 0xe8
 8102a7c:	af00      	add	r7, sp, #0
 8102a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102a80:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8102a84:	2200      	movs	r2, #0
 8102a86:	601a      	str	r2, [r3, #0]
 8102a88:	605a      	str	r2, [r3, #4]
 8102a8a:	609a      	str	r2, [r3, #8]
 8102a8c:	60da      	str	r2, [r3, #12]
 8102a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102a90:	f107 0310 	add.w	r3, r7, #16
 8102a94:	22c0      	movs	r2, #192	@ 0xc0
 8102a96:	2100      	movs	r1, #0
 8102a98:	4618      	mov	r0, r3
 8102a9a:	f007 fd8f 	bl	810a5bc <memset>
  if(huart->Instance==USART3)
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	681b      	ldr	r3, [r3, #0]
 8102aa2:	4a27      	ldr	r2, [pc, #156]	@ (8102b40 <HAL_UART_MspInit+0xc8>)
 8102aa4:	4293      	cmp	r3, r2
 8102aa6:	d146      	bne.n	8102b36 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8102aa8:	f04f 0202 	mov.w	r2, #2
 8102aac:	f04f 0300 	mov.w	r3, #0
 8102ab0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8102ab4:	2300      	movs	r3, #0
 8102ab6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102aba:	f107 0310 	add.w	r3, r7, #16
 8102abe:	4618      	mov	r0, r3
 8102ac0:	f001 fd98 	bl	81045f4 <HAL_RCCEx_PeriphCLKConfig>
 8102ac4:	4603      	mov	r3, r0
 8102ac6:	2b00      	cmp	r3, #0
 8102ac8:	d001      	beq.n	8102ace <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8102aca:	f7ff fe47 	bl	810275c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8102ace:	4b1d      	ldr	r3, [pc, #116]	@ (8102b44 <HAL_UART_MspInit+0xcc>)
 8102ad0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8102b44 <HAL_UART_MspInit+0xcc>)
 8102ad6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8102ada:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8102ade:	4b19      	ldr	r3, [pc, #100]	@ (8102b44 <HAL_UART_MspInit+0xcc>)
 8102ae0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102ae4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8102ae8:	60fb      	str	r3, [r7, #12]
 8102aea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8102aec:	4b15      	ldr	r3, [pc, #84]	@ (8102b44 <HAL_UART_MspInit+0xcc>)
 8102aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102af2:	4a14      	ldr	r2, [pc, #80]	@ (8102b44 <HAL_UART_MspInit+0xcc>)
 8102af4:	f043 0308 	orr.w	r3, r3, #8
 8102af8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102afc:	4b11      	ldr	r3, [pc, #68]	@ (8102b44 <HAL_UART_MspInit+0xcc>)
 8102afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102b02:	f003 0308 	and.w	r3, r3, #8
 8102b06:	60bb      	str	r3, [r7, #8]
 8102b08:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8102b0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8102b0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102b12:	2302      	movs	r3, #2
 8102b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102b18:	2300      	movs	r3, #0
 8102b1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102b1e:	2300      	movs	r3, #0
 8102b20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102b24:	2307      	movs	r3, #7
 8102b26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102b2a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8102b2e:	4619      	mov	r1, r3
 8102b30:	4805      	ldr	r0, [pc, #20]	@ (8102b48 <HAL_UART_MspInit+0xd0>)
 8102b32:	f000 fb3b 	bl	81031ac <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8102b36:	bf00      	nop
 8102b38:	37e8      	adds	r7, #232	@ 0xe8
 8102b3a:	46bd      	mov	sp, r7
 8102b3c:	bd80      	pop	{r7, pc}
 8102b3e:	bf00      	nop
 8102b40:	40004800 	.word	0x40004800
 8102b44:	58024400 	.word	0x58024400
 8102b48:	58020c00 	.word	0x58020c00

08102b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102b4c:	b480      	push	{r7}
 8102b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8102b50:	bf00      	nop
 8102b52:	e7fd      	b.n	8102b50 <NMI_Handler+0x4>

08102b54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8102b54:	b480      	push	{r7}
 8102b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102b58:	bf00      	nop
 8102b5a:	e7fd      	b.n	8102b58 <HardFault_Handler+0x4>

08102b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102b5c:	b480      	push	{r7}
 8102b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102b60:	bf00      	nop
 8102b62:	e7fd      	b.n	8102b60 <MemManage_Handler+0x4>

08102b64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8102b64:	b480      	push	{r7}
 8102b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102b68:	bf00      	nop
 8102b6a:	e7fd      	b.n	8102b68 <BusFault_Handler+0x4>

08102b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8102b6c:	b480      	push	{r7}
 8102b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102b70:	bf00      	nop
 8102b72:	e7fd      	b.n	8102b70 <UsageFault_Handler+0x4>

08102b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8102b74:	b480      	push	{r7}
 8102b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8102b78:	bf00      	nop
 8102b7a:	46bd      	mov	sp, r7
 8102b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b80:	4770      	bx	lr

08102b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102b82:	b480      	push	{r7}
 8102b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8102b86:	bf00      	nop
 8102b88:	46bd      	mov	sp, r7
 8102b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b8e:	4770      	bx	lr

08102b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8102b90:	b480      	push	{r7}
 8102b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8102b94:	bf00      	nop
 8102b96:	46bd      	mov	sp, r7
 8102b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b9c:	4770      	bx	lr

08102b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8102b9e:	b580      	push	{r7, lr}
 8102ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8102ba2:	f000 f99b 	bl	8102edc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8102ba6:	bf00      	nop
 8102ba8:	bd80      	pop	{r7, pc}
	...

08102bac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8102bac:	b580      	push	{r7, lr}
 8102bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8102bb0:	4802      	ldr	r0, [pc, #8]	@ (8102bbc <TIM1_UP_IRQHandler+0x10>)
 8102bb2:	f004 f841 	bl	8106c38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8102bb6:	bf00      	nop
 8102bb8:	bd80      	pop	{r7, pc}
 8102bba:	bf00      	nop
 8102bbc:	1000028c 	.word	0x1000028c

08102bc0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8102bc0:	b580      	push	{r7, lr}
 8102bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8102bc4:	4802      	ldr	r0, [pc, #8]	@ (8102bd0 <TIM5_IRQHandler+0x10>)
 8102bc6:	f004 f837 	bl	8106c38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8102bca:	bf00      	nop
 8102bcc:	bd80      	pop	{r7, pc}
 8102bce:	bf00      	nop
 8102bd0:	10000324 	.word	0x10000324

08102bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8102bd4:	b480      	push	{r7}
 8102bd6:	af00      	add	r7, sp, #0
  return 1;
 8102bd8:	2301      	movs	r3, #1
}
 8102bda:	4618      	mov	r0, r3
 8102bdc:	46bd      	mov	sp, r7
 8102bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102be2:	4770      	bx	lr

08102be4 <_kill>:

int _kill(int pid, int sig)
{
 8102be4:	b580      	push	{r7, lr}
 8102be6:	b082      	sub	sp, #8
 8102be8:	af00      	add	r7, sp, #0
 8102bea:	6078      	str	r0, [r7, #4]
 8102bec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8102bee:	f007 fd37 	bl	810a660 <__errno>
 8102bf2:	4603      	mov	r3, r0
 8102bf4:	2216      	movs	r2, #22
 8102bf6:	601a      	str	r2, [r3, #0]
  return -1;
 8102bf8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8102bfc:	4618      	mov	r0, r3
 8102bfe:	3708      	adds	r7, #8
 8102c00:	46bd      	mov	sp, r7
 8102c02:	bd80      	pop	{r7, pc}

08102c04 <_exit>:

void _exit (int status)
{
 8102c04:	b580      	push	{r7, lr}
 8102c06:	b082      	sub	sp, #8
 8102c08:	af00      	add	r7, sp, #0
 8102c0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8102c0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8102c10:	6878      	ldr	r0, [r7, #4]
 8102c12:	f7ff ffe7 	bl	8102be4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8102c16:	bf00      	nop
 8102c18:	e7fd      	b.n	8102c16 <_exit+0x12>

08102c1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8102c1a:	b580      	push	{r7, lr}
 8102c1c:	b086      	sub	sp, #24
 8102c1e:	af00      	add	r7, sp, #0
 8102c20:	60f8      	str	r0, [r7, #12]
 8102c22:	60b9      	str	r1, [r7, #8]
 8102c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102c26:	2300      	movs	r3, #0
 8102c28:	617b      	str	r3, [r7, #20]
 8102c2a:	e00a      	b.n	8102c42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8102c2c:	f3af 8000 	nop.w
 8102c30:	4601      	mov	r1, r0
 8102c32:	68bb      	ldr	r3, [r7, #8]
 8102c34:	1c5a      	adds	r2, r3, #1
 8102c36:	60ba      	str	r2, [r7, #8]
 8102c38:	b2ca      	uxtb	r2, r1
 8102c3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102c3c:	697b      	ldr	r3, [r7, #20]
 8102c3e:	3301      	adds	r3, #1
 8102c40:	617b      	str	r3, [r7, #20]
 8102c42:	697a      	ldr	r2, [r7, #20]
 8102c44:	687b      	ldr	r3, [r7, #4]
 8102c46:	429a      	cmp	r2, r3
 8102c48:	dbf0      	blt.n	8102c2c <_read+0x12>
  }

  return len;
 8102c4a:	687b      	ldr	r3, [r7, #4]
}
 8102c4c:	4618      	mov	r0, r3
 8102c4e:	3718      	adds	r7, #24
 8102c50:	46bd      	mov	sp, r7
 8102c52:	bd80      	pop	{r7, pc}

08102c54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8102c54:	b580      	push	{r7, lr}
 8102c56:	b086      	sub	sp, #24
 8102c58:	af00      	add	r7, sp, #0
 8102c5a:	60f8      	str	r0, [r7, #12]
 8102c5c:	60b9      	str	r1, [r7, #8]
 8102c5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102c60:	2300      	movs	r3, #0
 8102c62:	617b      	str	r3, [r7, #20]
 8102c64:	e009      	b.n	8102c7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8102c66:	68bb      	ldr	r3, [r7, #8]
 8102c68:	1c5a      	adds	r2, r3, #1
 8102c6a:	60ba      	str	r2, [r7, #8]
 8102c6c:	781b      	ldrb	r3, [r3, #0]
 8102c6e:	4618      	mov	r0, r3
 8102c70:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102c74:	697b      	ldr	r3, [r7, #20]
 8102c76:	3301      	adds	r3, #1
 8102c78:	617b      	str	r3, [r7, #20]
 8102c7a:	697a      	ldr	r2, [r7, #20]
 8102c7c:	687b      	ldr	r3, [r7, #4]
 8102c7e:	429a      	cmp	r2, r3
 8102c80:	dbf1      	blt.n	8102c66 <_write+0x12>
  }
  return len;
 8102c82:	687b      	ldr	r3, [r7, #4]
}
 8102c84:	4618      	mov	r0, r3
 8102c86:	3718      	adds	r7, #24
 8102c88:	46bd      	mov	sp, r7
 8102c8a:	bd80      	pop	{r7, pc}

08102c8c <_close>:

int _close(int file)
{
 8102c8c:	b480      	push	{r7}
 8102c8e:	b083      	sub	sp, #12
 8102c90:	af00      	add	r7, sp, #0
 8102c92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8102c94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8102c98:	4618      	mov	r0, r3
 8102c9a:	370c      	adds	r7, #12
 8102c9c:	46bd      	mov	sp, r7
 8102c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ca2:	4770      	bx	lr

08102ca4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8102ca4:	b480      	push	{r7}
 8102ca6:	b083      	sub	sp, #12
 8102ca8:	af00      	add	r7, sp, #0
 8102caa:	6078      	str	r0, [r7, #4]
 8102cac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8102cae:	683b      	ldr	r3, [r7, #0]
 8102cb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8102cb4:	605a      	str	r2, [r3, #4]
  return 0;
 8102cb6:	2300      	movs	r3, #0
}
 8102cb8:	4618      	mov	r0, r3
 8102cba:	370c      	adds	r7, #12
 8102cbc:	46bd      	mov	sp, r7
 8102cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cc2:	4770      	bx	lr

08102cc4 <_isatty>:

int _isatty(int file)
{
 8102cc4:	b480      	push	{r7}
 8102cc6:	b083      	sub	sp, #12
 8102cc8:	af00      	add	r7, sp, #0
 8102cca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8102ccc:	2301      	movs	r3, #1
}
 8102cce:	4618      	mov	r0, r3
 8102cd0:	370c      	adds	r7, #12
 8102cd2:	46bd      	mov	sp, r7
 8102cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cd8:	4770      	bx	lr

08102cda <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8102cda:	b480      	push	{r7}
 8102cdc:	b085      	sub	sp, #20
 8102cde:	af00      	add	r7, sp, #0
 8102ce0:	60f8      	str	r0, [r7, #12]
 8102ce2:	60b9      	str	r1, [r7, #8]
 8102ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8102ce6:	2300      	movs	r3, #0
}
 8102ce8:	4618      	mov	r0, r3
 8102cea:	3714      	adds	r7, #20
 8102cec:	46bd      	mov	sp, r7
 8102cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cf2:	4770      	bx	lr

08102cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8102cf4:	b580      	push	{r7, lr}
 8102cf6:	b086      	sub	sp, #24
 8102cf8:	af00      	add	r7, sp, #0
 8102cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8102cfc:	4a14      	ldr	r2, [pc, #80]	@ (8102d50 <_sbrk+0x5c>)
 8102cfe:	4b15      	ldr	r3, [pc, #84]	@ (8102d54 <_sbrk+0x60>)
 8102d00:	1ad3      	subs	r3, r2, r3
 8102d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8102d04:	697b      	ldr	r3, [r7, #20]
 8102d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102d08:	4b13      	ldr	r3, [pc, #76]	@ (8102d58 <_sbrk+0x64>)
 8102d0a:	681b      	ldr	r3, [r3, #0]
 8102d0c:	2b00      	cmp	r3, #0
 8102d0e:	d102      	bne.n	8102d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8102d10:	4b11      	ldr	r3, [pc, #68]	@ (8102d58 <_sbrk+0x64>)
 8102d12:	4a12      	ldr	r2, [pc, #72]	@ (8102d5c <_sbrk+0x68>)
 8102d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8102d16:	4b10      	ldr	r3, [pc, #64]	@ (8102d58 <_sbrk+0x64>)
 8102d18:	681a      	ldr	r2, [r3, #0]
 8102d1a:	687b      	ldr	r3, [r7, #4]
 8102d1c:	4413      	add	r3, r2
 8102d1e:	693a      	ldr	r2, [r7, #16]
 8102d20:	429a      	cmp	r2, r3
 8102d22:	d207      	bcs.n	8102d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8102d24:	f007 fc9c 	bl	810a660 <__errno>
 8102d28:	4603      	mov	r3, r0
 8102d2a:	220c      	movs	r2, #12
 8102d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8102d2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8102d32:	e009      	b.n	8102d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8102d34:	4b08      	ldr	r3, [pc, #32]	@ (8102d58 <_sbrk+0x64>)
 8102d36:	681b      	ldr	r3, [r3, #0]
 8102d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8102d3a:	4b07      	ldr	r3, [pc, #28]	@ (8102d58 <_sbrk+0x64>)
 8102d3c:	681a      	ldr	r2, [r3, #0]
 8102d3e:	687b      	ldr	r3, [r7, #4]
 8102d40:	4413      	add	r3, r2
 8102d42:	4a05      	ldr	r2, [pc, #20]	@ (8102d58 <_sbrk+0x64>)
 8102d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8102d46:	68fb      	ldr	r3, [r7, #12]
}
 8102d48:	4618      	mov	r0, r3
 8102d4a:	3718      	adds	r7, #24
 8102d4c:	46bd      	mov	sp, r7
 8102d4e:	bd80      	pop	{r7, pc}
 8102d50:	10048000 	.word	0x10048000
 8102d54:	00000400 	.word	0x00000400
 8102d58:	10000468 	.word	0x10000468
 8102d5c:	100005c0 	.word	0x100005c0

08102d60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8102d60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8102d98 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102d64:	f7fe f9c6 	bl	81010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102d68:	480c      	ldr	r0, [pc, #48]	@ (8102d9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102d6a:	490d      	ldr	r1, [pc, #52]	@ (8102da0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8102da4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8102d6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102d70:	e002      	b.n	8102d78 <LoopCopyDataInit>

08102d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8102d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102d76:	3304      	adds	r3, #4

08102d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102d7c:	d3f9      	bcc.n	8102d72 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8102d7e:	4a0a      	ldr	r2, [pc, #40]	@ (8102da8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102d80:	4c0a      	ldr	r4, [pc, #40]	@ (8102dac <LoopFillZerobss+0x22>)
  movs r3, #0
 8102d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102d84:	e001      	b.n	8102d8a <LoopFillZerobss>

08102d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8102d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102d88:	3204      	adds	r2, #4

08102d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8102d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102d8c:	d3fb      	bcc.n	8102d86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102d8e:	f007 fc6d 	bl	810a66c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102d92:	f7ff f823 	bl	8101ddc <main>
  bx  lr
 8102d96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102d98:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102d9c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102da0:	100001f8 	.word	0x100001f8
  ldr r2, =_sidata
 8102da4:	0810e888 	.word	0x0810e888
  ldr r2, =_sbss
 8102da8:	100001f8 	.word	0x100001f8
  ldr r4, =_ebss
 8102dac:	100005bc 	.word	0x100005bc

08102db0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102db0:	e7fe      	b.n	8102db0 <ADC3_IRQHandler>
	...

08102db4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102db4:	b580      	push	{r7, lr}
 8102db6:	b082      	sub	sp, #8
 8102db8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8102dba:	4b28      	ldr	r3, [pc, #160]	@ (8102e5c <HAL_Init+0xa8>)
 8102dbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8102dc0:	4a26      	ldr	r2, [pc, #152]	@ (8102e5c <HAL_Init+0xa8>)
 8102dc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8102dc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8102dca:	4b24      	ldr	r3, [pc, #144]	@ (8102e5c <HAL_Init+0xa8>)
 8102dcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8102dd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8102dd4:	603b      	str	r3, [r7, #0]
 8102dd6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102dd8:	4b21      	ldr	r3, [pc, #132]	@ (8102e60 <HAL_Init+0xac>)
 8102dda:	681b      	ldr	r3, [r3, #0]
 8102ddc:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8102de0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8102de4:	4a1e      	ldr	r2, [pc, #120]	@ (8102e60 <HAL_Init+0xac>)
 8102de6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8102dea:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102dec:	4b1c      	ldr	r3, [pc, #112]	@ (8102e60 <HAL_Init+0xac>)
 8102dee:	681b      	ldr	r3, [r3, #0]
 8102df0:	4a1b      	ldr	r2, [pc, #108]	@ (8102e60 <HAL_Init+0xac>)
 8102df2:	f043 0301 	orr.w	r3, r3, #1
 8102df6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102df8:	2003      	movs	r0, #3
 8102dfa:	f000 f983 	bl	8103104 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102dfe:	f001 fa21 	bl	8104244 <HAL_RCC_GetSysClockFreq>
 8102e02:	4602      	mov	r2, r0
 8102e04:	4b15      	ldr	r3, [pc, #84]	@ (8102e5c <HAL_Init+0xa8>)
 8102e06:	699b      	ldr	r3, [r3, #24]
 8102e08:	0a1b      	lsrs	r3, r3, #8
 8102e0a:	f003 030f 	and.w	r3, r3, #15
 8102e0e:	4915      	ldr	r1, [pc, #84]	@ (8102e64 <HAL_Init+0xb0>)
 8102e10:	5ccb      	ldrb	r3, [r1, r3]
 8102e12:	f003 031f 	and.w	r3, r3, #31
 8102e16:	fa22 f303 	lsr.w	r3, r2, r3
 8102e1a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8102e5c <HAL_Init+0xa8>)
 8102e1e:	699b      	ldr	r3, [r3, #24]
 8102e20:	f003 030f 	and.w	r3, r3, #15
 8102e24:	4a0f      	ldr	r2, [pc, #60]	@ (8102e64 <HAL_Init+0xb0>)
 8102e26:	5cd3      	ldrb	r3, [r2, r3]
 8102e28:	f003 031f 	and.w	r3, r3, #31
 8102e2c:	687a      	ldr	r2, [r7, #4]
 8102e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8102e32:	4a0d      	ldr	r2, [pc, #52]	@ (8102e68 <HAL_Init+0xb4>)
 8102e34:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102e36:	4b0c      	ldr	r3, [pc, #48]	@ (8102e68 <HAL_Init+0xb4>)
 8102e38:	681b      	ldr	r3, [r3, #0]
 8102e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8102e6c <HAL_Init+0xb8>)
 8102e3c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102e3e:	2000      	movs	r0, #0
 8102e40:	f000 f816 	bl	8102e70 <HAL_InitTick>
 8102e44:	4603      	mov	r3, r0
 8102e46:	2b00      	cmp	r3, #0
 8102e48:	d001      	beq.n	8102e4e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102e4a:	2301      	movs	r3, #1
 8102e4c:	e002      	b.n	8102e54 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8102e4e:	f7ff fc8b 	bl	8102768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102e52:	2300      	movs	r3, #0
}
 8102e54:	4618      	mov	r0, r3
 8102e56:	3708      	adds	r7, #8
 8102e58:	46bd      	mov	sp, r7
 8102e5a:	bd80      	pop	{r7, pc}
 8102e5c:	58024400 	.word	0x58024400
 8102e60:	40024400 	.word	0x40024400
 8102e64:	0810e410 	.word	0x0810e410
 8102e68:	10000004 	.word	0x10000004
 8102e6c:	10000000 	.word	0x10000000

08102e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102e70:	b580      	push	{r7, lr}
 8102e72:	b082      	sub	sp, #8
 8102e74:	af00      	add	r7, sp, #0
 8102e76:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102e78:	4b15      	ldr	r3, [pc, #84]	@ (8102ed0 <HAL_InitTick+0x60>)
 8102e7a:	781b      	ldrb	r3, [r3, #0]
 8102e7c:	2b00      	cmp	r3, #0
 8102e7e:	d101      	bne.n	8102e84 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102e80:	2301      	movs	r3, #1
 8102e82:	e021      	b.n	8102ec8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102e84:	4b13      	ldr	r3, [pc, #76]	@ (8102ed4 <HAL_InitTick+0x64>)
 8102e86:	681a      	ldr	r2, [r3, #0]
 8102e88:	4b11      	ldr	r3, [pc, #68]	@ (8102ed0 <HAL_InitTick+0x60>)
 8102e8a:	781b      	ldrb	r3, [r3, #0]
 8102e8c:	4619      	mov	r1, r3
 8102e8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8102e92:	fbb3 f3f1 	udiv	r3, r3, r1
 8102e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8102e9a:	4618      	mov	r0, r3
 8102e9c:	f000 f965 	bl	810316a <HAL_SYSTICK_Config>
 8102ea0:	4603      	mov	r3, r0
 8102ea2:	2b00      	cmp	r3, #0
 8102ea4:	d001      	beq.n	8102eaa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8102ea6:	2301      	movs	r3, #1
 8102ea8:	e00e      	b.n	8102ec8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8102eaa:	687b      	ldr	r3, [r7, #4]
 8102eac:	2b0f      	cmp	r3, #15
 8102eae:	d80a      	bhi.n	8102ec6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8102eb0:	2200      	movs	r2, #0
 8102eb2:	6879      	ldr	r1, [r7, #4]
 8102eb4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8102eb8:	f000 f92f 	bl	810311a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102ebc:	4a06      	ldr	r2, [pc, #24]	@ (8102ed8 <HAL_InitTick+0x68>)
 8102ebe:	687b      	ldr	r3, [r7, #4]
 8102ec0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102ec2:	2300      	movs	r3, #0
 8102ec4:	e000      	b.n	8102ec8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102ec6:	2301      	movs	r3, #1
}
 8102ec8:	4618      	mov	r0, r3
 8102eca:	3708      	adds	r7, #8
 8102ecc:	46bd      	mov	sp, r7
 8102ece:	bd80      	pop	{r7, pc}
 8102ed0:	10000018 	.word	0x10000018
 8102ed4:	10000000 	.word	0x10000000
 8102ed8:	10000014 	.word	0x10000014

08102edc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102edc:	b480      	push	{r7}
 8102ede:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102ee0:	4b06      	ldr	r3, [pc, #24]	@ (8102efc <HAL_IncTick+0x20>)
 8102ee2:	781b      	ldrb	r3, [r3, #0]
 8102ee4:	461a      	mov	r2, r3
 8102ee6:	4b06      	ldr	r3, [pc, #24]	@ (8102f00 <HAL_IncTick+0x24>)
 8102ee8:	681b      	ldr	r3, [r3, #0]
 8102eea:	4413      	add	r3, r2
 8102eec:	4a04      	ldr	r2, [pc, #16]	@ (8102f00 <HAL_IncTick+0x24>)
 8102eee:	6013      	str	r3, [r2, #0]
}
 8102ef0:	bf00      	nop
 8102ef2:	46bd      	mov	sp, r7
 8102ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ef8:	4770      	bx	lr
 8102efa:	bf00      	nop
 8102efc:	10000018 	.word	0x10000018
 8102f00:	1000046c 	.word	0x1000046c

08102f04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102f04:	b480      	push	{r7}
 8102f06:	af00      	add	r7, sp, #0
  return uwTick;
 8102f08:	4b03      	ldr	r3, [pc, #12]	@ (8102f18 <HAL_GetTick+0x14>)
 8102f0a:	681b      	ldr	r3, [r3, #0]
}
 8102f0c:	4618      	mov	r0, r3
 8102f0e:	46bd      	mov	sp, r7
 8102f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102f14:	4770      	bx	lr
 8102f16:	bf00      	nop
 8102f18:	1000046c 	.word	0x1000046c

08102f1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102f1c:	b580      	push	{r7, lr}
 8102f1e:	b084      	sub	sp, #16
 8102f20:	af00      	add	r7, sp, #0
 8102f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102f24:	f7ff ffee 	bl	8102f04 <HAL_GetTick>
 8102f28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102f2a:	687b      	ldr	r3, [r7, #4]
 8102f2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8102f2e:	68fb      	ldr	r3, [r7, #12]
 8102f30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8102f34:	d005      	beq.n	8102f42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102f36:	4b0a      	ldr	r3, [pc, #40]	@ (8102f60 <HAL_Delay+0x44>)
 8102f38:	781b      	ldrb	r3, [r3, #0]
 8102f3a:	461a      	mov	r2, r3
 8102f3c:	68fb      	ldr	r3, [r7, #12]
 8102f3e:	4413      	add	r3, r2
 8102f40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102f42:	bf00      	nop
 8102f44:	f7ff ffde 	bl	8102f04 <HAL_GetTick>
 8102f48:	4602      	mov	r2, r0
 8102f4a:	68bb      	ldr	r3, [r7, #8]
 8102f4c:	1ad3      	subs	r3, r2, r3
 8102f4e:	68fa      	ldr	r2, [r7, #12]
 8102f50:	429a      	cmp	r2, r3
 8102f52:	d8f7      	bhi.n	8102f44 <HAL_Delay+0x28>
  {
  }
}
 8102f54:	bf00      	nop
 8102f56:	bf00      	nop
 8102f58:	3710      	adds	r7, #16
 8102f5a:	46bd      	mov	sp, r7
 8102f5c:	bd80      	pop	{r7, pc}
 8102f5e:	bf00      	nop
 8102f60:	10000018 	.word	0x10000018

08102f64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102f64:	b480      	push	{r7}
 8102f66:	b085      	sub	sp, #20
 8102f68:	af00      	add	r7, sp, #0
 8102f6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102f6c:	687b      	ldr	r3, [r7, #4]
 8102f6e:	f003 0307 	and.w	r3, r3, #7
 8102f72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102f74:	4b0c      	ldr	r3, [pc, #48]	@ (8102fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8102f76:	68db      	ldr	r3, [r3, #12]
 8102f78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102f7a:	68ba      	ldr	r2, [r7, #8]
 8102f7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8102f80:	4013      	ands	r3, r2
 8102f82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102f84:	68fb      	ldr	r3, [r7, #12]
 8102f86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102f88:	68bb      	ldr	r3, [r7, #8]
 8102f8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102f8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102f90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8102f96:	4a04      	ldr	r2, [pc, #16]	@ (8102fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8102f98:	68bb      	ldr	r3, [r7, #8]
 8102f9a:	60d3      	str	r3, [r2, #12]
}
 8102f9c:	bf00      	nop
 8102f9e:	3714      	adds	r7, #20
 8102fa0:	46bd      	mov	sp, r7
 8102fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102fa6:	4770      	bx	lr
 8102fa8:	e000ed00 	.word	0xe000ed00

08102fac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8102fac:	b480      	push	{r7}
 8102fae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102fb0:	4b04      	ldr	r3, [pc, #16]	@ (8102fc4 <__NVIC_GetPriorityGrouping+0x18>)
 8102fb2:	68db      	ldr	r3, [r3, #12]
 8102fb4:	0a1b      	lsrs	r3, r3, #8
 8102fb6:	f003 0307 	and.w	r3, r3, #7
}
 8102fba:	4618      	mov	r0, r3
 8102fbc:	46bd      	mov	sp, r7
 8102fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102fc2:	4770      	bx	lr
 8102fc4:	e000ed00 	.word	0xe000ed00

08102fc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102fc8:	b480      	push	{r7}
 8102fca:	b083      	sub	sp, #12
 8102fcc:	af00      	add	r7, sp, #0
 8102fce:	4603      	mov	r3, r0
 8102fd0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102fd6:	2b00      	cmp	r3, #0
 8102fd8:	db0b      	blt.n	8102ff2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8102fda:	88fb      	ldrh	r3, [r7, #6]
 8102fdc:	f003 021f 	and.w	r2, r3, #31
 8102fe0:	4907      	ldr	r1, [pc, #28]	@ (8103000 <__NVIC_EnableIRQ+0x38>)
 8102fe2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102fe6:	095b      	lsrs	r3, r3, #5
 8102fe8:	2001      	movs	r0, #1
 8102fea:	fa00 f202 	lsl.w	r2, r0, r2
 8102fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8102ff2:	bf00      	nop
 8102ff4:	370c      	adds	r7, #12
 8102ff6:	46bd      	mov	sp, r7
 8102ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ffc:	4770      	bx	lr
 8102ffe:	bf00      	nop
 8103000:	e000e100 	.word	0xe000e100

08103004 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8103004:	b480      	push	{r7}
 8103006:	b083      	sub	sp, #12
 8103008:	af00      	add	r7, sp, #0
 810300a:	4603      	mov	r3, r0
 810300c:	6039      	str	r1, [r7, #0]
 810300e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103010:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103014:	2b00      	cmp	r3, #0
 8103016:	db0a      	blt.n	810302e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103018:	683b      	ldr	r3, [r7, #0]
 810301a:	b2da      	uxtb	r2, r3
 810301c:	490c      	ldr	r1, [pc, #48]	@ (8103050 <__NVIC_SetPriority+0x4c>)
 810301e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103022:	0112      	lsls	r2, r2, #4
 8103024:	b2d2      	uxtb	r2, r2
 8103026:	440b      	add	r3, r1
 8103028:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810302c:	e00a      	b.n	8103044 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810302e:	683b      	ldr	r3, [r7, #0]
 8103030:	b2da      	uxtb	r2, r3
 8103032:	4908      	ldr	r1, [pc, #32]	@ (8103054 <__NVIC_SetPriority+0x50>)
 8103034:	88fb      	ldrh	r3, [r7, #6]
 8103036:	f003 030f 	and.w	r3, r3, #15
 810303a:	3b04      	subs	r3, #4
 810303c:	0112      	lsls	r2, r2, #4
 810303e:	b2d2      	uxtb	r2, r2
 8103040:	440b      	add	r3, r1
 8103042:	761a      	strb	r2, [r3, #24]
}
 8103044:	bf00      	nop
 8103046:	370c      	adds	r7, #12
 8103048:	46bd      	mov	sp, r7
 810304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810304e:	4770      	bx	lr
 8103050:	e000e100 	.word	0xe000e100
 8103054:	e000ed00 	.word	0xe000ed00

08103058 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103058:	b480      	push	{r7}
 810305a:	b089      	sub	sp, #36	@ 0x24
 810305c:	af00      	add	r7, sp, #0
 810305e:	60f8      	str	r0, [r7, #12]
 8103060:	60b9      	str	r1, [r7, #8]
 8103062:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8103064:	68fb      	ldr	r3, [r7, #12]
 8103066:	f003 0307 	and.w	r3, r3, #7
 810306a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810306c:	69fb      	ldr	r3, [r7, #28]
 810306e:	f1c3 0307 	rsb	r3, r3, #7
 8103072:	2b04      	cmp	r3, #4
 8103074:	bf28      	it	cs
 8103076:	2304      	movcs	r3, #4
 8103078:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810307a:	69fb      	ldr	r3, [r7, #28]
 810307c:	3304      	adds	r3, #4
 810307e:	2b06      	cmp	r3, #6
 8103080:	d902      	bls.n	8103088 <NVIC_EncodePriority+0x30>
 8103082:	69fb      	ldr	r3, [r7, #28]
 8103084:	3b03      	subs	r3, #3
 8103086:	e000      	b.n	810308a <NVIC_EncodePriority+0x32>
 8103088:	2300      	movs	r3, #0
 810308a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810308c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8103090:	69bb      	ldr	r3, [r7, #24]
 8103092:	fa02 f303 	lsl.w	r3, r2, r3
 8103096:	43da      	mvns	r2, r3
 8103098:	68bb      	ldr	r3, [r7, #8]
 810309a:	401a      	ands	r2, r3
 810309c:	697b      	ldr	r3, [r7, #20]
 810309e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81030a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 81030a4:	697b      	ldr	r3, [r7, #20]
 81030a6:	fa01 f303 	lsl.w	r3, r1, r3
 81030aa:	43d9      	mvns	r1, r3
 81030ac:	687b      	ldr	r3, [r7, #4]
 81030ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81030b0:	4313      	orrs	r3, r2
         );
}
 81030b2:	4618      	mov	r0, r3
 81030b4:	3724      	adds	r7, #36	@ 0x24
 81030b6:	46bd      	mov	sp, r7
 81030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81030bc:	4770      	bx	lr
	...

081030c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81030c0:	b580      	push	{r7, lr}
 81030c2:	b082      	sub	sp, #8
 81030c4:	af00      	add	r7, sp, #0
 81030c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81030c8:	687b      	ldr	r3, [r7, #4]
 81030ca:	3b01      	subs	r3, #1
 81030cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81030d0:	d301      	bcc.n	81030d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81030d2:	2301      	movs	r3, #1
 81030d4:	e00f      	b.n	81030f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81030d6:	4a0a      	ldr	r2, [pc, #40]	@ (8103100 <SysTick_Config+0x40>)
 81030d8:	687b      	ldr	r3, [r7, #4]
 81030da:	3b01      	subs	r3, #1
 81030dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81030de:	210f      	movs	r1, #15
 81030e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 81030e4:	f7ff ff8e 	bl	8103004 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81030e8:	4b05      	ldr	r3, [pc, #20]	@ (8103100 <SysTick_Config+0x40>)
 81030ea:	2200      	movs	r2, #0
 81030ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81030ee:	4b04      	ldr	r3, [pc, #16]	@ (8103100 <SysTick_Config+0x40>)
 81030f0:	2207      	movs	r2, #7
 81030f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81030f4:	2300      	movs	r3, #0
}
 81030f6:	4618      	mov	r0, r3
 81030f8:	3708      	adds	r7, #8
 81030fa:	46bd      	mov	sp, r7
 81030fc:	bd80      	pop	{r7, pc}
 81030fe:	bf00      	nop
 8103100:	e000e010 	.word	0xe000e010

08103104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103104:	b580      	push	{r7, lr}
 8103106:	b082      	sub	sp, #8
 8103108:	af00      	add	r7, sp, #0
 810310a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 810310c:	6878      	ldr	r0, [r7, #4]
 810310e:	f7ff ff29 	bl	8102f64 <__NVIC_SetPriorityGrouping>
}
 8103112:	bf00      	nop
 8103114:	3708      	adds	r7, #8
 8103116:	46bd      	mov	sp, r7
 8103118:	bd80      	pop	{r7, pc}

0810311a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810311a:	b580      	push	{r7, lr}
 810311c:	b086      	sub	sp, #24
 810311e:	af00      	add	r7, sp, #0
 8103120:	4603      	mov	r3, r0
 8103122:	60b9      	str	r1, [r7, #8]
 8103124:	607a      	str	r2, [r7, #4]
 8103126:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103128:	f7ff ff40 	bl	8102fac <__NVIC_GetPriorityGrouping>
 810312c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810312e:	687a      	ldr	r2, [r7, #4]
 8103130:	68b9      	ldr	r1, [r7, #8]
 8103132:	6978      	ldr	r0, [r7, #20]
 8103134:	f7ff ff90 	bl	8103058 <NVIC_EncodePriority>
 8103138:	4602      	mov	r2, r0
 810313a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810313e:	4611      	mov	r1, r2
 8103140:	4618      	mov	r0, r3
 8103142:	f7ff ff5f 	bl	8103004 <__NVIC_SetPriority>
}
 8103146:	bf00      	nop
 8103148:	3718      	adds	r7, #24
 810314a:	46bd      	mov	sp, r7
 810314c:	bd80      	pop	{r7, pc}

0810314e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810314e:	b580      	push	{r7, lr}
 8103150:	b082      	sub	sp, #8
 8103152:	af00      	add	r7, sp, #0
 8103154:	4603      	mov	r3, r0
 8103156:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8103158:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810315c:	4618      	mov	r0, r3
 810315e:	f7ff ff33 	bl	8102fc8 <__NVIC_EnableIRQ>
}
 8103162:	bf00      	nop
 8103164:	3708      	adds	r7, #8
 8103166:	46bd      	mov	sp, r7
 8103168:	bd80      	pop	{r7, pc}

0810316a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810316a:	b580      	push	{r7, lr}
 810316c:	b082      	sub	sp, #8
 810316e:	af00      	add	r7, sp, #0
 8103170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8103172:	6878      	ldr	r0, [r7, #4]
 8103174:	f7ff ffa4 	bl	81030c0 <SysTick_Config>
 8103178:	4603      	mov	r3, r0
}
 810317a:	4618      	mov	r0, r3
 810317c:	3708      	adds	r7, #8
 810317e:	46bd      	mov	sp, r7
 8103180:	bd80      	pop	{r7, pc}
	...

08103184 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8103184:	b480      	push	{r7}
 8103186:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103188:	4b07      	ldr	r3, [pc, #28]	@ (81031a8 <HAL_GetCurrentCPUID+0x24>)
 810318a:	681b      	ldr	r3, [r3, #0]
 810318c:	091b      	lsrs	r3, r3, #4
 810318e:	f003 030f 	and.w	r3, r3, #15
 8103192:	2b07      	cmp	r3, #7
 8103194:	d101      	bne.n	810319a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8103196:	2303      	movs	r3, #3
 8103198:	e000      	b.n	810319c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810319a:	2301      	movs	r3, #1
  }
}
 810319c:	4618      	mov	r0, r3
 810319e:	46bd      	mov	sp, r7
 81031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031a4:	4770      	bx	lr
 81031a6:	bf00      	nop
 81031a8:	e000ed00 	.word	0xe000ed00

081031ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81031ac:	b480      	push	{r7}
 81031ae:	b089      	sub	sp, #36	@ 0x24
 81031b0:	af00      	add	r7, sp, #0
 81031b2:	6078      	str	r0, [r7, #4]
 81031b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81031b6:	2300      	movs	r3, #0
 81031b8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81031ba:	4b89      	ldr	r3, [pc, #548]	@ (81033e0 <HAL_GPIO_Init+0x234>)
 81031bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81031be:	e194      	b.n	81034ea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81031c0:	683b      	ldr	r3, [r7, #0]
 81031c2:	681a      	ldr	r2, [r3, #0]
 81031c4:	2101      	movs	r1, #1
 81031c6:	69fb      	ldr	r3, [r7, #28]
 81031c8:	fa01 f303 	lsl.w	r3, r1, r3
 81031cc:	4013      	ands	r3, r2
 81031ce:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81031d0:	693b      	ldr	r3, [r7, #16]
 81031d2:	2b00      	cmp	r3, #0
 81031d4:	f000 8186 	beq.w	81034e4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81031d8:	683b      	ldr	r3, [r7, #0]
 81031da:	685b      	ldr	r3, [r3, #4]
 81031dc:	f003 0303 	and.w	r3, r3, #3
 81031e0:	2b01      	cmp	r3, #1
 81031e2:	d005      	beq.n	81031f0 <HAL_GPIO_Init+0x44>
 81031e4:	683b      	ldr	r3, [r7, #0]
 81031e6:	685b      	ldr	r3, [r3, #4]
 81031e8:	f003 0303 	and.w	r3, r3, #3
 81031ec:	2b02      	cmp	r3, #2
 81031ee:	d130      	bne.n	8103252 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81031f0:	687b      	ldr	r3, [r7, #4]
 81031f2:	689b      	ldr	r3, [r3, #8]
 81031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81031f6:	69fb      	ldr	r3, [r7, #28]
 81031f8:	005b      	lsls	r3, r3, #1
 81031fa:	2203      	movs	r2, #3
 81031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8103200:	43db      	mvns	r3, r3
 8103202:	69ba      	ldr	r2, [r7, #24]
 8103204:	4013      	ands	r3, r2
 8103206:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8103208:	683b      	ldr	r3, [r7, #0]
 810320a:	68da      	ldr	r2, [r3, #12]
 810320c:	69fb      	ldr	r3, [r7, #28]
 810320e:	005b      	lsls	r3, r3, #1
 8103210:	fa02 f303 	lsl.w	r3, r2, r3
 8103214:	69ba      	ldr	r2, [r7, #24]
 8103216:	4313      	orrs	r3, r2
 8103218:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810321a:	687b      	ldr	r3, [r7, #4]
 810321c:	69ba      	ldr	r2, [r7, #24]
 810321e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103220:	687b      	ldr	r3, [r7, #4]
 8103222:	685b      	ldr	r3, [r3, #4]
 8103224:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8103226:	2201      	movs	r2, #1
 8103228:	69fb      	ldr	r3, [r7, #28]
 810322a:	fa02 f303 	lsl.w	r3, r2, r3
 810322e:	43db      	mvns	r3, r3
 8103230:	69ba      	ldr	r2, [r7, #24]
 8103232:	4013      	ands	r3, r2
 8103234:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8103236:	683b      	ldr	r3, [r7, #0]
 8103238:	685b      	ldr	r3, [r3, #4]
 810323a:	091b      	lsrs	r3, r3, #4
 810323c:	f003 0201 	and.w	r2, r3, #1
 8103240:	69fb      	ldr	r3, [r7, #28]
 8103242:	fa02 f303 	lsl.w	r3, r2, r3
 8103246:	69ba      	ldr	r2, [r7, #24]
 8103248:	4313      	orrs	r3, r2
 810324a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	69ba      	ldr	r2, [r7, #24]
 8103250:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8103252:	683b      	ldr	r3, [r7, #0]
 8103254:	685b      	ldr	r3, [r3, #4]
 8103256:	f003 0303 	and.w	r3, r3, #3
 810325a:	2b03      	cmp	r3, #3
 810325c:	d017      	beq.n	810328e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810325e:	687b      	ldr	r3, [r7, #4]
 8103260:	68db      	ldr	r3, [r3, #12]
 8103262:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8103264:	69fb      	ldr	r3, [r7, #28]
 8103266:	005b      	lsls	r3, r3, #1
 8103268:	2203      	movs	r2, #3
 810326a:	fa02 f303 	lsl.w	r3, r2, r3
 810326e:	43db      	mvns	r3, r3
 8103270:	69ba      	ldr	r2, [r7, #24]
 8103272:	4013      	ands	r3, r2
 8103274:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8103276:	683b      	ldr	r3, [r7, #0]
 8103278:	689a      	ldr	r2, [r3, #8]
 810327a:	69fb      	ldr	r3, [r7, #28]
 810327c:	005b      	lsls	r3, r3, #1
 810327e:	fa02 f303 	lsl.w	r3, r2, r3
 8103282:	69ba      	ldr	r2, [r7, #24]
 8103284:	4313      	orrs	r3, r2
 8103286:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8103288:	687b      	ldr	r3, [r7, #4]
 810328a:	69ba      	ldr	r2, [r7, #24]
 810328c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810328e:	683b      	ldr	r3, [r7, #0]
 8103290:	685b      	ldr	r3, [r3, #4]
 8103292:	f003 0303 	and.w	r3, r3, #3
 8103296:	2b02      	cmp	r3, #2
 8103298:	d123      	bne.n	81032e2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810329a:	69fb      	ldr	r3, [r7, #28]
 810329c:	08da      	lsrs	r2, r3, #3
 810329e:	687b      	ldr	r3, [r7, #4]
 81032a0:	3208      	adds	r2, #8
 81032a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81032a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81032a8:	69fb      	ldr	r3, [r7, #28]
 81032aa:	f003 0307 	and.w	r3, r3, #7
 81032ae:	009b      	lsls	r3, r3, #2
 81032b0:	220f      	movs	r2, #15
 81032b2:	fa02 f303 	lsl.w	r3, r2, r3
 81032b6:	43db      	mvns	r3, r3
 81032b8:	69ba      	ldr	r2, [r7, #24]
 81032ba:	4013      	ands	r3, r2
 81032bc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81032be:	683b      	ldr	r3, [r7, #0]
 81032c0:	691a      	ldr	r2, [r3, #16]
 81032c2:	69fb      	ldr	r3, [r7, #28]
 81032c4:	f003 0307 	and.w	r3, r3, #7
 81032c8:	009b      	lsls	r3, r3, #2
 81032ca:	fa02 f303 	lsl.w	r3, r2, r3
 81032ce:	69ba      	ldr	r2, [r7, #24]
 81032d0:	4313      	orrs	r3, r2
 81032d2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81032d4:	69fb      	ldr	r3, [r7, #28]
 81032d6:	08da      	lsrs	r2, r3, #3
 81032d8:	687b      	ldr	r3, [r7, #4]
 81032da:	3208      	adds	r2, #8
 81032dc:	69b9      	ldr	r1, [r7, #24]
 81032de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81032e2:	687b      	ldr	r3, [r7, #4]
 81032e4:	681b      	ldr	r3, [r3, #0]
 81032e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81032e8:	69fb      	ldr	r3, [r7, #28]
 81032ea:	005b      	lsls	r3, r3, #1
 81032ec:	2203      	movs	r2, #3
 81032ee:	fa02 f303 	lsl.w	r3, r2, r3
 81032f2:	43db      	mvns	r3, r3
 81032f4:	69ba      	ldr	r2, [r7, #24]
 81032f6:	4013      	ands	r3, r2
 81032f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81032fa:	683b      	ldr	r3, [r7, #0]
 81032fc:	685b      	ldr	r3, [r3, #4]
 81032fe:	f003 0203 	and.w	r2, r3, #3
 8103302:	69fb      	ldr	r3, [r7, #28]
 8103304:	005b      	lsls	r3, r3, #1
 8103306:	fa02 f303 	lsl.w	r3, r2, r3
 810330a:	69ba      	ldr	r2, [r7, #24]
 810330c:	4313      	orrs	r3, r2
 810330e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103310:	687b      	ldr	r3, [r7, #4]
 8103312:	69ba      	ldr	r2, [r7, #24]
 8103314:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8103316:	683b      	ldr	r3, [r7, #0]
 8103318:	685b      	ldr	r3, [r3, #4]
 810331a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 810331e:	2b00      	cmp	r3, #0
 8103320:	f000 80e0 	beq.w	81034e4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8103324:	4b2f      	ldr	r3, [pc, #188]	@ (81033e4 <HAL_GPIO_Init+0x238>)
 8103326:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810332a:	4a2e      	ldr	r2, [pc, #184]	@ (81033e4 <HAL_GPIO_Init+0x238>)
 810332c:	f043 0302 	orr.w	r3, r3, #2
 8103330:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8103334:	4b2b      	ldr	r3, [pc, #172]	@ (81033e4 <HAL_GPIO_Init+0x238>)
 8103336:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810333a:	f003 0302 	and.w	r3, r3, #2
 810333e:	60fb      	str	r3, [r7, #12]
 8103340:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8103342:	4a29      	ldr	r2, [pc, #164]	@ (81033e8 <HAL_GPIO_Init+0x23c>)
 8103344:	69fb      	ldr	r3, [r7, #28]
 8103346:	089b      	lsrs	r3, r3, #2
 8103348:	3302      	adds	r3, #2
 810334a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810334e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8103350:	69fb      	ldr	r3, [r7, #28]
 8103352:	f003 0303 	and.w	r3, r3, #3
 8103356:	009b      	lsls	r3, r3, #2
 8103358:	220f      	movs	r2, #15
 810335a:	fa02 f303 	lsl.w	r3, r2, r3
 810335e:	43db      	mvns	r3, r3
 8103360:	69ba      	ldr	r2, [r7, #24]
 8103362:	4013      	ands	r3, r2
 8103364:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8103366:	687b      	ldr	r3, [r7, #4]
 8103368:	4a20      	ldr	r2, [pc, #128]	@ (81033ec <HAL_GPIO_Init+0x240>)
 810336a:	4293      	cmp	r3, r2
 810336c:	d052      	beq.n	8103414 <HAL_GPIO_Init+0x268>
 810336e:	687b      	ldr	r3, [r7, #4]
 8103370:	4a1f      	ldr	r2, [pc, #124]	@ (81033f0 <HAL_GPIO_Init+0x244>)
 8103372:	4293      	cmp	r3, r2
 8103374:	d031      	beq.n	81033da <HAL_GPIO_Init+0x22e>
 8103376:	687b      	ldr	r3, [r7, #4]
 8103378:	4a1e      	ldr	r2, [pc, #120]	@ (81033f4 <HAL_GPIO_Init+0x248>)
 810337a:	4293      	cmp	r3, r2
 810337c:	d02b      	beq.n	81033d6 <HAL_GPIO_Init+0x22a>
 810337e:	687b      	ldr	r3, [r7, #4]
 8103380:	4a1d      	ldr	r2, [pc, #116]	@ (81033f8 <HAL_GPIO_Init+0x24c>)
 8103382:	4293      	cmp	r3, r2
 8103384:	d025      	beq.n	81033d2 <HAL_GPIO_Init+0x226>
 8103386:	687b      	ldr	r3, [r7, #4]
 8103388:	4a1c      	ldr	r2, [pc, #112]	@ (81033fc <HAL_GPIO_Init+0x250>)
 810338a:	4293      	cmp	r3, r2
 810338c:	d01f      	beq.n	81033ce <HAL_GPIO_Init+0x222>
 810338e:	687b      	ldr	r3, [r7, #4]
 8103390:	4a1b      	ldr	r2, [pc, #108]	@ (8103400 <HAL_GPIO_Init+0x254>)
 8103392:	4293      	cmp	r3, r2
 8103394:	d019      	beq.n	81033ca <HAL_GPIO_Init+0x21e>
 8103396:	687b      	ldr	r3, [r7, #4]
 8103398:	4a1a      	ldr	r2, [pc, #104]	@ (8103404 <HAL_GPIO_Init+0x258>)
 810339a:	4293      	cmp	r3, r2
 810339c:	d013      	beq.n	81033c6 <HAL_GPIO_Init+0x21a>
 810339e:	687b      	ldr	r3, [r7, #4]
 81033a0:	4a19      	ldr	r2, [pc, #100]	@ (8103408 <HAL_GPIO_Init+0x25c>)
 81033a2:	4293      	cmp	r3, r2
 81033a4:	d00d      	beq.n	81033c2 <HAL_GPIO_Init+0x216>
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	4a18      	ldr	r2, [pc, #96]	@ (810340c <HAL_GPIO_Init+0x260>)
 81033aa:	4293      	cmp	r3, r2
 81033ac:	d007      	beq.n	81033be <HAL_GPIO_Init+0x212>
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	4a17      	ldr	r2, [pc, #92]	@ (8103410 <HAL_GPIO_Init+0x264>)
 81033b2:	4293      	cmp	r3, r2
 81033b4:	d101      	bne.n	81033ba <HAL_GPIO_Init+0x20e>
 81033b6:	2309      	movs	r3, #9
 81033b8:	e02d      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033ba:	230a      	movs	r3, #10
 81033bc:	e02b      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033be:	2308      	movs	r3, #8
 81033c0:	e029      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033c2:	2307      	movs	r3, #7
 81033c4:	e027      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033c6:	2306      	movs	r3, #6
 81033c8:	e025      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033ca:	2305      	movs	r3, #5
 81033cc:	e023      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033ce:	2304      	movs	r3, #4
 81033d0:	e021      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033d2:	2303      	movs	r3, #3
 81033d4:	e01f      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033d6:	2302      	movs	r3, #2
 81033d8:	e01d      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033da:	2301      	movs	r3, #1
 81033dc:	e01b      	b.n	8103416 <HAL_GPIO_Init+0x26a>
 81033de:	bf00      	nop
 81033e0:	580000c0 	.word	0x580000c0
 81033e4:	58024400 	.word	0x58024400
 81033e8:	58000400 	.word	0x58000400
 81033ec:	58020000 	.word	0x58020000
 81033f0:	58020400 	.word	0x58020400
 81033f4:	58020800 	.word	0x58020800
 81033f8:	58020c00 	.word	0x58020c00
 81033fc:	58021000 	.word	0x58021000
 8103400:	58021400 	.word	0x58021400
 8103404:	58021800 	.word	0x58021800
 8103408:	58021c00 	.word	0x58021c00
 810340c:	58022000 	.word	0x58022000
 8103410:	58022400 	.word	0x58022400
 8103414:	2300      	movs	r3, #0
 8103416:	69fa      	ldr	r2, [r7, #28]
 8103418:	f002 0203 	and.w	r2, r2, #3
 810341c:	0092      	lsls	r2, r2, #2
 810341e:	4093      	lsls	r3, r2
 8103420:	69ba      	ldr	r2, [r7, #24]
 8103422:	4313      	orrs	r3, r2
 8103424:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8103426:	4938      	ldr	r1, [pc, #224]	@ (8103508 <HAL_GPIO_Init+0x35c>)
 8103428:	69fb      	ldr	r3, [r7, #28]
 810342a:	089b      	lsrs	r3, r3, #2
 810342c:	3302      	adds	r3, #2
 810342e:	69ba      	ldr	r2, [r7, #24]
 8103430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8103434:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8103438:	681b      	ldr	r3, [r3, #0]
 810343a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810343c:	693b      	ldr	r3, [r7, #16]
 810343e:	43db      	mvns	r3, r3
 8103440:	69ba      	ldr	r2, [r7, #24]
 8103442:	4013      	ands	r3, r2
 8103444:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8103446:	683b      	ldr	r3, [r7, #0]
 8103448:	685b      	ldr	r3, [r3, #4]
 810344a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 810344e:	2b00      	cmp	r3, #0
 8103450:	d003      	beq.n	810345a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8103452:	69ba      	ldr	r2, [r7, #24]
 8103454:	693b      	ldr	r3, [r7, #16]
 8103456:	4313      	orrs	r3, r2
 8103458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810345a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 810345e:	69bb      	ldr	r3, [r7, #24]
 8103460:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8103462:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8103466:	685b      	ldr	r3, [r3, #4]
 8103468:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810346a:	693b      	ldr	r3, [r7, #16]
 810346c:	43db      	mvns	r3, r3
 810346e:	69ba      	ldr	r2, [r7, #24]
 8103470:	4013      	ands	r3, r2
 8103472:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8103474:	683b      	ldr	r3, [r7, #0]
 8103476:	685b      	ldr	r3, [r3, #4]
 8103478:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 810347c:	2b00      	cmp	r3, #0
 810347e:	d003      	beq.n	8103488 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8103480:	69ba      	ldr	r2, [r7, #24]
 8103482:	693b      	ldr	r3, [r7, #16]
 8103484:	4313      	orrs	r3, r2
 8103486:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103488:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 810348c:	69bb      	ldr	r3, [r7, #24]
 810348e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103490:	697b      	ldr	r3, [r7, #20]
 8103492:	685b      	ldr	r3, [r3, #4]
 8103494:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103496:	693b      	ldr	r3, [r7, #16]
 8103498:	43db      	mvns	r3, r3
 810349a:	69ba      	ldr	r2, [r7, #24]
 810349c:	4013      	ands	r3, r2
 810349e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81034a0:	683b      	ldr	r3, [r7, #0]
 81034a2:	685b      	ldr	r3, [r3, #4]
 81034a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81034a8:	2b00      	cmp	r3, #0
 81034aa:	d003      	beq.n	81034b4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81034ac:	69ba      	ldr	r2, [r7, #24]
 81034ae:	693b      	ldr	r3, [r7, #16]
 81034b0:	4313      	orrs	r3, r2
 81034b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81034b4:	697b      	ldr	r3, [r7, #20]
 81034b6:	69ba      	ldr	r2, [r7, #24]
 81034b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81034ba:	697b      	ldr	r3, [r7, #20]
 81034bc:	681b      	ldr	r3, [r3, #0]
 81034be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81034c0:	693b      	ldr	r3, [r7, #16]
 81034c2:	43db      	mvns	r3, r3
 81034c4:	69ba      	ldr	r2, [r7, #24]
 81034c6:	4013      	ands	r3, r2
 81034c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81034ca:	683b      	ldr	r3, [r7, #0]
 81034cc:	685b      	ldr	r3, [r3, #4]
 81034ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81034d2:	2b00      	cmp	r3, #0
 81034d4:	d003      	beq.n	81034de <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81034d6:	69ba      	ldr	r2, [r7, #24]
 81034d8:	693b      	ldr	r3, [r7, #16]
 81034da:	4313      	orrs	r3, r2
 81034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81034de:	697b      	ldr	r3, [r7, #20]
 81034e0:	69ba      	ldr	r2, [r7, #24]
 81034e2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81034e4:	69fb      	ldr	r3, [r7, #28]
 81034e6:	3301      	adds	r3, #1
 81034e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81034ea:	683b      	ldr	r3, [r7, #0]
 81034ec:	681a      	ldr	r2, [r3, #0]
 81034ee:	69fb      	ldr	r3, [r7, #28]
 81034f0:	fa22 f303 	lsr.w	r3, r2, r3
 81034f4:	2b00      	cmp	r3, #0
 81034f6:	f47f ae63 	bne.w	81031c0 <HAL_GPIO_Init+0x14>
  }
}
 81034fa:	bf00      	nop
 81034fc:	bf00      	nop
 81034fe:	3724      	adds	r7, #36	@ 0x24
 8103500:	46bd      	mov	sp, r7
 8103502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103506:	4770      	bx	lr
 8103508:	58000400 	.word	0x58000400

0810350c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 810350c:	b480      	push	{r7}
 810350e:	b083      	sub	sp, #12
 8103510:	af00      	add	r7, sp, #0
 8103512:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103514:	4b05      	ldr	r3, [pc, #20]	@ (810352c <HAL_HSEM_ActivateNotification+0x20>)
 8103516:	681a      	ldr	r2, [r3, #0]
 8103518:	4904      	ldr	r1, [pc, #16]	@ (810352c <HAL_HSEM_ActivateNotification+0x20>)
 810351a:	687b      	ldr	r3, [r7, #4]
 810351c:	4313      	orrs	r3, r2
 810351e:	600b      	str	r3, [r1, #0]
#endif
}
 8103520:	bf00      	nop
 8103522:	370c      	adds	r7, #12
 8103524:	46bd      	mov	sp, r7
 8103526:	f85d 7b04 	ldr.w	r7, [sp], #4
 810352a:	4770      	bx	lr
 810352c:	58026510 	.word	0x58026510

08103530 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8103530:	b580      	push	{r7, lr}
 8103532:	b082      	sub	sp, #8
 8103534:	af00      	add	r7, sp, #0
 8103536:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8103538:	687b      	ldr	r3, [r7, #4]
 810353a:	2b00      	cmp	r3, #0
 810353c:	d101      	bne.n	8103542 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 810353e:	2301      	movs	r3, #1
 8103540:	e08d      	b.n	810365e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8103542:	687b      	ldr	r3, [r7, #4]
 8103544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8103548:	b2db      	uxtb	r3, r3
 810354a:	2b00      	cmp	r3, #0
 810354c:	d106      	bne.n	810355c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 810354e:	687b      	ldr	r3, [r7, #4]
 8103550:	2200      	movs	r2, #0
 8103552:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8103556:	6878      	ldr	r0, [r7, #4]
 8103558:	f7ff f920 	bl	810279c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 810355c:	687b      	ldr	r3, [r7, #4]
 810355e:	2224      	movs	r2, #36	@ 0x24
 8103560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8103564:	687b      	ldr	r3, [r7, #4]
 8103566:	681b      	ldr	r3, [r3, #0]
 8103568:	681a      	ldr	r2, [r3, #0]
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	681b      	ldr	r3, [r3, #0]
 810356e:	f022 0201 	bic.w	r2, r2, #1
 8103572:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	685a      	ldr	r2, [r3, #4]
 8103578:	687b      	ldr	r3, [r7, #4]
 810357a:	681b      	ldr	r3, [r3, #0]
 810357c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8103580:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8103582:	687b      	ldr	r3, [r7, #4]
 8103584:	681b      	ldr	r3, [r3, #0]
 8103586:	689a      	ldr	r2, [r3, #8]
 8103588:	687b      	ldr	r3, [r7, #4]
 810358a:	681b      	ldr	r3, [r3, #0]
 810358c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8103590:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8103592:	687b      	ldr	r3, [r7, #4]
 8103594:	68db      	ldr	r3, [r3, #12]
 8103596:	2b01      	cmp	r3, #1
 8103598:	d107      	bne.n	81035aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 810359a:	687b      	ldr	r3, [r7, #4]
 810359c:	689a      	ldr	r2, [r3, #8]
 810359e:	687b      	ldr	r3, [r7, #4]
 81035a0:	681b      	ldr	r3, [r3, #0]
 81035a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 81035a6:	609a      	str	r2, [r3, #8]
 81035a8:	e006      	b.n	81035b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 81035aa:	687b      	ldr	r3, [r7, #4]
 81035ac:	689a      	ldr	r2, [r3, #8]
 81035ae:	687b      	ldr	r3, [r7, #4]
 81035b0:	681b      	ldr	r3, [r3, #0]
 81035b2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 81035b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 81035b8:	687b      	ldr	r3, [r7, #4]
 81035ba:	68db      	ldr	r3, [r3, #12]
 81035bc:	2b02      	cmp	r3, #2
 81035be:	d108      	bne.n	81035d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	681b      	ldr	r3, [r3, #0]
 81035c4:	685a      	ldr	r2, [r3, #4]
 81035c6:	687b      	ldr	r3, [r7, #4]
 81035c8:	681b      	ldr	r3, [r3, #0]
 81035ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 81035ce:	605a      	str	r2, [r3, #4]
 81035d0:	e007      	b.n	81035e2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 81035d2:	687b      	ldr	r3, [r7, #4]
 81035d4:	681b      	ldr	r3, [r3, #0]
 81035d6:	685a      	ldr	r2, [r3, #4]
 81035d8:	687b      	ldr	r3, [r7, #4]
 81035da:	681b      	ldr	r3, [r3, #0]
 81035dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 81035e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 81035e2:	687b      	ldr	r3, [r7, #4]
 81035e4:	681b      	ldr	r3, [r3, #0]
 81035e6:	685b      	ldr	r3, [r3, #4]
 81035e8:	687a      	ldr	r2, [r7, #4]
 81035ea:	6812      	ldr	r2, [r2, #0]
 81035ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 81035f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 81035f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 81035f6:	687b      	ldr	r3, [r7, #4]
 81035f8:	681b      	ldr	r3, [r3, #0]
 81035fa:	68da      	ldr	r2, [r3, #12]
 81035fc:	687b      	ldr	r3, [r7, #4]
 81035fe:	681b      	ldr	r3, [r3, #0]
 8103600:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8103604:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8103606:	687b      	ldr	r3, [r7, #4]
 8103608:	691a      	ldr	r2, [r3, #16]
 810360a:	687b      	ldr	r3, [r7, #4]
 810360c:	695b      	ldr	r3, [r3, #20]
 810360e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8103612:	687b      	ldr	r3, [r7, #4]
 8103614:	699b      	ldr	r3, [r3, #24]
 8103616:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8103618:	687b      	ldr	r3, [r7, #4]
 810361a:	681b      	ldr	r3, [r3, #0]
 810361c:	430a      	orrs	r2, r1
 810361e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8103620:	687b      	ldr	r3, [r7, #4]
 8103622:	69d9      	ldr	r1, [r3, #28]
 8103624:	687b      	ldr	r3, [r7, #4]
 8103626:	6a1a      	ldr	r2, [r3, #32]
 8103628:	687b      	ldr	r3, [r7, #4]
 810362a:	681b      	ldr	r3, [r3, #0]
 810362c:	430a      	orrs	r2, r1
 810362e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	681b      	ldr	r3, [r3, #0]
 8103634:	681a      	ldr	r2, [r3, #0]
 8103636:	687b      	ldr	r3, [r7, #4]
 8103638:	681b      	ldr	r3, [r3, #0]
 810363a:	f042 0201 	orr.w	r2, r2, #1
 810363e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103640:	687b      	ldr	r3, [r7, #4]
 8103642:	2200      	movs	r2, #0
 8103644:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8103646:	687b      	ldr	r3, [r7, #4]
 8103648:	2220      	movs	r2, #32
 810364a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 810364e:	687b      	ldr	r3, [r7, #4]
 8103650:	2200      	movs	r2, #0
 8103652:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8103654:	687b      	ldr	r3, [r7, #4]
 8103656:	2200      	movs	r2, #0
 8103658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 810365c:	2300      	movs	r3, #0
}
 810365e:	4618      	mov	r0, r3
 8103660:	3708      	adds	r7, #8
 8103662:	46bd      	mov	sp, r7
 8103664:	bd80      	pop	{r7, pc}
	...

08103668 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8103668:	b580      	push	{r7, lr}
 810366a:	b088      	sub	sp, #32
 810366c:	af02      	add	r7, sp, #8
 810366e:	60f8      	str	r0, [r7, #12]
 8103670:	607a      	str	r2, [r7, #4]
 8103672:	461a      	mov	r2, r3
 8103674:	460b      	mov	r3, r1
 8103676:	817b      	strh	r3, [r7, #10]
 8103678:	4613      	mov	r3, r2
 810367a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 810367c:	68fb      	ldr	r3, [r7, #12]
 810367e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8103682:	b2db      	uxtb	r3, r3
 8103684:	2b20      	cmp	r3, #32
 8103686:	f040 80fd 	bne.w	8103884 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810368a:	68fb      	ldr	r3, [r7, #12]
 810368c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8103690:	2b01      	cmp	r3, #1
 8103692:	d101      	bne.n	8103698 <HAL_I2C_Master_Transmit+0x30>
 8103694:	2302      	movs	r3, #2
 8103696:	e0f6      	b.n	8103886 <HAL_I2C_Master_Transmit+0x21e>
 8103698:	68fb      	ldr	r3, [r7, #12]
 810369a:	2201      	movs	r2, #1
 810369c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81036a0:	f7ff fc30 	bl	8102f04 <HAL_GetTick>
 81036a4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81036a6:	693b      	ldr	r3, [r7, #16]
 81036a8:	9300      	str	r3, [sp, #0]
 81036aa:	2319      	movs	r3, #25
 81036ac:	2201      	movs	r2, #1
 81036ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 81036b2:	68f8      	ldr	r0, [r7, #12]
 81036b4:	f000 fa24 	bl	8103b00 <I2C_WaitOnFlagUntilTimeout>
 81036b8:	4603      	mov	r3, r0
 81036ba:	2b00      	cmp	r3, #0
 81036bc:	d001      	beq.n	81036c2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 81036be:	2301      	movs	r3, #1
 81036c0:	e0e1      	b.n	8103886 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 81036c2:	68fb      	ldr	r3, [r7, #12]
 81036c4:	2221      	movs	r2, #33	@ 0x21
 81036c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 81036ca:	68fb      	ldr	r3, [r7, #12]
 81036cc:	2210      	movs	r2, #16
 81036ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81036d2:	68fb      	ldr	r3, [r7, #12]
 81036d4:	2200      	movs	r2, #0
 81036d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81036d8:	68fb      	ldr	r3, [r7, #12]
 81036da:	687a      	ldr	r2, [r7, #4]
 81036dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 81036de:	68fb      	ldr	r3, [r7, #12]
 81036e0:	893a      	ldrh	r2, [r7, #8]
 81036e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 81036e4:	68fb      	ldr	r3, [r7, #12]
 81036e6:	2200      	movs	r2, #0
 81036e8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81036ea:	68fb      	ldr	r3, [r7, #12]
 81036ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81036ee:	b29b      	uxth	r3, r3
 81036f0:	2bff      	cmp	r3, #255	@ 0xff
 81036f2:	d906      	bls.n	8103702 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81036f4:	68fb      	ldr	r3, [r7, #12]
 81036f6:	22ff      	movs	r2, #255	@ 0xff
 81036f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 81036fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81036fe:	617b      	str	r3, [r7, #20]
 8103700:	e007      	b.n	8103712 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8103702:	68fb      	ldr	r3, [r7, #12]
 8103704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103706:	b29a      	uxth	r2, r3
 8103708:	68fb      	ldr	r3, [r7, #12]
 810370a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 810370c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8103710:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8103712:	68fb      	ldr	r3, [r7, #12]
 8103714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103716:	2b00      	cmp	r3, #0
 8103718:	d024      	beq.n	8103764 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 810371a:	68fb      	ldr	r3, [r7, #12]
 810371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810371e:	781a      	ldrb	r2, [r3, #0]
 8103720:	68fb      	ldr	r3, [r7, #12]
 8103722:	681b      	ldr	r3, [r3, #0]
 8103724:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103726:	68fb      	ldr	r3, [r7, #12]
 8103728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810372a:	1c5a      	adds	r2, r3, #1
 810372c:	68fb      	ldr	r3, [r7, #12]
 810372e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8103730:	68fb      	ldr	r3, [r7, #12]
 8103732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103734:	b29b      	uxth	r3, r3
 8103736:	3b01      	subs	r3, #1
 8103738:	b29a      	uxth	r2, r3
 810373a:	68fb      	ldr	r3, [r7, #12]
 810373c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 810373e:	68fb      	ldr	r3, [r7, #12]
 8103740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103742:	3b01      	subs	r3, #1
 8103744:	b29a      	uxth	r2, r3
 8103746:	68fb      	ldr	r3, [r7, #12]
 8103748:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 810374a:	68fb      	ldr	r3, [r7, #12]
 810374c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810374e:	b2db      	uxtb	r3, r3
 8103750:	3301      	adds	r3, #1
 8103752:	b2da      	uxtb	r2, r3
 8103754:	8979      	ldrh	r1, [r7, #10]
 8103756:	4b4e      	ldr	r3, [pc, #312]	@ (8103890 <HAL_I2C_Master_Transmit+0x228>)
 8103758:	9300      	str	r3, [sp, #0]
 810375a:	697b      	ldr	r3, [r7, #20]
 810375c:	68f8      	ldr	r0, [r7, #12]
 810375e:	f000 fc1f 	bl	8103fa0 <I2C_TransferConfig>
 8103762:	e066      	b.n	8103832 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8103764:	68fb      	ldr	r3, [r7, #12]
 8103766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103768:	b2da      	uxtb	r2, r3
 810376a:	8979      	ldrh	r1, [r7, #10]
 810376c:	4b48      	ldr	r3, [pc, #288]	@ (8103890 <HAL_I2C_Master_Transmit+0x228>)
 810376e:	9300      	str	r3, [sp, #0]
 8103770:	697b      	ldr	r3, [r7, #20]
 8103772:	68f8      	ldr	r0, [r7, #12]
 8103774:	f000 fc14 	bl	8103fa0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8103778:	e05b      	b.n	8103832 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810377a:	693a      	ldr	r2, [r7, #16]
 810377c:	6a39      	ldr	r1, [r7, #32]
 810377e:	68f8      	ldr	r0, [r7, #12]
 8103780:	f000 fa17 	bl	8103bb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8103784:	4603      	mov	r3, r0
 8103786:	2b00      	cmp	r3, #0
 8103788:	d001      	beq.n	810378e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 810378a:	2301      	movs	r3, #1
 810378c:	e07b      	b.n	8103886 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 810378e:	68fb      	ldr	r3, [r7, #12]
 8103790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103792:	781a      	ldrb	r2, [r3, #0]
 8103794:	68fb      	ldr	r3, [r7, #12]
 8103796:	681b      	ldr	r3, [r3, #0]
 8103798:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 810379a:	68fb      	ldr	r3, [r7, #12]
 810379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810379e:	1c5a      	adds	r2, r3, #1
 81037a0:	68fb      	ldr	r3, [r7, #12]
 81037a2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 81037a4:	68fb      	ldr	r3, [r7, #12]
 81037a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81037a8:	b29b      	uxth	r3, r3
 81037aa:	3b01      	subs	r3, #1
 81037ac:	b29a      	uxth	r2, r3
 81037ae:	68fb      	ldr	r3, [r7, #12]
 81037b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 81037b2:	68fb      	ldr	r3, [r7, #12]
 81037b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81037b6:	3b01      	subs	r3, #1
 81037b8:	b29a      	uxth	r2, r3
 81037ba:	68fb      	ldr	r3, [r7, #12]
 81037bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81037be:	68fb      	ldr	r3, [r7, #12]
 81037c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81037c2:	b29b      	uxth	r3, r3
 81037c4:	2b00      	cmp	r3, #0
 81037c6:	d034      	beq.n	8103832 <HAL_I2C_Master_Transmit+0x1ca>
 81037c8:	68fb      	ldr	r3, [r7, #12]
 81037ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81037cc:	2b00      	cmp	r3, #0
 81037ce:	d130      	bne.n	8103832 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81037d0:	693b      	ldr	r3, [r7, #16]
 81037d2:	9300      	str	r3, [sp, #0]
 81037d4:	6a3b      	ldr	r3, [r7, #32]
 81037d6:	2200      	movs	r2, #0
 81037d8:	2180      	movs	r1, #128	@ 0x80
 81037da:	68f8      	ldr	r0, [r7, #12]
 81037dc:	f000 f990 	bl	8103b00 <I2C_WaitOnFlagUntilTimeout>
 81037e0:	4603      	mov	r3, r0
 81037e2:	2b00      	cmp	r3, #0
 81037e4:	d001      	beq.n	81037ea <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 81037e6:	2301      	movs	r3, #1
 81037e8:	e04d      	b.n	8103886 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81037ea:	68fb      	ldr	r3, [r7, #12]
 81037ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81037ee:	b29b      	uxth	r3, r3
 81037f0:	2bff      	cmp	r3, #255	@ 0xff
 81037f2:	d90e      	bls.n	8103812 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81037f4:	68fb      	ldr	r3, [r7, #12]
 81037f6:	22ff      	movs	r2, #255	@ 0xff
 81037f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81037fa:	68fb      	ldr	r3, [r7, #12]
 81037fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81037fe:	b2da      	uxtb	r2, r3
 8103800:	8979      	ldrh	r1, [r7, #10]
 8103802:	2300      	movs	r3, #0
 8103804:	9300      	str	r3, [sp, #0]
 8103806:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 810380a:	68f8      	ldr	r0, [r7, #12]
 810380c:	f000 fbc8 	bl	8103fa0 <I2C_TransferConfig>
 8103810:	e00f      	b.n	8103832 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8103812:	68fb      	ldr	r3, [r7, #12]
 8103814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103816:	b29a      	uxth	r2, r3
 8103818:	68fb      	ldr	r3, [r7, #12]
 810381a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810381c:	68fb      	ldr	r3, [r7, #12]
 810381e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103820:	b2da      	uxtb	r2, r3
 8103822:	8979      	ldrh	r1, [r7, #10]
 8103824:	2300      	movs	r3, #0
 8103826:	9300      	str	r3, [sp, #0]
 8103828:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 810382c:	68f8      	ldr	r0, [r7, #12]
 810382e:	f000 fbb7 	bl	8103fa0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8103832:	68fb      	ldr	r3, [r7, #12]
 8103834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103836:	b29b      	uxth	r3, r3
 8103838:	2b00      	cmp	r3, #0
 810383a:	d19e      	bne.n	810377a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 810383c:	693a      	ldr	r2, [r7, #16]
 810383e:	6a39      	ldr	r1, [r7, #32]
 8103840:	68f8      	ldr	r0, [r7, #12]
 8103842:	f000 f9fd 	bl	8103c40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8103846:	4603      	mov	r3, r0
 8103848:	2b00      	cmp	r3, #0
 810384a:	d001      	beq.n	8103850 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 810384c:	2301      	movs	r3, #1
 810384e:	e01a      	b.n	8103886 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103850:	68fb      	ldr	r3, [r7, #12]
 8103852:	681b      	ldr	r3, [r3, #0]
 8103854:	2220      	movs	r2, #32
 8103856:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103858:	68fb      	ldr	r3, [r7, #12]
 810385a:	681b      	ldr	r3, [r3, #0]
 810385c:	6859      	ldr	r1, [r3, #4]
 810385e:	68fb      	ldr	r3, [r7, #12]
 8103860:	681a      	ldr	r2, [r3, #0]
 8103862:	4b0c      	ldr	r3, [pc, #48]	@ (8103894 <HAL_I2C_Master_Transmit+0x22c>)
 8103864:	400b      	ands	r3, r1
 8103866:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103868:	68fb      	ldr	r3, [r7, #12]
 810386a:	2220      	movs	r2, #32
 810386c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8103870:	68fb      	ldr	r3, [r7, #12]
 8103872:	2200      	movs	r2, #0
 8103874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103878:	68fb      	ldr	r3, [r7, #12]
 810387a:	2200      	movs	r2, #0
 810387c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8103880:	2300      	movs	r3, #0
 8103882:	e000      	b.n	8103886 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8103884:	2302      	movs	r3, #2
  }
}
 8103886:	4618      	mov	r0, r3
 8103888:	3718      	adds	r7, #24
 810388a:	46bd      	mov	sp, r7
 810388c:	bd80      	pop	{r7, pc}
 810388e:	bf00      	nop
 8103890:	80002000 	.word	0x80002000
 8103894:	fe00e800 	.word	0xfe00e800

08103898 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8103898:	b580      	push	{r7, lr}
 810389a:	b088      	sub	sp, #32
 810389c:	af02      	add	r7, sp, #8
 810389e:	60f8      	str	r0, [r7, #12]
 81038a0:	607a      	str	r2, [r7, #4]
 81038a2:	461a      	mov	r2, r3
 81038a4:	460b      	mov	r3, r1
 81038a6:	817b      	strh	r3, [r7, #10]
 81038a8:	4613      	mov	r3, r2
 81038aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 81038ac:	68fb      	ldr	r3, [r7, #12]
 81038ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81038b2:	b2db      	uxtb	r3, r3
 81038b4:	2b20      	cmp	r3, #32
 81038b6:	f040 80db 	bne.w	8103a70 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81038ba:	68fb      	ldr	r3, [r7, #12]
 81038bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81038c0:	2b01      	cmp	r3, #1
 81038c2:	d101      	bne.n	81038c8 <HAL_I2C_Master_Receive+0x30>
 81038c4:	2302      	movs	r3, #2
 81038c6:	e0d4      	b.n	8103a72 <HAL_I2C_Master_Receive+0x1da>
 81038c8:	68fb      	ldr	r3, [r7, #12]
 81038ca:	2201      	movs	r2, #1
 81038cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 81038d0:	f7ff fb18 	bl	8102f04 <HAL_GetTick>
 81038d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 81038d6:	697b      	ldr	r3, [r7, #20]
 81038d8:	9300      	str	r3, [sp, #0]
 81038da:	2319      	movs	r3, #25
 81038dc:	2201      	movs	r2, #1
 81038de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 81038e2:	68f8      	ldr	r0, [r7, #12]
 81038e4:	f000 f90c 	bl	8103b00 <I2C_WaitOnFlagUntilTimeout>
 81038e8:	4603      	mov	r3, r0
 81038ea:	2b00      	cmp	r3, #0
 81038ec:	d001      	beq.n	81038f2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 81038ee:	2301      	movs	r3, #1
 81038f0:	e0bf      	b.n	8103a72 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 81038f2:	68fb      	ldr	r3, [r7, #12]
 81038f4:	2222      	movs	r2, #34	@ 0x22
 81038f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 81038fa:	68fb      	ldr	r3, [r7, #12]
 81038fc:	2210      	movs	r2, #16
 81038fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103902:	68fb      	ldr	r3, [r7, #12]
 8103904:	2200      	movs	r2, #0
 8103906:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8103908:	68fb      	ldr	r3, [r7, #12]
 810390a:	687a      	ldr	r2, [r7, #4]
 810390c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 810390e:	68fb      	ldr	r3, [r7, #12]
 8103910:	893a      	ldrh	r2, [r7, #8]
 8103912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8103914:	68fb      	ldr	r3, [r7, #12]
 8103916:	2200      	movs	r2, #0
 8103918:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 810391a:	68fb      	ldr	r3, [r7, #12]
 810391c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810391e:	b29b      	uxth	r3, r3
 8103920:	2bff      	cmp	r3, #255	@ 0xff
 8103922:	d90e      	bls.n	8103942 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8103924:	68fb      	ldr	r3, [r7, #12]
 8103926:	22ff      	movs	r2, #255	@ 0xff
 8103928:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 810392a:	68fb      	ldr	r3, [r7, #12]
 810392c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810392e:	b2da      	uxtb	r2, r3
 8103930:	8979      	ldrh	r1, [r7, #10]
 8103932:	4b52      	ldr	r3, [pc, #328]	@ (8103a7c <HAL_I2C_Master_Receive+0x1e4>)
 8103934:	9300      	str	r3, [sp, #0]
 8103936:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 810393a:	68f8      	ldr	r0, [r7, #12]
 810393c:	f000 fb30 	bl	8103fa0 <I2C_TransferConfig>
 8103940:	e06d      	b.n	8103a1e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8103942:	68fb      	ldr	r3, [r7, #12]
 8103944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103946:	b29a      	uxth	r2, r3
 8103948:	68fb      	ldr	r3, [r7, #12]
 810394a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 810394c:	68fb      	ldr	r3, [r7, #12]
 810394e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103950:	b2da      	uxtb	r2, r3
 8103952:	8979      	ldrh	r1, [r7, #10]
 8103954:	4b49      	ldr	r3, [pc, #292]	@ (8103a7c <HAL_I2C_Master_Receive+0x1e4>)
 8103956:	9300      	str	r3, [sp, #0]
 8103958:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 810395c:	68f8      	ldr	r0, [r7, #12]
 810395e:	f000 fb1f 	bl	8103fa0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8103962:	e05c      	b.n	8103a1e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103964:	697a      	ldr	r2, [r7, #20]
 8103966:	6a39      	ldr	r1, [r7, #32]
 8103968:	68f8      	ldr	r0, [r7, #12]
 810396a:	f000 f9ad 	bl	8103cc8 <I2C_WaitOnRXNEFlagUntilTimeout>
 810396e:	4603      	mov	r3, r0
 8103970:	2b00      	cmp	r3, #0
 8103972:	d001      	beq.n	8103978 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8103974:	2301      	movs	r3, #1
 8103976:	e07c      	b.n	8103a72 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8103978:	68fb      	ldr	r3, [r7, #12]
 810397a:	681b      	ldr	r3, [r3, #0]
 810397c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 810397e:	68fb      	ldr	r3, [r7, #12]
 8103980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103982:	b2d2      	uxtb	r2, r2
 8103984:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103986:	68fb      	ldr	r3, [r7, #12]
 8103988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810398a:	1c5a      	adds	r2, r3, #1
 810398c:	68fb      	ldr	r3, [r7, #12]
 810398e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8103990:	68fb      	ldr	r3, [r7, #12]
 8103992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103994:	3b01      	subs	r3, #1
 8103996:	b29a      	uxth	r2, r3
 8103998:	68fb      	ldr	r3, [r7, #12]
 810399a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 810399c:	68fb      	ldr	r3, [r7, #12]
 810399e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81039a0:	b29b      	uxth	r3, r3
 81039a2:	3b01      	subs	r3, #1
 81039a4:	b29a      	uxth	r2, r3
 81039a6:	68fb      	ldr	r3, [r7, #12]
 81039a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 81039aa:	68fb      	ldr	r3, [r7, #12]
 81039ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81039ae:	b29b      	uxth	r3, r3
 81039b0:	2b00      	cmp	r3, #0
 81039b2:	d034      	beq.n	8103a1e <HAL_I2C_Master_Receive+0x186>
 81039b4:	68fb      	ldr	r3, [r7, #12]
 81039b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81039b8:	2b00      	cmp	r3, #0
 81039ba:	d130      	bne.n	8103a1e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 81039bc:	697b      	ldr	r3, [r7, #20]
 81039be:	9300      	str	r3, [sp, #0]
 81039c0:	6a3b      	ldr	r3, [r7, #32]
 81039c2:	2200      	movs	r2, #0
 81039c4:	2180      	movs	r1, #128	@ 0x80
 81039c6:	68f8      	ldr	r0, [r7, #12]
 81039c8:	f000 f89a 	bl	8103b00 <I2C_WaitOnFlagUntilTimeout>
 81039cc:	4603      	mov	r3, r0
 81039ce:	2b00      	cmp	r3, #0
 81039d0:	d001      	beq.n	81039d6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 81039d2:	2301      	movs	r3, #1
 81039d4:	e04d      	b.n	8103a72 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81039d6:	68fb      	ldr	r3, [r7, #12]
 81039d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81039da:	b29b      	uxth	r3, r3
 81039dc:	2bff      	cmp	r3, #255	@ 0xff
 81039de:	d90e      	bls.n	81039fe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81039e0:	68fb      	ldr	r3, [r7, #12]
 81039e2:	22ff      	movs	r2, #255	@ 0xff
 81039e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 81039e6:	68fb      	ldr	r3, [r7, #12]
 81039e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81039ea:	b2da      	uxtb	r2, r3
 81039ec:	8979      	ldrh	r1, [r7, #10]
 81039ee:	2300      	movs	r3, #0
 81039f0:	9300      	str	r3, [sp, #0]
 81039f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81039f6:	68f8      	ldr	r0, [r7, #12]
 81039f8:	f000 fad2 	bl	8103fa0 <I2C_TransferConfig>
 81039fc:	e00f      	b.n	8103a1e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81039fe:	68fb      	ldr	r3, [r7, #12]
 8103a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103a02:	b29a      	uxth	r2, r3
 8103a04:	68fb      	ldr	r3, [r7, #12]
 8103a06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103a08:	68fb      	ldr	r3, [r7, #12]
 8103a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103a0c:	b2da      	uxtb	r2, r3
 8103a0e:	8979      	ldrh	r1, [r7, #10]
 8103a10:	2300      	movs	r3, #0
 8103a12:	9300      	str	r3, [sp, #0]
 8103a14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8103a18:	68f8      	ldr	r0, [r7, #12]
 8103a1a:	f000 fac1 	bl	8103fa0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8103a1e:	68fb      	ldr	r3, [r7, #12]
 8103a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8103a22:	b29b      	uxth	r3, r3
 8103a24:	2b00      	cmp	r3, #0
 8103a26:	d19d      	bne.n	8103964 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103a28:	697a      	ldr	r2, [r7, #20]
 8103a2a:	6a39      	ldr	r1, [r7, #32]
 8103a2c:	68f8      	ldr	r0, [r7, #12]
 8103a2e:	f000 f907 	bl	8103c40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8103a32:	4603      	mov	r3, r0
 8103a34:	2b00      	cmp	r3, #0
 8103a36:	d001      	beq.n	8103a3c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8103a38:	2301      	movs	r3, #1
 8103a3a:	e01a      	b.n	8103a72 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103a3c:	68fb      	ldr	r3, [r7, #12]
 8103a3e:	681b      	ldr	r3, [r3, #0]
 8103a40:	2220      	movs	r2, #32
 8103a42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103a44:	68fb      	ldr	r3, [r7, #12]
 8103a46:	681b      	ldr	r3, [r3, #0]
 8103a48:	6859      	ldr	r1, [r3, #4]
 8103a4a:	68fb      	ldr	r3, [r7, #12]
 8103a4c:	681a      	ldr	r2, [r3, #0]
 8103a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8103a80 <HAL_I2C_Master_Receive+0x1e8>)
 8103a50:	400b      	ands	r3, r1
 8103a52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103a54:	68fb      	ldr	r3, [r7, #12]
 8103a56:	2220      	movs	r2, #32
 8103a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8103a5c:	68fb      	ldr	r3, [r7, #12]
 8103a5e:	2200      	movs	r2, #0
 8103a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103a64:	68fb      	ldr	r3, [r7, #12]
 8103a66:	2200      	movs	r2, #0
 8103a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8103a6c:	2300      	movs	r3, #0
 8103a6e:	e000      	b.n	8103a72 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8103a70:	2302      	movs	r3, #2
  }
}
 8103a72:	4618      	mov	r0, r3
 8103a74:	3718      	adds	r7, #24
 8103a76:	46bd      	mov	sp, r7
 8103a78:	bd80      	pop	{r7, pc}
 8103a7a:	bf00      	nop
 8103a7c:	80002400 	.word	0x80002400
 8103a80:	fe00e800 	.word	0xfe00e800

08103a84 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8103a84:	b480      	push	{r7}
 8103a86:	b083      	sub	sp, #12
 8103a88:	af00      	add	r7, sp, #0
 8103a8a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8103a8c:	687b      	ldr	r3, [r7, #4]
 8103a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8103a92:	b2db      	uxtb	r3, r3
}
 8103a94:	4618      	mov	r0, r3
 8103a96:	370c      	adds	r7, #12
 8103a98:	46bd      	mov	sp, r7
 8103a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a9e:	4770      	bx	lr

08103aa0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8103aa0:	b480      	push	{r7}
 8103aa2:	b083      	sub	sp, #12
 8103aa4:	af00      	add	r7, sp, #0
 8103aa6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8103aa8:	687b      	ldr	r3, [r7, #4]
 8103aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8103aac:	4618      	mov	r0, r3
 8103aae:	370c      	adds	r7, #12
 8103ab0:	46bd      	mov	sp, r7
 8103ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ab6:	4770      	bx	lr

08103ab8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8103ab8:	b480      	push	{r7}
 8103aba:	b083      	sub	sp, #12
 8103abc:	af00      	add	r7, sp, #0
 8103abe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8103ac0:	687b      	ldr	r3, [r7, #4]
 8103ac2:	681b      	ldr	r3, [r3, #0]
 8103ac4:	699b      	ldr	r3, [r3, #24]
 8103ac6:	f003 0302 	and.w	r3, r3, #2
 8103aca:	2b02      	cmp	r3, #2
 8103acc:	d103      	bne.n	8103ad6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8103ace:	687b      	ldr	r3, [r7, #4]
 8103ad0:	681b      	ldr	r3, [r3, #0]
 8103ad2:	2200      	movs	r2, #0
 8103ad4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8103ad6:	687b      	ldr	r3, [r7, #4]
 8103ad8:	681b      	ldr	r3, [r3, #0]
 8103ada:	699b      	ldr	r3, [r3, #24]
 8103adc:	f003 0301 	and.w	r3, r3, #1
 8103ae0:	2b01      	cmp	r3, #1
 8103ae2:	d007      	beq.n	8103af4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	681b      	ldr	r3, [r3, #0]
 8103ae8:	699a      	ldr	r2, [r3, #24]
 8103aea:	687b      	ldr	r3, [r7, #4]
 8103aec:	681b      	ldr	r3, [r3, #0]
 8103aee:	f042 0201 	orr.w	r2, r2, #1
 8103af2:	619a      	str	r2, [r3, #24]
  }
}
 8103af4:	bf00      	nop
 8103af6:	370c      	adds	r7, #12
 8103af8:	46bd      	mov	sp, r7
 8103afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103afe:	4770      	bx	lr

08103b00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8103b00:	b580      	push	{r7, lr}
 8103b02:	b084      	sub	sp, #16
 8103b04:	af00      	add	r7, sp, #0
 8103b06:	60f8      	str	r0, [r7, #12]
 8103b08:	60b9      	str	r1, [r7, #8]
 8103b0a:	603b      	str	r3, [r7, #0]
 8103b0c:	4613      	mov	r3, r2
 8103b0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8103b10:	e03b      	b.n	8103b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103b12:	69ba      	ldr	r2, [r7, #24]
 8103b14:	6839      	ldr	r1, [r7, #0]
 8103b16:	68f8      	ldr	r0, [r7, #12]
 8103b18:	f000 f962 	bl	8103de0 <I2C_IsErrorOccurred>
 8103b1c:	4603      	mov	r3, r0
 8103b1e:	2b00      	cmp	r3, #0
 8103b20:	d001      	beq.n	8103b26 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8103b22:	2301      	movs	r3, #1
 8103b24:	e041      	b.n	8103baa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8103b26:	683b      	ldr	r3, [r7, #0]
 8103b28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8103b2c:	d02d      	beq.n	8103b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103b2e:	f7ff f9e9 	bl	8102f04 <HAL_GetTick>
 8103b32:	4602      	mov	r2, r0
 8103b34:	69bb      	ldr	r3, [r7, #24]
 8103b36:	1ad3      	subs	r3, r2, r3
 8103b38:	683a      	ldr	r2, [r7, #0]
 8103b3a:	429a      	cmp	r2, r3
 8103b3c:	d302      	bcc.n	8103b44 <I2C_WaitOnFlagUntilTimeout+0x44>
 8103b3e:	683b      	ldr	r3, [r7, #0]
 8103b40:	2b00      	cmp	r3, #0
 8103b42:	d122      	bne.n	8103b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8103b44:	68fb      	ldr	r3, [r7, #12]
 8103b46:	681b      	ldr	r3, [r3, #0]
 8103b48:	699a      	ldr	r2, [r3, #24]
 8103b4a:	68bb      	ldr	r3, [r7, #8]
 8103b4c:	4013      	ands	r3, r2
 8103b4e:	68ba      	ldr	r2, [r7, #8]
 8103b50:	429a      	cmp	r2, r3
 8103b52:	bf0c      	ite	eq
 8103b54:	2301      	moveq	r3, #1
 8103b56:	2300      	movne	r3, #0
 8103b58:	b2db      	uxtb	r3, r3
 8103b5a:	461a      	mov	r2, r3
 8103b5c:	79fb      	ldrb	r3, [r7, #7]
 8103b5e:	429a      	cmp	r2, r3
 8103b60:	d113      	bne.n	8103b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103b62:	68fb      	ldr	r3, [r7, #12]
 8103b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103b66:	f043 0220 	orr.w	r2, r3, #32
 8103b6a:	68fb      	ldr	r3, [r7, #12]
 8103b6c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8103b6e:	68fb      	ldr	r3, [r7, #12]
 8103b70:	2220      	movs	r2, #32
 8103b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8103b76:	68fb      	ldr	r3, [r7, #12]
 8103b78:	2200      	movs	r2, #0
 8103b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8103b7e:	68fb      	ldr	r3, [r7, #12]
 8103b80:	2200      	movs	r2, #0
 8103b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8103b86:	2301      	movs	r3, #1
 8103b88:	e00f      	b.n	8103baa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8103b8a:	68fb      	ldr	r3, [r7, #12]
 8103b8c:	681b      	ldr	r3, [r3, #0]
 8103b8e:	699a      	ldr	r2, [r3, #24]
 8103b90:	68bb      	ldr	r3, [r7, #8]
 8103b92:	4013      	ands	r3, r2
 8103b94:	68ba      	ldr	r2, [r7, #8]
 8103b96:	429a      	cmp	r2, r3
 8103b98:	bf0c      	ite	eq
 8103b9a:	2301      	moveq	r3, #1
 8103b9c:	2300      	movne	r3, #0
 8103b9e:	b2db      	uxtb	r3, r3
 8103ba0:	461a      	mov	r2, r3
 8103ba2:	79fb      	ldrb	r3, [r7, #7]
 8103ba4:	429a      	cmp	r2, r3
 8103ba6:	d0b4      	beq.n	8103b12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8103ba8:	2300      	movs	r3, #0
}
 8103baa:	4618      	mov	r0, r3
 8103bac:	3710      	adds	r7, #16
 8103bae:	46bd      	mov	sp, r7
 8103bb0:	bd80      	pop	{r7, pc}

08103bb2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103bb2:	b580      	push	{r7, lr}
 8103bb4:	b084      	sub	sp, #16
 8103bb6:	af00      	add	r7, sp, #0
 8103bb8:	60f8      	str	r0, [r7, #12]
 8103bba:	60b9      	str	r1, [r7, #8]
 8103bbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8103bbe:	e033      	b.n	8103c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103bc0:	687a      	ldr	r2, [r7, #4]
 8103bc2:	68b9      	ldr	r1, [r7, #8]
 8103bc4:	68f8      	ldr	r0, [r7, #12]
 8103bc6:	f000 f90b 	bl	8103de0 <I2C_IsErrorOccurred>
 8103bca:	4603      	mov	r3, r0
 8103bcc:	2b00      	cmp	r3, #0
 8103bce:	d001      	beq.n	8103bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8103bd0:	2301      	movs	r3, #1
 8103bd2:	e031      	b.n	8103c38 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8103bd4:	68bb      	ldr	r3, [r7, #8]
 8103bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8103bda:	d025      	beq.n	8103c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103bdc:	f7ff f992 	bl	8102f04 <HAL_GetTick>
 8103be0:	4602      	mov	r2, r0
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	1ad3      	subs	r3, r2, r3
 8103be6:	68ba      	ldr	r2, [r7, #8]
 8103be8:	429a      	cmp	r2, r3
 8103bea:	d302      	bcc.n	8103bf2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8103bec:	68bb      	ldr	r3, [r7, #8]
 8103bee:	2b00      	cmp	r3, #0
 8103bf0:	d11a      	bne.n	8103c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8103bf2:	68fb      	ldr	r3, [r7, #12]
 8103bf4:	681b      	ldr	r3, [r3, #0]
 8103bf6:	699b      	ldr	r3, [r3, #24]
 8103bf8:	f003 0302 	and.w	r3, r3, #2
 8103bfc:	2b02      	cmp	r3, #2
 8103bfe:	d013      	beq.n	8103c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103c00:	68fb      	ldr	r3, [r7, #12]
 8103c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103c04:	f043 0220 	orr.w	r2, r3, #32
 8103c08:	68fb      	ldr	r3, [r7, #12]
 8103c0a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8103c0c:	68fb      	ldr	r3, [r7, #12]
 8103c0e:	2220      	movs	r2, #32
 8103c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8103c14:	68fb      	ldr	r3, [r7, #12]
 8103c16:	2200      	movs	r2, #0
 8103c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8103c1c:	68fb      	ldr	r3, [r7, #12]
 8103c1e:	2200      	movs	r2, #0
 8103c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8103c24:	2301      	movs	r3, #1
 8103c26:	e007      	b.n	8103c38 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8103c28:	68fb      	ldr	r3, [r7, #12]
 8103c2a:	681b      	ldr	r3, [r3, #0]
 8103c2c:	699b      	ldr	r3, [r3, #24]
 8103c2e:	f003 0302 	and.w	r3, r3, #2
 8103c32:	2b02      	cmp	r3, #2
 8103c34:	d1c4      	bne.n	8103bc0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8103c36:	2300      	movs	r3, #0
}
 8103c38:	4618      	mov	r0, r3
 8103c3a:	3710      	adds	r7, #16
 8103c3c:	46bd      	mov	sp, r7
 8103c3e:	bd80      	pop	{r7, pc}

08103c40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103c40:	b580      	push	{r7, lr}
 8103c42:	b084      	sub	sp, #16
 8103c44:	af00      	add	r7, sp, #0
 8103c46:	60f8      	str	r0, [r7, #12]
 8103c48:	60b9      	str	r1, [r7, #8]
 8103c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103c4c:	e02f      	b.n	8103cae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103c4e:	687a      	ldr	r2, [r7, #4]
 8103c50:	68b9      	ldr	r1, [r7, #8]
 8103c52:	68f8      	ldr	r0, [r7, #12]
 8103c54:	f000 f8c4 	bl	8103de0 <I2C_IsErrorOccurred>
 8103c58:	4603      	mov	r3, r0
 8103c5a:	2b00      	cmp	r3, #0
 8103c5c:	d001      	beq.n	8103c62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8103c5e:	2301      	movs	r3, #1
 8103c60:	e02d      	b.n	8103cbe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8103c62:	f7ff f94f 	bl	8102f04 <HAL_GetTick>
 8103c66:	4602      	mov	r2, r0
 8103c68:	687b      	ldr	r3, [r7, #4]
 8103c6a:	1ad3      	subs	r3, r2, r3
 8103c6c:	68ba      	ldr	r2, [r7, #8]
 8103c6e:	429a      	cmp	r2, r3
 8103c70:	d302      	bcc.n	8103c78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8103c72:	68bb      	ldr	r3, [r7, #8]
 8103c74:	2b00      	cmp	r3, #0
 8103c76:	d11a      	bne.n	8103cae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8103c78:	68fb      	ldr	r3, [r7, #12]
 8103c7a:	681b      	ldr	r3, [r3, #0]
 8103c7c:	699b      	ldr	r3, [r3, #24]
 8103c7e:	f003 0320 	and.w	r3, r3, #32
 8103c82:	2b20      	cmp	r3, #32
 8103c84:	d013      	beq.n	8103cae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103c86:	68fb      	ldr	r3, [r7, #12]
 8103c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103c8a:	f043 0220 	orr.w	r2, r3, #32
 8103c8e:	68fb      	ldr	r3, [r7, #12]
 8103c90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8103c92:	68fb      	ldr	r3, [r7, #12]
 8103c94:	2220      	movs	r2, #32
 8103c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8103c9a:	68fb      	ldr	r3, [r7, #12]
 8103c9c:	2200      	movs	r2, #0
 8103c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103ca2:	68fb      	ldr	r3, [r7, #12]
 8103ca4:	2200      	movs	r2, #0
 8103ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8103caa:	2301      	movs	r3, #1
 8103cac:	e007      	b.n	8103cbe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103cae:	68fb      	ldr	r3, [r7, #12]
 8103cb0:	681b      	ldr	r3, [r3, #0]
 8103cb2:	699b      	ldr	r3, [r3, #24]
 8103cb4:	f003 0320 	and.w	r3, r3, #32
 8103cb8:	2b20      	cmp	r3, #32
 8103cba:	d1c8      	bne.n	8103c4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8103cbc:	2300      	movs	r3, #0
}
 8103cbe:	4618      	mov	r0, r3
 8103cc0:	3710      	adds	r7, #16
 8103cc2:	46bd      	mov	sp, r7
 8103cc4:	bd80      	pop	{r7, pc}
	...

08103cc8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8103cc8:	b580      	push	{r7, lr}
 8103cca:	b086      	sub	sp, #24
 8103ccc:	af00      	add	r7, sp, #0
 8103cce:	60f8      	str	r0, [r7, #12]
 8103cd0:	60b9      	str	r1, [r7, #8]
 8103cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103cd4:	2300      	movs	r3, #0
 8103cd6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8103cd8:	e071      	b.n	8103dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8103cda:	687a      	ldr	r2, [r7, #4]
 8103cdc:	68b9      	ldr	r1, [r7, #8]
 8103cde:	68f8      	ldr	r0, [r7, #12]
 8103ce0:	f000 f87e 	bl	8103de0 <I2C_IsErrorOccurred>
 8103ce4:	4603      	mov	r3, r0
 8103ce6:	2b00      	cmp	r3, #0
 8103ce8:	d001      	beq.n	8103cee <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8103cea:	2301      	movs	r3, #1
 8103cec:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8103cee:	68fb      	ldr	r3, [r7, #12]
 8103cf0:	681b      	ldr	r3, [r3, #0]
 8103cf2:	699b      	ldr	r3, [r3, #24]
 8103cf4:	f003 0320 	and.w	r3, r3, #32
 8103cf8:	2b20      	cmp	r3, #32
 8103cfa:	d13b      	bne.n	8103d74 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8103cfc:	7dfb      	ldrb	r3, [r7, #23]
 8103cfe:	2b00      	cmp	r3, #0
 8103d00:	d138      	bne.n	8103d74 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8103d02:	68fb      	ldr	r3, [r7, #12]
 8103d04:	681b      	ldr	r3, [r3, #0]
 8103d06:	699b      	ldr	r3, [r3, #24]
 8103d08:	f003 0304 	and.w	r3, r3, #4
 8103d0c:	2b04      	cmp	r3, #4
 8103d0e:	d105      	bne.n	8103d1c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8103d10:	68fb      	ldr	r3, [r7, #12]
 8103d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8103d14:	2b00      	cmp	r3, #0
 8103d16:	d001      	beq.n	8103d1c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8103d18:	2300      	movs	r3, #0
 8103d1a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8103d1c:	68fb      	ldr	r3, [r7, #12]
 8103d1e:	681b      	ldr	r3, [r3, #0]
 8103d20:	699b      	ldr	r3, [r3, #24]
 8103d22:	f003 0310 	and.w	r3, r3, #16
 8103d26:	2b10      	cmp	r3, #16
 8103d28:	d121      	bne.n	8103d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8103d2a:	68fb      	ldr	r3, [r7, #12]
 8103d2c:	681b      	ldr	r3, [r3, #0]
 8103d2e:	2210      	movs	r2, #16
 8103d30:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8103d32:	68fb      	ldr	r3, [r7, #12]
 8103d34:	2204      	movs	r2, #4
 8103d36:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103d38:	68fb      	ldr	r3, [r7, #12]
 8103d3a:	681b      	ldr	r3, [r3, #0]
 8103d3c:	2220      	movs	r2, #32
 8103d3e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8103d40:	68fb      	ldr	r3, [r7, #12]
 8103d42:	681b      	ldr	r3, [r3, #0]
 8103d44:	6859      	ldr	r1, [r3, #4]
 8103d46:	68fb      	ldr	r3, [r7, #12]
 8103d48:	681a      	ldr	r2, [r3, #0]
 8103d4a:	4b24      	ldr	r3, [pc, #144]	@ (8103ddc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8103d4c:	400b      	ands	r3, r1
 8103d4e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8103d50:	68fb      	ldr	r3, [r7, #12]
 8103d52:	2220      	movs	r2, #32
 8103d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8103d58:	68fb      	ldr	r3, [r7, #12]
 8103d5a:	2200      	movs	r2, #0
 8103d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103d60:	68fb      	ldr	r3, [r7, #12]
 8103d62:	2200      	movs	r2, #0
 8103d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8103d68:	2301      	movs	r3, #1
 8103d6a:	75fb      	strb	r3, [r7, #23]
 8103d6c:	e002      	b.n	8103d74 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103d6e:	68fb      	ldr	r3, [r7, #12]
 8103d70:	2200      	movs	r2, #0
 8103d72:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8103d74:	f7ff f8c6 	bl	8102f04 <HAL_GetTick>
 8103d78:	4602      	mov	r2, r0
 8103d7a:	687b      	ldr	r3, [r7, #4]
 8103d7c:	1ad3      	subs	r3, r2, r3
 8103d7e:	68ba      	ldr	r2, [r7, #8]
 8103d80:	429a      	cmp	r2, r3
 8103d82:	d302      	bcc.n	8103d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8103d84:	68bb      	ldr	r3, [r7, #8]
 8103d86:	2b00      	cmp	r3, #0
 8103d88:	d119      	bne.n	8103dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8103d8a:	7dfb      	ldrb	r3, [r7, #23]
 8103d8c:	2b00      	cmp	r3, #0
 8103d8e:	d116      	bne.n	8103dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8103d90:	68fb      	ldr	r3, [r7, #12]
 8103d92:	681b      	ldr	r3, [r3, #0]
 8103d94:	699b      	ldr	r3, [r3, #24]
 8103d96:	f003 0304 	and.w	r3, r3, #4
 8103d9a:	2b04      	cmp	r3, #4
 8103d9c:	d00f      	beq.n	8103dbe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8103d9e:	68fb      	ldr	r3, [r7, #12]
 8103da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103da2:	f043 0220 	orr.w	r2, r3, #32
 8103da6:	68fb      	ldr	r3, [r7, #12]
 8103da8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8103daa:	68fb      	ldr	r3, [r7, #12]
 8103dac:	2220      	movs	r2, #32
 8103dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8103db2:	68fb      	ldr	r3, [r7, #12]
 8103db4:	2200      	movs	r2, #0
 8103db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8103dba:	2301      	movs	r3, #1
 8103dbc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8103dbe:	68fb      	ldr	r3, [r7, #12]
 8103dc0:	681b      	ldr	r3, [r3, #0]
 8103dc2:	699b      	ldr	r3, [r3, #24]
 8103dc4:	f003 0304 	and.w	r3, r3, #4
 8103dc8:	2b04      	cmp	r3, #4
 8103dca:	d002      	beq.n	8103dd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8103dcc:	7dfb      	ldrb	r3, [r7, #23]
 8103dce:	2b00      	cmp	r3, #0
 8103dd0:	d083      	beq.n	8103cda <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8103dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8103dd4:	4618      	mov	r0, r3
 8103dd6:	3718      	adds	r7, #24
 8103dd8:	46bd      	mov	sp, r7
 8103dda:	bd80      	pop	{r7, pc}
 8103ddc:	fe00e800 	.word	0xfe00e800

08103de0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8103de0:	b580      	push	{r7, lr}
 8103de2:	b08a      	sub	sp, #40	@ 0x28
 8103de4:	af00      	add	r7, sp, #0
 8103de6:	60f8      	str	r0, [r7, #12]
 8103de8:	60b9      	str	r1, [r7, #8]
 8103dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103dec:	2300      	movs	r3, #0
 8103dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8103df2:	68fb      	ldr	r3, [r7, #12]
 8103df4:	681b      	ldr	r3, [r3, #0]
 8103df6:	699b      	ldr	r3, [r3, #24]
 8103df8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8103dfa:	2300      	movs	r3, #0
 8103dfc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8103dfe:	687b      	ldr	r3, [r7, #4]
 8103e00:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8103e02:	69bb      	ldr	r3, [r7, #24]
 8103e04:	f003 0310 	and.w	r3, r3, #16
 8103e08:	2b00      	cmp	r3, #0
 8103e0a:	d068      	beq.n	8103ede <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8103e0c:	68fb      	ldr	r3, [r7, #12]
 8103e0e:	681b      	ldr	r3, [r3, #0]
 8103e10:	2210      	movs	r2, #16
 8103e12:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8103e14:	e049      	b.n	8103eaa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8103e16:	68bb      	ldr	r3, [r7, #8]
 8103e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8103e1c:	d045      	beq.n	8103eaa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8103e1e:	f7ff f871 	bl	8102f04 <HAL_GetTick>
 8103e22:	4602      	mov	r2, r0
 8103e24:	69fb      	ldr	r3, [r7, #28]
 8103e26:	1ad3      	subs	r3, r2, r3
 8103e28:	68ba      	ldr	r2, [r7, #8]
 8103e2a:	429a      	cmp	r2, r3
 8103e2c:	d302      	bcc.n	8103e34 <I2C_IsErrorOccurred+0x54>
 8103e2e:	68bb      	ldr	r3, [r7, #8]
 8103e30:	2b00      	cmp	r3, #0
 8103e32:	d13a      	bne.n	8103eaa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8103e34:	68fb      	ldr	r3, [r7, #12]
 8103e36:	681b      	ldr	r3, [r3, #0]
 8103e38:	685b      	ldr	r3, [r3, #4]
 8103e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8103e3e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8103e40:	68fb      	ldr	r3, [r7, #12]
 8103e42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8103e46:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8103e48:	68fb      	ldr	r3, [r7, #12]
 8103e4a:	681b      	ldr	r3, [r3, #0]
 8103e4c:	699b      	ldr	r3, [r3, #24]
 8103e4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103e52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103e56:	d121      	bne.n	8103e9c <I2C_IsErrorOccurred+0xbc>
 8103e58:	697b      	ldr	r3, [r7, #20]
 8103e5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103e5e:	d01d      	beq.n	8103e9c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8103e60:	7cfb      	ldrb	r3, [r7, #19]
 8103e62:	2b20      	cmp	r3, #32
 8103e64:	d01a      	beq.n	8103e9c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8103e66:	68fb      	ldr	r3, [r7, #12]
 8103e68:	681b      	ldr	r3, [r3, #0]
 8103e6a:	685a      	ldr	r2, [r3, #4]
 8103e6c:	68fb      	ldr	r3, [r7, #12]
 8103e6e:	681b      	ldr	r3, [r3, #0]
 8103e70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8103e74:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8103e76:	f7ff f845 	bl	8102f04 <HAL_GetTick>
 8103e7a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103e7c:	e00e      	b.n	8103e9c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8103e7e:	f7ff f841 	bl	8102f04 <HAL_GetTick>
 8103e82:	4602      	mov	r2, r0
 8103e84:	69fb      	ldr	r3, [r7, #28]
 8103e86:	1ad3      	subs	r3, r2, r3
 8103e88:	2b19      	cmp	r3, #25
 8103e8a:	d907      	bls.n	8103e9c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8103e8c:	6a3b      	ldr	r3, [r7, #32]
 8103e8e:	f043 0320 	orr.w	r3, r3, #32
 8103e92:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8103e94:	2301      	movs	r3, #1
 8103e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8103e9a:	e006      	b.n	8103eaa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8103e9c:	68fb      	ldr	r3, [r7, #12]
 8103e9e:	681b      	ldr	r3, [r3, #0]
 8103ea0:	699b      	ldr	r3, [r3, #24]
 8103ea2:	f003 0320 	and.w	r3, r3, #32
 8103ea6:	2b20      	cmp	r3, #32
 8103ea8:	d1e9      	bne.n	8103e7e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8103eaa:	68fb      	ldr	r3, [r7, #12]
 8103eac:	681b      	ldr	r3, [r3, #0]
 8103eae:	699b      	ldr	r3, [r3, #24]
 8103eb0:	f003 0320 	and.w	r3, r3, #32
 8103eb4:	2b20      	cmp	r3, #32
 8103eb6:	d003      	beq.n	8103ec0 <I2C_IsErrorOccurred+0xe0>
 8103eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8103ebc:	2b00      	cmp	r3, #0
 8103ebe:	d0aa      	beq.n	8103e16 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8103ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8103ec4:	2b00      	cmp	r3, #0
 8103ec6:	d103      	bne.n	8103ed0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103ec8:	68fb      	ldr	r3, [r7, #12]
 8103eca:	681b      	ldr	r3, [r3, #0]
 8103ecc:	2220      	movs	r2, #32
 8103ece:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8103ed0:	6a3b      	ldr	r3, [r7, #32]
 8103ed2:	f043 0304 	orr.w	r3, r3, #4
 8103ed6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8103ed8:	2301      	movs	r3, #1
 8103eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8103ede:	68fb      	ldr	r3, [r7, #12]
 8103ee0:	681b      	ldr	r3, [r3, #0]
 8103ee2:	699b      	ldr	r3, [r3, #24]
 8103ee4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8103ee6:	69bb      	ldr	r3, [r7, #24]
 8103ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103eec:	2b00      	cmp	r3, #0
 8103eee:	d00b      	beq.n	8103f08 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8103ef0:	6a3b      	ldr	r3, [r7, #32]
 8103ef2:	f043 0301 	orr.w	r3, r3, #1
 8103ef6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8103ef8:	68fb      	ldr	r3, [r7, #12]
 8103efa:	681b      	ldr	r3, [r3, #0]
 8103efc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8103f00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8103f02:	2301      	movs	r3, #1
 8103f04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8103f08:	69bb      	ldr	r3, [r7, #24]
 8103f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8103f0e:	2b00      	cmp	r3, #0
 8103f10:	d00b      	beq.n	8103f2a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8103f12:	6a3b      	ldr	r3, [r7, #32]
 8103f14:	f043 0308 	orr.w	r3, r3, #8
 8103f18:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8103f1a:	68fb      	ldr	r3, [r7, #12]
 8103f1c:	681b      	ldr	r3, [r3, #0]
 8103f1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8103f22:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8103f24:	2301      	movs	r3, #1
 8103f26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8103f2a:	69bb      	ldr	r3, [r7, #24]
 8103f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8103f30:	2b00      	cmp	r3, #0
 8103f32:	d00b      	beq.n	8103f4c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8103f34:	6a3b      	ldr	r3, [r7, #32]
 8103f36:	f043 0302 	orr.w	r3, r3, #2
 8103f3a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8103f3c:	68fb      	ldr	r3, [r7, #12]
 8103f3e:	681b      	ldr	r3, [r3, #0]
 8103f40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8103f44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8103f46:	2301      	movs	r3, #1
 8103f48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8103f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8103f50:	2b00      	cmp	r3, #0
 8103f52:	d01c      	beq.n	8103f8e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8103f54:	68f8      	ldr	r0, [r7, #12]
 8103f56:	f7ff fdaf 	bl	8103ab8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103f5a:	68fb      	ldr	r3, [r7, #12]
 8103f5c:	681b      	ldr	r3, [r3, #0]
 8103f5e:	6859      	ldr	r1, [r3, #4]
 8103f60:	68fb      	ldr	r3, [r7, #12]
 8103f62:	681a      	ldr	r2, [r3, #0]
 8103f64:	4b0d      	ldr	r3, [pc, #52]	@ (8103f9c <I2C_IsErrorOccurred+0x1bc>)
 8103f66:	400b      	ands	r3, r1
 8103f68:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8103f6a:	68fb      	ldr	r3, [r7, #12]
 8103f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8103f6e:	6a3b      	ldr	r3, [r7, #32]
 8103f70:	431a      	orrs	r2, r3
 8103f72:	68fb      	ldr	r3, [r7, #12]
 8103f74:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8103f76:	68fb      	ldr	r3, [r7, #12]
 8103f78:	2220      	movs	r2, #32
 8103f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8103f7e:	68fb      	ldr	r3, [r7, #12]
 8103f80:	2200      	movs	r2, #0
 8103f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103f86:	68fb      	ldr	r3, [r7, #12]
 8103f88:	2200      	movs	r2, #0
 8103f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8103f8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8103f92:	4618      	mov	r0, r3
 8103f94:	3728      	adds	r7, #40	@ 0x28
 8103f96:	46bd      	mov	sp, r7
 8103f98:	bd80      	pop	{r7, pc}
 8103f9a:	bf00      	nop
 8103f9c:	fe00e800 	.word	0xfe00e800

08103fa0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8103fa0:	b480      	push	{r7}
 8103fa2:	b087      	sub	sp, #28
 8103fa4:	af00      	add	r7, sp, #0
 8103fa6:	60f8      	str	r0, [r7, #12]
 8103fa8:	607b      	str	r3, [r7, #4]
 8103faa:	460b      	mov	r3, r1
 8103fac:	817b      	strh	r3, [r7, #10]
 8103fae:	4613      	mov	r3, r2
 8103fb0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103fb2:	897b      	ldrh	r3, [r7, #10]
 8103fb4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103fb8:	7a7b      	ldrb	r3, [r7, #9]
 8103fba:	041b      	lsls	r3, r3, #16
 8103fbc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103fc0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8103fc2:	687b      	ldr	r3, [r7, #4]
 8103fc4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8103fc6:	6a3b      	ldr	r3, [r7, #32]
 8103fc8:	4313      	orrs	r3, r2
 8103fca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8103fce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8103fd0:	68fb      	ldr	r3, [r7, #12]
 8103fd2:	681b      	ldr	r3, [r3, #0]
 8103fd4:	685a      	ldr	r2, [r3, #4]
 8103fd6:	6a3b      	ldr	r3, [r7, #32]
 8103fd8:	0d5b      	lsrs	r3, r3, #21
 8103fda:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8103fde:	4b08      	ldr	r3, [pc, #32]	@ (8104000 <I2C_TransferConfig+0x60>)
 8103fe0:	430b      	orrs	r3, r1
 8103fe2:	43db      	mvns	r3, r3
 8103fe4:	ea02 0103 	and.w	r1, r2, r3
 8103fe8:	68fb      	ldr	r3, [r7, #12]
 8103fea:	681b      	ldr	r3, [r3, #0]
 8103fec:	697a      	ldr	r2, [r7, #20]
 8103fee:	430a      	orrs	r2, r1
 8103ff0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8103ff2:	bf00      	nop
 8103ff4:	371c      	adds	r7, #28
 8103ff6:	46bd      	mov	sp, r7
 8103ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103ffc:	4770      	bx	lr
 8103ffe:	bf00      	nop
 8104000:	03ff63ff 	.word	0x03ff63ff

08104004 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8104004:	b480      	push	{r7}
 8104006:	b083      	sub	sp, #12
 8104008:	af00      	add	r7, sp, #0
 810400a:	6078      	str	r0, [r7, #4]
 810400c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810400e:	687b      	ldr	r3, [r7, #4]
 8104010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8104014:	b2db      	uxtb	r3, r3
 8104016:	2b20      	cmp	r3, #32
 8104018:	d138      	bne.n	810408c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810401a:	687b      	ldr	r3, [r7, #4]
 810401c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8104020:	2b01      	cmp	r3, #1
 8104022:	d101      	bne.n	8104028 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8104024:	2302      	movs	r3, #2
 8104026:	e032      	b.n	810408e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8104028:	687b      	ldr	r3, [r7, #4]
 810402a:	2201      	movs	r2, #1
 810402c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8104030:	687b      	ldr	r3, [r7, #4]
 8104032:	2224      	movs	r2, #36	@ 0x24
 8104034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8104038:	687b      	ldr	r3, [r7, #4]
 810403a:	681b      	ldr	r3, [r3, #0]
 810403c:	681a      	ldr	r2, [r3, #0]
 810403e:	687b      	ldr	r3, [r7, #4]
 8104040:	681b      	ldr	r3, [r3, #0]
 8104042:	f022 0201 	bic.w	r2, r2, #1
 8104046:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8104048:	687b      	ldr	r3, [r7, #4]
 810404a:	681b      	ldr	r3, [r3, #0]
 810404c:	681a      	ldr	r2, [r3, #0]
 810404e:	687b      	ldr	r3, [r7, #4]
 8104050:	681b      	ldr	r3, [r3, #0]
 8104052:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8104056:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8104058:	687b      	ldr	r3, [r7, #4]
 810405a:	681b      	ldr	r3, [r3, #0]
 810405c:	6819      	ldr	r1, [r3, #0]
 810405e:	687b      	ldr	r3, [r7, #4]
 8104060:	681b      	ldr	r3, [r3, #0]
 8104062:	683a      	ldr	r2, [r7, #0]
 8104064:	430a      	orrs	r2, r1
 8104066:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8104068:	687b      	ldr	r3, [r7, #4]
 810406a:	681b      	ldr	r3, [r3, #0]
 810406c:	681a      	ldr	r2, [r3, #0]
 810406e:	687b      	ldr	r3, [r7, #4]
 8104070:	681b      	ldr	r3, [r3, #0]
 8104072:	f042 0201 	orr.w	r2, r2, #1
 8104076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8104078:	687b      	ldr	r3, [r7, #4]
 810407a:	2220      	movs	r2, #32
 810407c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8104080:	687b      	ldr	r3, [r7, #4]
 8104082:	2200      	movs	r2, #0
 8104084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8104088:	2300      	movs	r3, #0
 810408a:	e000      	b.n	810408e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 810408c:	2302      	movs	r3, #2
  }
}
 810408e:	4618      	mov	r0, r3
 8104090:	370c      	adds	r7, #12
 8104092:	46bd      	mov	sp, r7
 8104094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104098:	4770      	bx	lr

0810409a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 810409a:	b480      	push	{r7}
 810409c:	b085      	sub	sp, #20
 810409e:	af00      	add	r7, sp, #0
 81040a0:	6078      	str	r0, [r7, #4]
 81040a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81040a4:	687b      	ldr	r3, [r7, #4]
 81040a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81040aa:	b2db      	uxtb	r3, r3
 81040ac:	2b20      	cmp	r3, #32
 81040ae:	d139      	bne.n	8104124 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81040b0:	687b      	ldr	r3, [r7, #4]
 81040b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81040b6:	2b01      	cmp	r3, #1
 81040b8:	d101      	bne.n	81040be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 81040ba:	2302      	movs	r3, #2
 81040bc:	e033      	b.n	8104126 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 81040be:	687b      	ldr	r3, [r7, #4]
 81040c0:	2201      	movs	r2, #1
 81040c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81040c6:	687b      	ldr	r3, [r7, #4]
 81040c8:	2224      	movs	r2, #36	@ 0x24
 81040ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81040ce:	687b      	ldr	r3, [r7, #4]
 81040d0:	681b      	ldr	r3, [r3, #0]
 81040d2:	681a      	ldr	r2, [r3, #0]
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	f022 0201 	bic.w	r2, r2, #1
 81040dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 81040de:	687b      	ldr	r3, [r7, #4]
 81040e0:	681b      	ldr	r3, [r3, #0]
 81040e2:	681b      	ldr	r3, [r3, #0]
 81040e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 81040e6:	68fb      	ldr	r3, [r7, #12]
 81040e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81040ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 81040ee:	683b      	ldr	r3, [r7, #0]
 81040f0:	021b      	lsls	r3, r3, #8
 81040f2:	68fa      	ldr	r2, [r7, #12]
 81040f4:	4313      	orrs	r3, r2
 81040f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	681b      	ldr	r3, [r3, #0]
 81040fc:	68fa      	ldr	r2, [r7, #12]
 81040fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8104100:	687b      	ldr	r3, [r7, #4]
 8104102:	681b      	ldr	r3, [r3, #0]
 8104104:	681a      	ldr	r2, [r3, #0]
 8104106:	687b      	ldr	r3, [r7, #4]
 8104108:	681b      	ldr	r3, [r3, #0]
 810410a:	f042 0201 	orr.w	r2, r2, #1
 810410e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8104110:	687b      	ldr	r3, [r7, #4]
 8104112:	2220      	movs	r2, #32
 8104114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8104118:	687b      	ldr	r3, [r7, #4]
 810411a:	2200      	movs	r2, #0
 810411c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8104120:	2300      	movs	r3, #0
 8104122:	e000      	b.n	8104126 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8104124:	2302      	movs	r3, #2
  }
}
 8104126:	4618      	mov	r0, r3
 8104128:	3714      	adds	r7, #20
 810412a:	46bd      	mov	sp, r7
 810412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104130:	4770      	bx	lr
	...

08104134 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104134:	b580      	push	{r7, lr}
 8104136:	b084      	sub	sp, #16
 8104138:	af00      	add	r7, sp, #0
 810413a:	60f8      	str	r0, [r7, #12]
 810413c:	460b      	mov	r3, r1
 810413e:	607a      	str	r2, [r7, #4]
 8104140:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104142:	4b37      	ldr	r3, [pc, #220]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104144:	681b      	ldr	r3, [r3, #0]
 8104146:	f023 0201 	bic.w	r2, r3, #1
 810414a:	4935      	ldr	r1, [pc, #212]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 810414c:	68fb      	ldr	r3, [r7, #12]
 810414e:	4313      	orrs	r3, r2
 8104150:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8104152:	687b      	ldr	r3, [r7, #4]
 8104154:	2b00      	cmp	r3, #0
 8104156:	d123      	bne.n	81041a0 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8104158:	f7ff f814 	bl	8103184 <HAL_GetCurrentCPUID>
 810415c:	4603      	mov	r3, r0
 810415e:	2b03      	cmp	r3, #3
 8104160:	d158      	bne.n	8104214 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104162:	4b2f      	ldr	r3, [pc, #188]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104164:	691b      	ldr	r3, [r3, #16]
 8104166:	4a2e      	ldr	r2, [pc, #184]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104168:	f023 0301 	bic.w	r3, r3, #1
 810416c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810416e:	4b2d      	ldr	r3, [pc, #180]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104170:	691b      	ldr	r3, [r3, #16]
 8104172:	4a2c      	ldr	r2, [pc, #176]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104174:	f043 0304 	orr.w	r3, r3, #4
 8104178:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810417a:	f3bf 8f4f 	dsb	sy
}
 810417e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104180:	f3bf 8f6f 	isb	sy
}
 8104184:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104186:	7afb      	ldrb	r3, [r7, #11]
 8104188:	2b01      	cmp	r3, #1
 810418a:	d101      	bne.n	8104190 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810418c:	bf30      	wfi
 810418e:	e000      	b.n	8104192 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104190:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104192:	4b24      	ldr	r3, [pc, #144]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104194:	691b      	ldr	r3, [r3, #16]
 8104196:	4a23      	ldr	r2, [pc, #140]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104198:	f023 0304 	bic.w	r3, r3, #4
 810419c:	6113      	str	r3, [r2, #16]
 810419e:	e03c      	b.n	810421a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81041a0:	687b      	ldr	r3, [r7, #4]
 81041a2:	2b01      	cmp	r3, #1
 81041a4:	d123      	bne.n	81041ee <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81041a6:	f7fe ffed 	bl	8103184 <HAL_GetCurrentCPUID>
 81041aa:	4603      	mov	r3, r0
 81041ac:	2b01      	cmp	r3, #1
 81041ae:	d133      	bne.n	8104218 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81041b0:	4b1b      	ldr	r3, [pc, #108]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 81041b2:	695b      	ldr	r3, [r3, #20]
 81041b4:	4a1a      	ldr	r2, [pc, #104]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 81041b6:	f023 0302 	bic.w	r3, r3, #2
 81041ba:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81041bc:	4b19      	ldr	r3, [pc, #100]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81041be:	691b      	ldr	r3, [r3, #16]
 81041c0:	4a18      	ldr	r2, [pc, #96]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81041c2:	f043 0304 	orr.w	r3, r3, #4
 81041c6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81041c8:	f3bf 8f4f 	dsb	sy
}
 81041cc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81041ce:	f3bf 8f6f 	isb	sy
}
 81041d2:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81041d4:	7afb      	ldrb	r3, [r7, #11]
 81041d6:	2b01      	cmp	r3, #1
 81041d8:	d101      	bne.n	81041de <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81041da:	bf30      	wfi
 81041dc:	e000      	b.n	81041e0 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81041de:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81041e0:	4b10      	ldr	r3, [pc, #64]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81041e2:	691b      	ldr	r3, [r3, #16]
 81041e4:	4a0f      	ldr	r2, [pc, #60]	@ (8104224 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81041e6:	f023 0304 	bic.w	r3, r3, #4
 81041ea:	6113      	str	r3, [r2, #16]
 81041ec:	e015      	b.n	810421a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81041ee:	f7fe ffc9 	bl	8103184 <HAL_GetCurrentCPUID>
 81041f2:	4603      	mov	r3, r0
 81041f4:	2b03      	cmp	r3, #3
 81041f6:	d106      	bne.n	8104206 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81041f8:	4b09      	ldr	r3, [pc, #36]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 81041fa:	691b      	ldr	r3, [r3, #16]
 81041fc:	4a08      	ldr	r2, [pc, #32]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 81041fe:	f023 0304 	bic.w	r3, r3, #4
 8104202:	6113      	str	r3, [r2, #16]
 8104204:	e009      	b.n	810421a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104206:	4b06      	ldr	r3, [pc, #24]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104208:	695b      	ldr	r3, [r3, #20]
 810420a:	4a05      	ldr	r2, [pc, #20]	@ (8104220 <HAL_PWREx_EnterSTOPMode+0xec>)
 810420c:	f023 0304 	bic.w	r3, r3, #4
 8104210:	6153      	str	r3, [r2, #20]
 8104212:	e002      	b.n	810421a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104214:	bf00      	nop
 8104216:	e000      	b.n	810421a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104218:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810421a:	3710      	adds	r7, #16
 810421c:	46bd      	mov	sp, r7
 810421e:	bd80      	pop	{r7, pc}
 8104220:	58024800 	.word	0x58024800
 8104224:	e000ed00 	.word	0xe000ed00

08104228 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8104228:	b580      	push	{r7, lr}
 810422a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810422c:	f7fe ffaa 	bl	8103184 <HAL_GetCurrentCPUID>
 8104230:	4603      	mov	r3, r0
 8104232:	2b03      	cmp	r3, #3
 8104234:	d101      	bne.n	810423a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8104236:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8104238:	e001      	b.n	810423e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810423a:	bf40      	sev
    __WFE ();
 810423c:	bf20      	wfe
}
 810423e:	bf00      	nop
 8104240:	bd80      	pop	{r7, pc}
	...

08104244 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8104244:	b480      	push	{r7}
 8104246:	b089      	sub	sp, #36	@ 0x24
 8104248:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810424a:	4bb3      	ldr	r3, [pc, #716]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810424c:	691b      	ldr	r3, [r3, #16]
 810424e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8104252:	2b18      	cmp	r3, #24
 8104254:	f200 8155 	bhi.w	8104502 <HAL_RCC_GetSysClockFreq+0x2be>
 8104258:	a201      	add	r2, pc, #4	@ (adr r2, 8104260 <HAL_RCC_GetSysClockFreq+0x1c>)
 810425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810425e:	bf00      	nop
 8104260:	081042c5 	.word	0x081042c5
 8104264:	08104503 	.word	0x08104503
 8104268:	08104503 	.word	0x08104503
 810426c:	08104503 	.word	0x08104503
 8104270:	08104503 	.word	0x08104503
 8104274:	08104503 	.word	0x08104503
 8104278:	08104503 	.word	0x08104503
 810427c:	08104503 	.word	0x08104503
 8104280:	081042eb 	.word	0x081042eb
 8104284:	08104503 	.word	0x08104503
 8104288:	08104503 	.word	0x08104503
 810428c:	08104503 	.word	0x08104503
 8104290:	08104503 	.word	0x08104503
 8104294:	08104503 	.word	0x08104503
 8104298:	08104503 	.word	0x08104503
 810429c:	08104503 	.word	0x08104503
 81042a0:	081042f1 	.word	0x081042f1
 81042a4:	08104503 	.word	0x08104503
 81042a8:	08104503 	.word	0x08104503
 81042ac:	08104503 	.word	0x08104503
 81042b0:	08104503 	.word	0x08104503
 81042b4:	08104503 	.word	0x08104503
 81042b8:	08104503 	.word	0x08104503
 81042bc:	08104503 	.word	0x08104503
 81042c0:	081042f7 	.word	0x081042f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81042c4:	4b94      	ldr	r3, [pc, #592]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81042c6:	681b      	ldr	r3, [r3, #0]
 81042c8:	f003 0320 	and.w	r3, r3, #32
 81042cc:	2b00      	cmp	r3, #0
 81042ce:	d009      	beq.n	81042e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81042d0:	4b91      	ldr	r3, [pc, #580]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81042d2:	681b      	ldr	r3, [r3, #0]
 81042d4:	08db      	lsrs	r3, r3, #3
 81042d6:	f003 0303 	and.w	r3, r3, #3
 81042da:	4a90      	ldr	r2, [pc, #576]	@ (810451c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81042dc:	fa22 f303 	lsr.w	r3, r2, r3
 81042e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81042e2:	e111      	b.n	8104508 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81042e4:	4b8d      	ldr	r3, [pc, #564]	@ (810451c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81042e6:	61bb      	str	r3, [r7, #24]
      break;
 81042e8:	e10e      	b.n	8104508 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81042ea:	4b8d      	ldr	r3, [pc, #564]	@ (8104520 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81042ec:	61bb      	str	r3, [r7, #24]
      break;
 81042ee:	e10b      	b.n	8104508 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81042f0:	4b8c      	ldr	r3, [pc, #560]	@ (8104524 <HAL_RCC_GetSysClockFreq+0x2e0>)
 81042f2:	61bb      	str	r3, [r7, #24]
      break;
 81042f4:	e108      	b.n	8104508 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81042f6:	4b88      	ldr	r3, [pc, #544]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81042fa:	f003 0303 	and.w	r3, r3, #3
 81042fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8104300:	4b85      	ldr	r3, [pc, #532]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104304:	091b      	lsrs	r3, r3, #4
 8104306:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 810430a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 810430c:	4b82      	ldr	r3, [pc, #520]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810430e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104310:	f003 0301 	and.w	r3, r3, #1
 8104314:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8104316:	4b80      	ldr	r3, [pc, #512]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810431a:	08db      	lsrs	r3, r3, #3
 810431c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104320:	68fa      	ldr	r2, [r7, #12]
 8104322:	fb02 f303 	mul.w	r3, r2, r3
 8104326:	ee07 3a90 	vmov	s15, r3
 810432a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810432e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8104332:	693b      	ldr	r3, [r7, #16]
 8104334:	2b00      	cmp	r3, #0
 8104336:	f000 80e1 	beq.w	81044fc <HAL_RCC_GetSysClockFreq+0x2b8>
 810433a:	697b      	ldr	r3, [r7, #20]
 810433c:	2b02      	cmp	r3, #2
 810433e:	f000 8083 	beq.w	8104448 <HAL_RCC_GetSysClockFreq+0x204>
 8104342:	697b      	ldr	r3, [r7, #20]
 8104344:	2b02      	cmp	r3, #2
 8104346:	f200 80a1 	bhi.w	810448c <HAL_RCC_GetSysClockFreq+0x248>
 810434a:	697b      	ldr	r3, [r7, #20]
 810434c:	2b00      	cmp	r3, #0
 810434e:	d003      	beq.n	8104358 <HAL_RCC_GetSysClockFreq+0x114>
 8104350:	697b      	ldr	r3, [r7, #20]
 8104352:	2b01      	cmp	r3, #1
 8104354:	d056      	beq.n	8104404 <HAL_RCC_GetSysClockFreq+0x1c0>
 8104356:	e099      	b.n	810448c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104358:	4b6f      	ldr	r3, [pc, #444]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810435a:	681b      	ldr	r3, [r3, #0]
 810435c:	f003 0320 	and.w	r3, r3, #32
 8104360:	2b00      	cmp	r3, #0
 8104362:	d02d      	beq.n	81043c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104364:	4b6c      	ldr	r3, [pc, #432]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104366:	681b      	ldr	r3, [r3, #0]
 8104368:	08db      	lsrs	r3, r3, #3
 810436a:	f003 0303 	and.w	r3, r3, #3
 810436e:	4a6b      	ldr	r2, [pc, #428]	@ (810451c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104370:	fa22 f303 	lsr.w	r3, r2, r3
 8104374:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104376:	687b      	ldr	r3, [r7, #4]
 8104378:	ee07 3a90 	vmov	s15, r3
 810437c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104380:	693b      	ldr	r3, [r7, #16]
 8104382:	ee07 3a90 	vmov	s15, r3
 8104386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810438a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810438e:	4b62      	ldr	r3, [pc, #392]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104396:	ee07 3a90 	vmov	s15, r3
 810439a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810439e:	ed97 6a02 	vldr	s12, [r7, #8]
 81043a2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8104528 <HAL_RCC_GetSysClockFreq+0x2e4>
 81043a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81043aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81043ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81043b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81043b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81043ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81043be:	e087      	b.n	81044d0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81043c0:	693b      	ldr	r3, [r7, #16]
 81043c2:	ee07 3a90 	vmov	s15, r3
 81043c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81043ca:	eddf 6a58 	vldr	s13, [pc, #352]	@ 810452c <HAL_RCC_GetSysClockFreq+0x2e8>
 81043ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81043d2:	4b51      	ldr	r3, [pc, #324]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81043d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81043d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81043da:	ee07 3a90 	vmov	s15, r3
 81043de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81043e2:	ed97 6a02 	vldr	s12, [r7, #8]
 81043e6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8104528 <HAL_RCC_GetSysClockFreq+0x2e4>
 81043ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81043ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81043f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81043f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81043fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81043fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104402:	e065      	b.n	81044d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104404:	693b      	ldr	r3, [r7, #16]
 8104406:	ee07 3a90 	vmov	s15, r3
 810440a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810440e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8104530 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104416:	4b40      	ldr	r3, [pc, #256]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810441a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810441e:	ee07 3a90 	vmov	s15, r3
 8104422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104426:	ed97 6a02 	vldr	s12, [r7, #8]
 810442a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8104528 <HAL_RCC_GetSysClockFreq+0x2e4>
 810442e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810443a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810443e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104442:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104446:	e043      	b.n	81044d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104448:	693b      	ldr	r3, [r7, #16]
 810444a:	ee07 3a90 	vmov	s15, r3
 810444e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104452:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8104534 <HAL_RCC_GetSysClockFreq+0x2f0>
 8104456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810445a:	4b2f      	ldr	r3, [pc, #188]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810445e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104462:	ee07 3a90 	vmov	s15, r3
 8104466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810446a:	ed97 6a02 	vldr	s12, [r7, #8]
 810446e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8104528 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810447a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810447e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104486:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810448a:	e021      	b.n	81044d0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810448c:	693b      	ldr	r3, [r7, #16]
 810448e:	ee07 3a90 	vmov	s15, r3
 8104492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104496:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8104530 <HAL_RCC_GetSysClockFreq+0x2ec>
 810449a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810449e:	4b1e      	ldr	r3, [pc, #120]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81044a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81044a6:	ee07 3a90 	vmov	s15, r3
 81044aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81044ae:	ed97 6a02 	vldr	s12, [r7, #8]
 81044b2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8104528 <HAL_RCC_GetSysClockFreq+0x2e4>
 81044b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81044ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81044be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81044c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81044ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81044ce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 81044d0:	4b11      	ldr	r3, [pc, #68]	@ (8104518 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81044d4:	0a5b      	lsrs	r3, r3, #9
 81044d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81044da:	3301      	adds	r3, #1
 81044dc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 81044de:	683b      	ldr	r3, [r7, #0]
 81044e0:	ee07 3a90 	vmov	s15, r3
 81044e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81044e8:	edd7 6a07 	vldr	s13, [r7, #28]
 81044ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81044f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81044f4:	ee17 3a90 	vmov	r3, s15
 81044f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81044fa:	e005      	b.n	8104508 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81044fc:	2300      	movs	r3, #0
 81044fe:	61bb      	str	r3, [r7, #24]
      break;
 8104500:	e002      	b.n	8104508 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8104502:	4b07      	ldr	r3, [pc, #28]	@ (8104520 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104504:	61bb      	str	r3, [r7, #24]
      break;
 8104506:	bf00      	nop
  }

  return sysclockfreq;
 8104508:	69bb      	ldr	r3, [r7, #24]
}
 810450a:	4618      	mov	r0, r3
 810450c:	3724      	adds	r7, #36	@ 0x24
 810450e:	46bd      	mov	sp, r7
 8104510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104514:	4770      	bx	lr
 8104516:	bf00      	nop
 8104518:	58024400 	.word	0x58024400
 810451c:	03d09000 	.word	0x03d09000
 8104520:	003d0900 	.word	0x003d0900
 8104524:	007a1200 	.word	0x007a1200
 8104528:	46000000 	.word	0x46000000
 810452c:	4c742400 	.word	0x4c742400
 8104530:	4a742400 	.word	0x4a742400
 8104534:	4af42400 	.word	0x4af42400

08104538 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104538:	b580      	push	{r7, lr}
 810453a:	b082      	sub	sp, #8
 810453c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810453e:	f7ff fe81 	bl	8104244 <HAL_RCC_GetSysClockFreq>
 8104542:	4602      	mov	r2, r0
 8104544:	4b11      	ldr	r3, [pc, #68]	@ (810458c <HAL_RCC_GetHCLKFreq+0x54>)
 8104546:	699b      	ldr	r3, [r3, #24]
 8104548:	0a1b      	lsrs	r3, r3, #8
 810454a:	f003 030f 	and.w	r3, r3, #15
 810454e:	4910      	ldr	r1, [pc, #64]	@ (8104590 <HAL_RCC_GetHCLKFreq+0x58>)
 8104550:	5ccb      	ldrb	r3, [r1, r3]
 8104552:	f003 031f 	and.w	r3, r3, #31
 8104556:	fa22 f303 	lsr.w	r3, r2, r3
 810455a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810455c:	4b0b      	ldr	r3, [pc, #44]	@ (810458c <HAL_RCC_GetHCLKFreq+0x54>)
 810455e:	699b      	ldr	r3, [r3, #24]
 8104560:	f003 030f 	and.w	r3, r3, #15
 8104564:	4a0a      	ldr	r2, [pc, #40]	@ (8104590 <HAL_RCC_GetHCLKFreq+0x58>)
 8104566:	5cd3      	ldrb	r3, [r2, r3]
 8104568:	f003 031f 	and.w	r3, r3, #31
 810456c:	687a      	ldr	r2, [r7, #4]
 810456e:	fa22 f303 	lsr.w	r3, r2, r3
 8104572:	4a08      	ldr	r2, [pc, #32]	@ (8104594 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104574:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104576:	4b07      	ldr	r3, [pc, #28]	@ (8104594 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104578:	681b      	ldr	r3, [r3, #0]
 810457a:	4a07      	ldr	r2, [pc, #28]	@ (8104598 <HAL_RCC_GetHCLKFreq+0x60>)
 810457c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810457e:	4b05      	ldr	r3, [pc, #20]	@ (8104594 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104580:	681b      	ldr	r3, [r3, #0]
}
 8104582:	4618      	mov	r0, r3
 8104584:	3708      	adds	r7, #8
 8104586:	46bd      	mov	sp, r7
 8104588:	bd80      	pop	{r7, pc}
 810458a:	bf00      	nop
 810458c:	58024400 	.word	0x58024400
 8104590:	0810e410 	.word	0x0810e410
 8104594:	10000004 	.word	0x10000004
 8104598:	10000000 	.word	0x10000000

0810459c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 810459c:	b580      	push	{r7, lr}
 810459e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81045a0:	f7ff ffca 	bl	8104538 <HAL_RCC_GetHCLKFreq>
 81045a4:	4602      	mov	r2, r0
 81045a6:	4b06      	ldr	r3, [pc, #24]	@ (81045c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 81045a8:	69db      	ldr	r3, [r3, #28]
 81045aa:	091b      	lsrs	r3, r3, #4
 81045ac:	f003 0307 	and.w	r3, r3, #7
 81045b0:	4904      	ldr	r1, [pc, #16]	@ (81045c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 81045b2:	5ccb      	ldrb	r3, [r1, r3]
 81045b4:	f003 031f 	and.w	r3, r3, #31
 81045b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81045bc:	4618      	mov	r0, r3
 81045be:	bd80      	pop	{r7, pc}
 81045c0:	58024400 	.word	0x58024400
 81045c4:	0810e410 	.word	0x0810e410

081045c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81045c8:	b580      	push	{r7, lr}
 81045ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81045cc:	f7ff ffb4 	bl	8104538 <HAL_RCC_GetHCLKFreq>
 81045d0:	4602      	mov	r2, r0
 81045d2:	4b06      	ldr	r3, [pc, #24]	@ (81045ec <HAL_RCC_GetPCLK2Freq+0x24>)
 81045d4:	69db      	ldr	r3, [r3, #28]
 81045d6:	0a1b      	lsrs	r3, r3, #8
 81045d8:	f003 0307 	and.w	r3, r3, #7
 81045dc:	4904      	ldr	r1, [pc, #16]	@ (81045f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 81045de:	5ccb      	ldrb	r3, [r1, r3]
 81045e0:	f003 031f 	and.w	r3, r3, #31
 81045e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81045e8:	4618      	mov	r0, r3
 81045ea:	bd80      	pop	{r7, pc}
 81045ec:	58024400 	.word	0x58024400
 81045f0:	0810e410 	.word	0x0810e410

081045f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81045f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81045f8:	b0ca      	sub	sp, #296	@ 0x128
 81045fa:	af00      	add	r7, sp, #0
 81045fc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104600:	2300      	movs	r3, #0
 8104602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104606:	2300      	movs	r3, #0
 8104608:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104614:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8104618:	2500      	movs	r5, #0
 810461a:	ea54 0305 	orrs.w	r3, r4, r5
 810461e:	d049      	beq.n	81046b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8104620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104624:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8104626:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810462a:	d02f      	beq.n	810468c <HAL_RCCEx_PeriphCLKConfig+0x98>
 810462c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104630:	d828      	bhi.n	8104684 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104632:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104636:	d01a      	beq.n	810466e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8104638:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810463c:	d822      	bhi.n	8104684 <HAL_RCCEx_PeriphCLKConfig+0x90>
 810463e:	2b00      	cmp	r3, #0
 8104640:	d003      	beq.n	810464a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8104642:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104646:	d007      	beq.n	8104658 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104648:	e01c      	b.n	8104684 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810464a:	4bb8      	ldr	r3, [pc, #736]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810464e:	4ab7      	ldr	r2, [pc, #732]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104654:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104656:	e01a      	b.n	810468e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810465c:	3308      	adds	r3, #8
 810465e:	2102      	movs	r1, #2
 8104660:	4618      	mov	r0, r3
 8104662:	f001 fc8f 	bl	8105f84 <RCCEx_PLL2_Config>
 8104666:	4603      	mov	r3, r0
 8104668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810466c:	e00f      	b.n	810468e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104672:	3328      	adds	r3, #40	@ 0x28
 8104674:	2102      	movs	r1, #2
 8104676:	4618      	mov	r0, r3
 8104678:	f001 fd36 	bl	81060e8 <RCCEx_PLL3_Config>
 810467c:	4603      	mov	r3, r0
 810467e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104682:	e004      	b.n	810468e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104684:	2301      	movs	r3, #1
 8104686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810468a:	e000      	b.n	810468e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 810468c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810468e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104692:	2b00      	cmp	r3, #0
 8104694:	d10a      	bne.n	81046ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104696:	4ba5      	ldr	r3, [pc, #660]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810469a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 810469e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81046a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81046a4:	4aa1      	ldr	r2, [pc, #644]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81046a6:	430b      	orrs	r3, r1
 81046a8:	6513      	str	r3, [r2, #80]	@ 0x50
 81046aa:	e003      	b.n	81046b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81046ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81046b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81046b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81046b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81046bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 81046c0:	f04f 0900 	mov.w	r9, #0
 81046c4:	ea58 0309 	orrs.w	r3, r8, r9
 81046c8:	d047      	beq.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 81046ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81046d0:	2b04      	cmp	r3, #4
 81046d2:	d82a      	bhi.n	810472a <HAL_RCCEx_PeriphCLKConfig+0x136>
 81046d4:	a201      	add	r2, pc, #4	@ (adr r2, 81046dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 81046d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81046da:	bf00      	nop
 81046dc:	081046f1 	.word	0x081046f1
 81046e0:	081046ff 	.word	0x081046ff
 81046e4:	08104715 	.word	0x08104715
 81046e8:	08104733 	.word	0x08104733
 81046ec:	08104733 	.word	0x08104733
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81046f0:	4b8e      	ldr	r3, [pc, #568]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81046f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81046f4:	4a8d      	ldr	r2, [pc, #564]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81046f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81046fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81046fc:	e01a      	b.n	8104734 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81046fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104702:	3308      	adds	r3, #8
 8104704:	2100      	movs	r1, #0
 8104706:	4618      	mov	r0, r3
 8104708:	f001 fc3c 	bl	8105f84 <RCCEx_PLL2_Config>
 810470c:	4603      	mov	r3, r0
 810470e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104712:	e00f      	b.n	8104734 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104718:	3328      	adds	r3, #40	@ 0x28
 810471a:	2100      	movs	r1, #0
 810471c:	4618      	mov	r0, r3
 810471e:	f001 fce3 	bl	81060e8 <RCCEx_PLL3_Config>
 8104722:	4603      	mov	r3, r0
 8104724:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104728:	e004      	b.n	8104734 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810472a:	2301      	movs	r3, #1
 810472c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104730:	e000      	b.n	8104734 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8104732:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104738:	2b00      	cmp	r3, #0
 810473a:	d10a      	bne.n	8104752 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810473c:	4b7b      	ldr	r3, [pc, #492]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810473e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104740:	f023 0107 	bic.w	r1, r3, #7
 8104744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810474a:	4a78      	ldr	r2, [pc, #480]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810474c:	430b      	orrs	r3, r1
 810474e:	6513      	str	r3, [r2, #80]	@ 0x50
 8104750:	e003      	b.n	810475a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104756:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810475a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104762:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8104766:	f04f 0b00 	mov.w	fp, #0
 810476a:	ea5a 030b 	orrs.w	r3, sl, fp
 810476e:	d04c      	beq.n	810480a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8104770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104776:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810477a:	d030      	beq.n	81047de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 810477c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104780:	d829      	bhi.n	81047d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104782:	2bc0      	cmp	r3, #192	@ 0xc0
 8104784:	d02d      	beq.n	81047e2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104786:	2bc0      	cmp	r3, #192	@ 0xc0
 8104788:	d825      	bhi.n	81047d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810478a:	2b80      	cmp	r3, #128	@ 0x80
 810478c:	d018      	beq.n	81047c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 810478e:	2b80      	cmp	r3, #128	@ 0x80
 8104790:	d821      	bhi.n	81047d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104792:	2b00      	cmp	r3, #0
 8104794:	d002      	beq.n	810479c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8104796:	2b40      	cmp	r3, #64	@ 0x40
 8104798:	d007      	beq.n	81047aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 810479a:	e01c      	b.n	81047d6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810479c:	4b63      	ldr	r3, [pc, #396]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810479e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81047a0:	4a62      	ldr	r2, [pc, #392]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81047a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81047a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81047a8:	e01c      	b.n	81047e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81047aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81047ae:	3308      	adds	r3, #8
 81047b0:	2100      	movs	r1, #0
 81047b2:	4618      	mov	r0, r3
 81047b4:	f001 fbe6 	bl	8105f84 <RCCEx_PLL2_Config>
 81047b8:	4603      	mov	r3, r0
 81047ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81047be:	e011      	b.n	81047e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81047c4:	3328      	adds	r3, #40	@ 0x28
 81047c6:	2100      	movs	r1, #0
 81047c8:	4618      	mov	r0, r3
 81047ca:	f001 fc8d 	bl	81060e8 <RCCEx_PLL3_Config>
 81047ce:	4603      	mov	r3, r0
 81047d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81047d4:	e006      	b.n	81047e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81047d6:	2301      	movs	r3, #1
 81047d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81047dc:	e002      	b.n	81047e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 81047de:	bf00      	nop
 81047e0:	e000      	b.n	81047e4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 81047e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81047e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81047e8:	2b00      	cmp	r3, #0
 81047ea:	d10a      	bne.n	8104802 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81047ec:	4b4f      	ldr	r3, [pc, #316]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81047ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81047f0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 81047f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81047f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81047fa:	4a4c      	ldr	r2, [pc, #304]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81047fc:	430b      	orrs	r3, r1
 81047fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8104800:	e003      	b.n	810480a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 810480a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810480e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104812:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8104816:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 810481a:	2300      	movs	r3, #0
 810481c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8104820:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8104824:	460b      	mov	r3, r1
 8104826:	4313      	orrs	r3, r2
 8104828:	d053      	beq.n	81048d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 810482a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810482e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8104832:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104836:	d035      	beq.n	81048a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8104838:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810483c:	d82e      	bhi.n	810489c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810483e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104842:	d031      	beq.n	81048a8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8104844:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104848:	d828      	bhi.n	810489c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810484a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810484e:	d01a      	beq.n	8104886 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8104850:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104854:	d822      	bhi.n	810489c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104856:	2b00      	cmp	r3, #0
 8104858:	d003      	beq.n	8104862 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 810485a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810485e:	d007      	beq.n	8104870 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8104860:	e01c      	b.n	810489c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104862:	4b32      	ldr	r3, [pc, #200]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104866:	4a31      	ldr	r2, [pc, #196]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810486c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810486e:	e01c      	b.n	81048aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104874:	3308      	adds	r3, #8
 8104876:	2100      	movs	r1, #0
 8104878:	4618      	mov	r0, r3
 810487a:	f001 fb83 	bl	8105f84 <RCCEx_PLL2_Config>
 810487e:	4603      	mov	r3, r0
 8104880:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104884:	e011      	b.n	81048aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810488a:	3328      	adds	r3, #40	@ 0x28
 810488c:	2100      	movs	r1, #0
 810488e:	4618      	mov	r0, r3
 8104890:	f001 fc2a 	bl	81060e8 <RCCEx_PLL3_Config>
 8104894:	4603      	mov	r3, r0
 8104896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810489a:	e006      	b.n	81048aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 810489c:	2301      	movs	r3, #1
 810489e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81048a2:	e002      	b.n	81048aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81048a4:	bf00      	nop
 81048a6:	e000      	b.n	81048aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81048a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81048aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81048ae:	2b00      	cmp	r3, #0
 81048b0:	d10b      	bne.n	81048ca <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 81048b2:	4b1e      	ldr	r3, [pc, #120]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81048b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81048b6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 81048ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81048c2:	4a1a      	ldr	r2, [pc, #104]	@ (810492c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81048c4:	430b      	orrs	r3, r1
 81048c6:	6593      	str	r3, [r2, #88]	@ 0x58
 81048c8:	e003      	b.n	81048d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81048ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81048ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 81048d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81048da:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 81048de:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 81048e2:	2300      	movs	r3, #0
 81048e4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 81048e8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 81048ec:	460b      	mov	r3, r1
 81048ee:	4313      	orrs	r3, r2
 81048f0:	d056      	beq.n	81049a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 81048f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81048f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 81048fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81048fe:	d038      	beq.n	8104972 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8104900:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104904:	d831      	bhi.n	810496a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104906:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810490a:	d034      	beq.n	8104976 <HAL_RCCEx_PeriphCLKConfig+0x382>
 810490c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104910:	d82b      	bhi.n	810496a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104912:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104916:	d01d      	beq.n	8104954 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8104918:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810491c:	d825      	bhi.n	810496a <HAL_RCCEx_PeriphCLKConfig+0x376>
 810491e:	2b00      	cmp	r3, #0
 8104920:	d006      	beq.n	8104930 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8104922:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8104926:	d00a      	beq.n	810493e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8104928:	e01f      	b.n	810496a <HAL_RCCEx_PeriphCLKConfig+0x376>
 810492a:	bf00      	nop
 810492c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104930:	4ba2      	ldr	r3, [pc, #648]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104934:	4aa1      	ldr	r2, [pc, #644]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810493a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810493c:	e01c      	b.n	8104978 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810493e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104942:	3308      	adds	r3, #8
 8104944:	2100      	movs	r1, #0
 8104946:	4618      	mov	r0, r3
 8104948:	f001 fb1c 	bl	8105f84 <RCCEx_PLL2_Config>
 810494c:	4603      	mov	r3, r0
 810494e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104952:	e011      	b.n	8104978 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104958:	3328      	adds	r3, #40	@ 0x28
 810495a:	2100      	movs	r1, #0
 810495c:	4618      	mov	r0, r3
 810495e:	f001 fbc3 	bl	81060e8 <RCCEx_PLL3_Config>
 8104962:	4603      	mov	r3, r0
 8104964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104968:	e006      	b.n	8104978 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 810496a:	2301      	movs	r3, #1
 810496c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104970:	e002      	b.n	8104978 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8104972:	bf00      	nop
 8104974:	e000      	b.n	8104978 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8104976:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104978:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810497c:	2b00      	cmp	r3, #0
 810497e:	d10b      	bne.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104980:	4b8e      	ldr	r3, [pc, #568]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104984:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8104988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810498c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8104990:	4a8a      	ldr	r2, [pc, #552]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104992:	430b      	orrs	r3, r1
 8104994:	6593      	str	r3, [r2, #88]	@ 0x58
 8104996:	e003      	b.n	81049a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810499c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81049a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81049a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81049a8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 81049ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 81049b0:	2300      	movs	r3, #0
 81049b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 81049b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 81049ba:	460b      	mov	r3, r1
 81049bc:	4313      	orrs	r3, r2
 81049be:	d03a      	beq.n	8104a36 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 81049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81049c6:	2b30      	cmp	r3, #48	@ 0x30
 81049c8:	d01f      	beq.n	8104a0a <HAL_RCCEx_PeriphCLKConfig+0x416>
 81049ca:	2b30      	cmp	r3, #48	@ 0x30
 81049cc:	d819      	bhi.n	8104a02 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81049ce:	2b20      	cmp	r3, #32
 81049d0:	d00c      	beq.n	81049ec <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 81049d2:	2b20      	cmp	r3, #32
 81049d4:	d815      	bhi.n	8104a02 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81049d6:	2b00      	cmp	r3, #0
 81049d8:	d019      	beq.n	8104a0e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 81049da:	2b10      	cmp	r3, #16
 81049dc:	d111      	bne.n	8104a02 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81049de:	4b77      	ldr	r3, [pc, #476]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81049e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049e2:	4a76      	ldr	r2, [pc, #472]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81049e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81049e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81049ea:	e011      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81049f0:	3308      	adds	r3, #8
 81049f2:	2102      	movs	r1, #2
 81049f4:	4618      	mov	r0, r3
 81049f6:	f001 fac5 	bl	8105f84 <RCCEx_PLL2_Config>
 81049fa:	4603      	mov	r3, r0
 81049fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8104a00:	e006      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104a02:	2301      	movs	r3, #1
 8104a04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104a08:	e002      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104a0a:	bf00      	nop
 8104a0c:	e000      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104a0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104a10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104a14:	2b00      	cmp	r3, #0
 8104a16:	d10a      	bne.n	8104a2e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104a18:	4b68      	ldr	r3, [pc, #416]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104a1c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8104a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104a26:	4a65      	ldr	r2, [pc, #404]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104a28:	430b      	orrs	r3, r1
 8104a2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8104a2c:	e003      	b.n	8104a36 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104a32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a3e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8104a42:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8104a46:	2300      	movs	r3, #0
 8104a48:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8104a4c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8104a50:	460b      	mov	r3, r1
 8104a52:	4313      	orrs	r3, r2
 8104a54:	d051      	beq.n	8104afa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8104a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104a5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104a60:	d035      	beq.n	8104ace <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8104a62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104a66:	d82e      	bhi.n	8104ac6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8104a68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104a6c:	d031      	beq.n	8104ad2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8104a6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104a72:	d828      	bhi.n	8104ac6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8104a74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104a78:	d01a      	beq.n	8104ab0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8104a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104a7e:	d822      	bhi.n	8104ac6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8104a80:	2b00      	cmp	r3, #0
 8104a82:	d003      	beq.n	8104a8c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8104a84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104a88:	d007      	beq.n	8104a9a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8104a8a:	e01c      	b.n	8104ac6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a8c:	4b4b      	ldr	r3, [pc, #300]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104a90:	4a4a      	ldr	r2, [pc, #296]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104a92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104a96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104a98:	e01c      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104a9e:	3308      	adds	r3, #8
 8104aa0:	2100      	movs	r1, #0
 8104aa2:	4618      	mov	r0, r3
 8104aa4:	f001 fa6e 	bl	8105f84 <RCCEx_PLL2_Config>
 8104aa8:	4603      	mov	r3, r0
 8104aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104aae:	e011      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ab4:	3328      	adds	r3, #40	@ 0x28
 8104ab6:	2100      	movs	r1, #0
 8104ab8:	4618      	mov	r0, r3
 8104aba:	f001 fb15 	bl	81060e8 <RCCEx_PLL3_Config>
 8104abe:	4603      	mov	r3, r0
 8104ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104ac4:	e006      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104ac6:	2301      	movs	r3, #1
 8104ac8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104acc:	e002      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8104ace:	bf00      	nop
 8104ad0:	e000      	b.n	8104ad4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8104ad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104ad8:	2b00      	cmp	r3, #0
 8104ada:	d10a      	bne.n	8104af2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104adc:	4b37      	ldr	r3, [pc, #220]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104ae0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8104ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104aea:	4a34      	ldr	r2, [pc, #208]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104aec:	430b      	orrs	r3, r1
 8104aee:	6513      	str	r3, [r2, #80]	@ 0x50
 8104af0:	e003      	b.n	8104afa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104b02:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8104b06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8104b0a:	2300      	movs	r3, #0
 8104b0c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8104b10:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8104b14:	460b      	mov	r3, r1
 8104b16:	4313      	orrs	r3, r2
 8104b18:	d056      	beq.n	8104bc8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8104b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104b20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8104b24:	d033      	beq.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8104b26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8104b2a:	d82c      	bhi.n	8104b86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104b2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8104b30:	d02f      	beq.n	8104b92 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8104b32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8104b36:	d826      	bhi.n	8104b86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104b38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104b3c:	d02b      	beq.n	8104b96 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8104b3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104b42:	d820      	bhi.n	8104b86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104b44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104b48:	d012      	beq.n	8104b70 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8104b4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104b4e:	d81a      	bhi.n	8104b86 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104b50:	2b00      	cmp	r3, #0
 8104b52:	d022      	beq.n	8104b9a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8104b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104b58:	d115      	bne.n	8104b86 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b5e:	3308      	adds	r3, #8
 8104b60:	2101      	movs	r1, #1
 8104b62:	4618      	mov	r0, r3
 8104b64:	f001 fa0e 	bl	8105f84 <RCCEx_PLL2_Config>
 8104b68:	4603      	mov	r3, r0
 8104b6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8104b6e:	e015      	b.n	8104b9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104b74:	3328      	adds	r3, #40	@ 0x28
 8104b76:	2101      	movs	r1, #1
 8104b78:	4618      	mov	r0, r3
 8104b7a:	f001 fab5 	bl	81060e8 <RCCEx_PLL3_Config>
 8104b7e:	4603      	mov	r3, r0
 8104b80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8104b84:	e00a      	b.n	8104b9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104b86:	2301      	movs	r3, #1
 8104b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104b8c:	e006      	b.n	8104b9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104b8e:	bf00      	nop
 8104b90:	e004      	b.n	8104b9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104b92:	bf00      	nop
 8104b94:	e002      	b.n	8104b9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104b96:	bf00      	nop
 8104b98:	e000      	b.n	8104b9c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104b9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104b9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104ba0:	2b00      	cmp	r3, #0
 8104ba2:	d10d      	bne.n	8104bc0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104ba4:	4b05      	ldr	r3, [pc, #20]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104ba8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8104bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104bb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104bb2:	4a02      	ldr	r2, [pc, #8]	@ (8104bbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104bb4:	430b      	orrs	r3, r1
 8104bb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8104bb8:	e006      	b.n	8104bc8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8104bba:	bf00      	nop
 8104bbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104bc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104bd0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8104bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8104bd8:	2300      	movs	r3, #0
 8104bda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8104bde:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8104be2:	460b      	mov	r3, r1
 8104be4:	4313      	orrs	r3, r2
 8104be6:	d055      	beq.n	8104c94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8104be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104bec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8104bf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104bf4:	d033      	beq.n	8104c5e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8104bf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104bfa:	d82c      	bhi.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104c00:	d02f      	beq.n	8104c62 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8104c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104c06:	d826      	bhi.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104c08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104c0c:	d02b      	beq.n	8104c66 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8104c0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104c12:	d820      	bhi.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104c14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c18:	d012      	beq.n	8104c40 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8104c1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c1e:	d81a      	bhi.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104c20:	2b00      	cmp	r3, #0
 8104c22:	d022      	beq.n	8104c6a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8104c24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104c28:	d115      	bne.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c2e:	3308      	adds	r3, #8
 8104c30:	2101      	movs	r1, #1
 8104c32:	4618      	mov	r0, r3
 8104c34:	f001 f9a6 	bl	8105f84 <RCCEx_PLL2_Config>
 8104c38:	4603      	mov	r3, r0
 8104c3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8104c3e:	e015      	b.n	8104c6c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c44:	3328      	adds	r3, #40	@ 0x28
 8104c46:	2101      	movs	r1, #1
 8104c48:	4618      	mov	r0, r3
 8104c4a:	f001 fa4d 	bl	81060e8 <RCCEx_PLL3_Config>
 8104c4e:	4603      	mov	r3, r0
 8104c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8104c54:	e00a      	b.n	8104c6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8104c56:	2301      	movs	r3, #1
 8104c58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104c5c:	e006      	b.n	8104c6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104c5e:	bf00      	nop
 8104c60:	e004      	b.n	8104c6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104c62:	bf00      	nop
 8104c64:	e002      	b.n	8104c6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104c66:	bf00      	nop
 8104c68:	e000      	b.n	8104c6c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104c6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104c6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104c70:	2b00      	cmp	r3, #0
 8104c72:	d10b      	bne.n	8104c8c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104c74:	4ba4      	ldr	r3, [pc, #656]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104c78:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8104c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8104c84:	4aa0      	ldr	r2, [pc, #640]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104c86:	430b      	orrs	r3, r1
 8104c88:	6593      	str	r3, [r2, #88]	@ 0x58
 8104c8a:	e003      	b.n	8104c94 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104c90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c9c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8104ca0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8104ca4:	2300      	movs	r3, #0
 8104ca6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8104caa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8104cae:	460b      	mov	r3, r1
 8104cb0:	4313      	orrs	r3, r2
 8104cb2:	d037      	beq.n	8104d24 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8104cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104cba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104cbe:	d00e      	beq.n	8104cde <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8104cc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104cc4:	d816      	bhi.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8104cc6:	2b00      	cmp	r3, #0
 8104cc8:	d018      	beq.n	8104cfc <HAL_RCCEx_PeriphCLKConfig+0x708>
 8104cca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104cce:	d111      	bne.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104cd0:	4b8d      	ldr	r3, [pc, #564]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104cd4:	4a8c      	ldr	r2, [pc, #560]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104cda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8104cdc:	e00f      	b.n	8104cfe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ce2:	3308      	adds	r3, #8
 8104ce4:	2101      	movs	r1, #1
 8104ce6:	4618      	mov	r0, r3
 8104ce8:	f001 f94c 	bl	8105f84 <RCCEx_PLL2_Config>
 8104cec:	4603      	mov	r3, r0
 8104cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8104cf2:	e004      	b.n	8104cfe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104cf4:	2301      	movs	r3, #1
 8104cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104cfa:	e000      	b.n	8104cfe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8104cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104cfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d02:	2b00      	cmp	r3, #0
 8104d04:	d10a      	bne.n	8104d1c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104d06:	4b80      	ldr	r3, [pc, #512]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104d0a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8104d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104d14:	4a7c      	ldr	r2, [pc, #496]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104d16:	430b      	orrs	r3, r1
 8104d18:	6513      	str	r3, [r2, #80]	@ 0x50
 8104d1a:	e003      	b.n	8104d24 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8104d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d2c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8104d30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8104d34:	2300      	movs	r3, #0
 8104d36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8104d3a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8104d3e:	460b      	mov	r3, r1
 8104d40:	4313      	orrs	r3, r2
 8104d42:	d039      	beq.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8104d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104d4a:	2b03      	cmp	r3, #3
 8104d4c:	d81c      	bhi.n	8104d88 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8104d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8104d54 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8104d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104d54:	08104d91 	.word	0x08104d91
 8104d58:	08104d65 	.word	0x08104d65
 8104d5c:	08104d73 	.word	0x08104d73
 8104d60:	08104d91 	.word	0x08104d91
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d64:	4b68      	ldr	r3, [pc, #416]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d68:	4a67      	ldr	r2, [pc, #412]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8104d70:	e00f      	b.n	8104d92 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104d76:	3308      	adds	r3, #8
 8104d78:	2102      	movs	r1, #2
 8104d7a:	4618      	mov	r0, r3
 8104d7c:	f001 f902 	bl	8105f84 <RCCEx_PLL2_Config>
 8104d80:	4603      	mov	r3, r0
 8104d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8104d86:	e004      	b.n	8104d92 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104d88:	2301      	movs	r3, #1
 8104d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104d8e:	e000      	b.n	8104d92 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8104d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104d96:	2b00      	cmp	r3, #0
 8104d98:	d10a      	bne.n	8104db0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104d9a:	4b5b      	ldr	r3, [pc, #364]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104d9e:	f023 0103 	bic.w	r1, r3, #3
 8104da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104da8:	4a57      	ldr	r2, [pc, #348]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104daa:	430b      	orrs	r3, r1
 8104dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8104dae:	e003      	b.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104dc0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8104dc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8104dc8:	2300      	movs	r3, #0
 8104dca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8104dce:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8104dd2:	460b      	mov	r3, r1
 8104dd4:	4313      	orrs	r3, r2
 8104dd6:	f000 809f 	beq.w	8104f18 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104dda:	4b4c      	ldr	r3, [pc, #304]	@ (8104f0c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8104ddc:	681b      	ldr	r3, [r3, #0]
 8104dde:	4a4b      	ldr	r2, [pc, #300]	@ (8104f0c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8104de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8104de4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104de6:	f7fe f88d 	bl	8102f04 <HAL_GetTick>
 8104dea:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104dee:	e00b      	b.n	8104e08 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104df0:	f7fe f888 	bl	8102f04 <HAL_GetTick>
 8104df4:	4602      	mov	r2, r0
 8104df6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8104dfa:	1ad3      	subs	r3, r2, r3
 8104dfc:	2b64      	cmp	r3, #100	@ 0x64
 8104dfe:	d903      	bls.n	8104e08 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8104e00:	2303      	movs	r3, #3
 8104e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8104e06:	e005      	b.n	8104e14 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104e08:	4b40      	ldr	r3, [pc, #256]	@ (8104f0c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8104e0a:	681b      	ldr	r3, [r3, #0]
 8104e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104e10:	2b00      	cmp	r3, #0
 8104e12:	d0ed      	beq.n	8104df0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8104e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104e18:	2b00      	cmp	r3, #0
 8104e1a:	d179      	bne.n	8104f10 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104e1c:	4b3a      	ldr	r3, [pc, #232]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e1e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8104e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104e28:	4053      	eors	r3, r2
 8104e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8104e2e:	2b00      	cmp	r3, #0
 8104e30:	d015      	beq.n	8104e5e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104e32:	4b35      	ldr	r3, [pc, #212]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104e36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8104e3a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8104e3e:	4b32      	ldr	r3, [pc, #200]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104e42:	4a31      	ldr	r2, [pc, #196]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8104e48:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104e4e:	4a2e      	ldr	r2, [pc, #184]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8104e54:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8104e56:	4a2c      	ldr	r2, [pc, #176]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e58:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104e5c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104e62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104e6a:	d118      	bne.n	8104e9e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8104e6c:	f7fe f84a 	bl	8102f04 <HAL_GetTick>
 8104e70:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104e74:	e00d      	b.n	8104e92 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104e76:	f7fe f845 	bl	8102f04 <HAL_GetTick>
 8104e7a:	4602      	mov	r2, r0
 8104e7c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8104e80:	1ad2      	subs	r2, r2, r3
 8104e82:	f241 3388 	movw	r3, #5000	@ 0x1388
 8104e86:	429a      	cmp	r2, r3
 8104e88:	d903      	bls.n	8104e92 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8104e8a:	2303      	movs	r3, #3
 8104e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8104e90:	e005      	b.n	8104e9e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104e92:	4b1d      	ldr	r3, [pc, #116]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104e96:	f003 0302 	and.w	r3, r3, #2
 8104e9a:	2b00      	cmp	r3, #0
 8104e9c:	d0eb      	beq.n	8104e76 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8104e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104ea2:	2b00      	cmp	r3, #0
 8104ea4:	d12b      	bne.n	8104efe <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104eaa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104eae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8104eb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104eb6:	d110      	bne.n	8104eda <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8104eb8:	4b13      	ldr	r3, [pc, #76]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104eba:	691b      	ldr	r3, [r3, #16]
 8104ebc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8104ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ec4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104ec8:	091b      	lsrs	r3, r3, #4
 8104eca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8104ece:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8104ed2:	4a0d      	ldr	r2, [pc, #52]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104ed4:	430b      	orrs	r3, r1
 8104ed6:	6113      	str	r3, [r2, #16]
 8104ed8:	e005      	b.n	8104ee6 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8104eda:	4b0b      	ldr	r3, [pc, #44]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104edc:	691b      	ldr	r3, [r3, #16]
 8104ede:	4a0a      	ldr	r2, [pc, #40]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104ee0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8104ee4:	6113      	str	r3, [r2, #16]
 8104ee6:	4b08      	ldr	r3, [pc, #32]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104ee8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8104eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104eee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8104ef2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104ef6:	4a04      	ldr	r2, [pc, #16]	@ (8104f08 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104ef8:	430b      	orrs	r3, r1
 8104efa:	6713      	str	r3, [r2, #112]	@ 0x70
 8104efc:	e00c      	b.n	8104f18 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8104efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104f02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8104f06:	e007      	b.n	8104f18 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8104f08:	58024400 	.word	0x58024400
 8104f0c:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8104f14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104f20:	f002 0301 	and.w	r3, r2, #1
 8104f24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8104f28:	2300      	movs	r3, #0
 8104f2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8104f2e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8104f32:	460b      	mov	r3, r1
 8104f34:	4313      	orrs	r3, r2
 8104f36:	f000 8089 	beq.w	810504c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8104f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104f3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8104f40:	2b28      	cmp	r3, #40	@ 0x28
 8104f42:	d86b      	bhi.n	810501c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8104f44:	a201      	add	r2, pc, #4	@ (adr r2, 8104f4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8104f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104f4a:	bf00      	nop
 8104f4c:	08105025 	.word	0x08105025
 8104f50:	0810501d 	.word	0x0810501d
 8104f54:	0810501d 	.word	0x0810501d
 8104f58:	0810501d 	.word	0x0810501d
 8104f5c:	0810501d 	.word	0x0810501d
 8104f60:	0810501d 	.word	0x0810501d
 8104f64:	0810501d 	.word	0x0810501d
 8104f68:	0810501d 	.word	0x0810501d
 8104f6c:	08104ff1 	.word	0x08104ff1
 8104f70:	0810501d 	.word	0x0810501d
 8104f74:	0810501d 	.word	0x0810501d
 8104f78:	0810501d 	.word	0x0810501d
 8104f7c:	0810501d 	.word	0x0810501d
 8104f80:	0810501d 	.word	0x0810501d
 8104f84:	0810501d 	.word	0x0810501d
 8104f88:	0810501d 	.word	0x0810501d
 8104f8c:	08105007 	.word	0x08105007
 8104f90:	0810501d 	.word	0x0810501d
 8104f94:	0810501d 	.word	0x0810501d
 8104f98:	0810501d 	.word	0x0810501d
 8104f9c:	0810501d 	.word	0x0810501d
 8104fa0:	0810501d 	.word	0x0810501d
 8104fa4:	0810501d 	.word	0x0810501d
 8104fa8:	0810501d 	.word	0x0810501d
 8104fac:	08105025 	.word	0x08105025
 8104fb0:	0810501d 	.word	0x0810501d
 8104fb4:	0810501d 	.word	0x0810501d
 8104fb8:	0810501d 	.word	0x0810501d
 8104fbc:	0810501d 	.word	0x0810501d
 8104fc0:	0810501d 	.word	0x0810501d
 8104fc4:	0810501d 	.word	0x0810501d
 8104fc8:	0810501d 	.word	0x0810501d
 8104fcc:	08105025 	.word	0x08105025
 8104fd0:	0810501d 	.word	0x0810501d
 8104fd4:	0810501d 	.word	0x0810501d
 8104fd8:	0810501d 	.word	0x0810501d
 8104fdc:	0810501d 	.word	0x0810501d
 8104fe0:	0810501d 	.word	0x0810501d
 8104fe4:	0810501d 	.word	0x0810501d
 8104fe8:	0810501d 	.word	0x0810501d
 8104fec:	08105025 	.word	0x08105025
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8104ff4:	3308      	adds	r3, #8
 8104ff6:	2101      	movs	r1, #1
 8104ff8:	4618      	mov	r0, r3
 8104ffa:	f000 ffc3 	bl	8105f84 <RCCEx_PLL2_Config>
 8104ffe:	4603      	mov	r3, r0
 8105000:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8105004:	e00f      	b.n	8105026 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810500a:	3328      	adds	r3, #40	@ 0x28
 810500c:	2101      	movs	r1, #1
 810500e:	4618      	mov	r0, r3
 8105010:	f001 f86a 	bl	81060e8 <RCCEx_PLL3_Config>
 8105014:	4603      	mov	r3, r0
 8105016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810501a:	e004      	b.n	8105026 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810501c:	2301      	movs	r3, #1
 810501e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105022:	e000      	b.n	8105026 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8105024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810502a:	2b00      	cmp	r3, #0
 810502c:	d10a      	bne.n	8105044 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810502e:	4bbf      	ldr	r3, [pc, #764]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105032:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8105036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810503a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 810503c:	4abb      	ldr	r2, [pc, #748]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810503e:	430b      	orrs	r3, r1
 8105040:	6553      	str	r3, [r2, #84]	@ 0x54
 8105042:	e003      	b.n	810504c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105048:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 810504c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105054:	f002 0302 	and.w	r3, r2, #2
 8105058:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 810505c:	2300      	movs	r3, #0
 810505e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8105062:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8105066:	460b      	mov	r3, r1
 8105068:	4313      	orrs	r3, r2
 810506a:	d041      	beq.n	81050f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 810506c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8105072:	2b05      	cmp	r3, #5
 8105074:	d824      	bhi.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8105076:	a201      	add	r2, pc, #4	@ (adr r2, 810507c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8105078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810507c:	081050c9 	.word	0x081050c9
 8105080:	08105095 	.word	0x08105095
 8105084:	081050ab 	.word	0x081050ab
 8105088:	081050c9 	.word	0x081050c9
 810508c:	081050c9 	.word	0x081050c9
 8105090:	081050c9 	.word	0x081050c9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105098:	3308      	adds	r3, #8
 810509a:	2101      	movs	r1, #1
 810509c:	4618      	mov	r0, r3
 810509e:	f000 ff71 	bl	8105f84 <RCCEx_PLL2_Config>
 81050a2:	4603      	mov	r3, r0
 81050a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81050a8:	e00f      	b.n	81050ca <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81050ae:	3328      	adds	r3, #40	@ 0x28
 81050b0:	2101      	movs	r1, #1
 81050b2:	4618      	mov	r0, r3
 81050b4:	f001 f818 	bl	81060e8 <RCCEx_PLL3_Config>
 81050b8:	4603      	mov	r3, r0
 81050ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81050be:	e004      	b.n	81050ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81050c0:	2301      	movs	r3, #1
 81050c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81050c6:	e000      	b.n	81050ca <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81050c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81050ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81050ce:	2b00      	cmp	r3, #0
 81050d0:	d10a      	bne.n	81050e8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81050d2:	4b96      	ldr	r3, [pc, #600]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81050d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81050d6:	f023 0107 	bic.w	r1, r3, #7
 81050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81050de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81050e0:	4a92      	ldr	r2, [pc, #584]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81050e2:	430b      	orrs	r3, r1
 81050e4:	6553      	str	r3, [r2, #84]	@ 0x54
 81050e6:	e003      	b.n	81050f0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81050e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81050ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81050f8:	f002 0304 	and.w	r3, r2, #4
 81050fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8105100:	2300      	movs	r3, #0
 8105102:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8105106:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 810510a:	460b      	mov	r3, r1
 810510c:	4313      	orrs	r3, r2
 810510e:	d044      	beq.n	810519a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8105110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105114:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8105118:	2b05      	cmp	r3, #5
 810511a:	d825      	bhi.n	8105168 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 810511c:	a201      	add	r2, pc, #4	@ (adr r2, 8105124 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 810511e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105122:	bf00      	nop
 8105124:	08105171 	.word	0x08105171
 8105128:	0810513d 	.word	0x0810513d
 810512c:	08105153 	.word	0x08105153
 8105130:	08105171 	.word	0x08105171
 8105134:	08105171 	.word	0x08105171
 8105138:	08105171 	.word	0x08105171
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810513c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105140:	3308      	adds	r3, #8
 8105142:	2101      	movs	r1, #1
 8105144:	4618      	mov	r0, r3
 8105146:	f000 ff1d 	bl	8105f84 <RCCEx_PLL2_Config>
 810514a:	4603      	mov	r3, r0
 810514c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8105150:	e00f      	b.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105156:	3328      	adds	r3, #40	@ 0x28
 8105158:	2101      	movs	r1, #1
 810515a:	4618      	mov	r0, r3
 810515c:	f000 ffc4 	bl	81060e8 <RCCEx_PLL3_Config>
 8105160:	4603      	mov	r3, r0
 8105162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8105166:	e004      	b.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105168:	2301      	movs	r3, #1
 810516a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810516e:	e000      	b.n	8105172 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8105170:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105172:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105176:	2b00      	cmp	r3, #0
 8105178:	d10b      	bne.n	8105192 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810517a:	4b6c      	ldr	r3, [pc, #432]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810517c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810517e:	f023 0107 	bic.w	r1, r3, #7
 8105182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105186:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810518a:	4a68      	ldr	r2, [pc, #416]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810518c:	430b      	orrs	r3, r1
 810518e:	6593      	str	r3, [r2, #88]	@ 0x58
 8105190:	e003      	b.n	810519a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105196:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810519a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810519e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81051a2:	f002 0320 	and.w	r3, r2, #32
 81051a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 81051aa:	2300      	movs	r3, #0
 81051ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 81051b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 81051b4:	460b      	mov	r3, r1
 81051b6:	4313      	orrs	r3, r2
 81051b8:	d055      	beq.n	8105266 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81051ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81051be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81051c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81051c6:	d033      	beq.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81051c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81051cc:	d82c      	bhi.n	8105228 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81051ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81051d2:	d02f      	beq.n	8105234 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81051d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81051d8:	d826      	bhi.n	8105228 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81051da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81051de:	d02b      	beq.n	8105238 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81051e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81051e4:	d820      	bhi.n	8105228 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81051e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81051ea:	d012      	beq.n	8105212 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81051ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81051f0:	d81a      	bhi.n	8105228 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81051f2:	2b00      	cmp	r3, #0
 81051f4:	d022      	beq.n	810523c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81051f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81051fa:	d115      	bne.n	8105228 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81051fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105200:	3308      	adds	r3, #8
 8105202:	2100      	movs	r1, #0
 8105204:	4618      	mov	r0, r3
 8105206:	f000 febd 	bl	8105f84 <RCCEx_PLL2_Config>
 810520a:	4603      	mov	r3, r0
 810520c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8105210:	e015      	b.n	810523e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105216:	3328      	adds	r3, #40	@ 0x28
 8105218:	2102      	movs	r1, #2
 810521a:	4618      	mov	r0, r3
 810521c:	f000 ff64 	bl	81060e8 <RCCEx_PLL3_Config>
 8105220:	4603      	mov	r3, r0
 8105222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8105226:	e00a      	b.n	810523e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105228:	2301      	movs	r3, #1
 810522a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810522e:	e006      	b.n	810523e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105230:	bf00      	nop
 8105232:	e004      	b.n	810523e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105234:	bf00      	nop
 8105236:	e002      	b.n	810523e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105238:	bf00      	nop
 810523a:	e000      	b.n	810523e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810523c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810523e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105242:	2b00      	cmp	r3, #0
 8105244:	d10b      	bne.n	810525e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8105246:	4b39      	ldr	r3, [pc, #228]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810524a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 810524e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8105256:	4a35      	ldr	r2, [pc, #212]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105258:	430b      	orrs	r3, r1
 810525a:	6553      	str	r3, [r2, #84]	@ 0x54
 810525c:	e003      	b.n	8105266 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810525e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105262:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8105266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810526a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810526e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8105272:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8105276:	2300      	movs	r3, #0
 8105278:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 810527c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8105280:	460b      	mov	r3, r1
 8105282:	4313      	orrs	r3, r2
 8105284:	d058      	beq.n	8105338 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8105286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810528a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810528e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8105292:	d033      	beq.n	81052fc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8105294:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8105298:	d82c      	bhi.n	81052f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810529a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810529e:	d02f      	beq.n	8105300 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 81052a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81052a4:	d826      	bhi.n	81052f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81052a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81052aa:	d02b      	beq.n	8105304 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 81052ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81052b0:	d820      	bhi.n	81052f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81052b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81052b6:	d012      	beq.n	81052de <HAL_RCCEx_PeriphCLKConfig+0xcea>
 81052b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81052bc:	d81a      	bhi.n	81052f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81052be:	2b00      	cmp	r3, #0
 81052c0:	d022      	beq.n	8105308 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81052c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81052c6:	d115      	bne.n	81052f4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81052c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81052cc:	3308      	adds	r3, #8
 81052ce:	2100      	movs	r1, #0
 81052d0:	4618      	mov	r0, r3
 81052d2:	f000 fe57 	bl	8105f84 <RCCEx_PLL2_Config>
 81052d6:	4603      	mov	r3, r0
 81052d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81052dc:	e015      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81052de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81052e2:	3328      	adds	r3, #40	@ 0x28
 81052e4:	2102      	movs	r1, #2
 81052e6:	4618      	mov	r0, r3
 81052e8:	f000 fefe 	bl	81060e8 <RCCEx_PLL3_Config>
 81052ec:	4603      	mov	r3, r0
 81052ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81052f2:	e00a      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81052f4:	2301      	movs	r3, #1
 81052f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81052fa:	e006      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81052fc:	bf00      	nop
 81052fe:	e004      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8105300:	bf00      	nop
 8105302:	e002      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8105304:	bf00      	nop
 8105306:	e000      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8105308:	bf00      	nop
    }

    if (ret == HAL_OK)
 810530a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810530e:	2b00      	cmp	r3, #0
 8105310:	d10e      	bne.n	8105330 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8105312:	4b06      	ldr	r3, [pc, #24]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105316:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 810531a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810531e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8105322:	4a02      	ldr	r2, [pc, #8]	@ (810532c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105324:	430b      	orrs	r3, r1
 8105326:	6593      	str	r3, [r2, #88]	@ 0x58
 8105328:	e006      	b.n	8105338 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 810532a:	bf00      	nop
 810532c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105334:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8105338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810533c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105340:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8105344:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8105348:	2300      	movs	r3, #0
 810534a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 810534e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8105352:	460b      	mov	r3, r1
 8105354:	4313      	orrs	r3, r2
 8105356:	d055      	beq.n	8105404 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8105358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810535c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8105360:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8105364:	d033      	beq.n	81053ce <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8105366:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 810536a:	d82c      	bhi.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810536c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8105370:	d02f      	beq.n	81053d2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8105372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8105376:	d826      	bhi.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105378:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810537c:	d02b      	beq.n	81053d6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 810537e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8105382:	d820      	bhi.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105384:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105388:	d012      	beq.n	81053b0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 810538a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810538e:	d81a      	bhi.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105390:	2b00      	cmp	r3, #0
 8105392:	d022      	beq.n	81053da <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8105394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105398:	d115      	bne.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810539a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810539e:	3308      	adds	r3, #8
 81053a0:	2100      	movs	r1, #0
 81053a2:	4618      	mov	r0, r3
 81053a4:	f000 fdee 	bl	8105f84 <RCCEx_PLL2_Config>
 81053a8:	4603      	mov	r3, r0
 81053aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81053ae:	e015      	b.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81053b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81053b4:	3328      	adds	r3, #40	@ 0x28
 81053b6:	2102      	movs	r1, #2
 81053b8:	4618      	mov	r0, r3
 81053ba:	f000 fe95 	bl	81060e8 <RCCEx_PLL3_Config>
 81053be:	4603      	mov	r3, r0
 81053c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81053c4:	e00a      	b.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81053c6:	2301      	movs	r3, #1
 81053c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81053cc:	e006      	b.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81053ce:	bf00      	nop
 81053d0:	e004      	b.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81053d2:	bf00      	nop
 81053d4:	e002      	b.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81053d6:	bf00      	nop
 81053d8:	e000      	b.n	81053dc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81053da:	bf00      	nop
    }

    if (ret == HAL_OK)
 81053dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81053e0:	2b00      	cmp	r3, #0
 81053e2:	d10b      	bne.n	81053fc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81053e4:	4ba1      	ldr	r3, [pc, #644]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81053e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81053e8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 81053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81053f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81053f4:	4a9d      	ldr	r2, [pc, #628]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81053f6:	430b      	orrs	r3, r1
 81053f8:	6593      	str	r3, [r2, #88]	@ 0x58
 81053fa:	e003      	b.n	8105404 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81053fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105400:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8105404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105408:	e9d3 2300 	ldrd	r2, r3, [r3]
 810540c:	f002 0308 	and.w	r3, r2, #8
 8105410:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8105414:	2300      	movs	r3, #0
 8105416:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 810541a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 810541e:	460b      	mov	r3, r1
 8105420:	4313      	orrs	r3, r2
 8105422:	d01e      	beq.n	8105462 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8105424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105428:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810542c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105430:	d10c      	bne.n	810544c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105436:	3328      	adds	r3, #40	@ 0x28
 8105438:	2102      	movs	r1, #2
 810543a:	4618      	mov	r0, r3
 810543c:	f000 fe54 	bl	81060e8 <RCCEx_PLL3_Config>
 8105440:	4603      	mov	r3, r0
 8105442:	2b00      	cmp	r3, #0
 8105444:	d002      	beq.n	810544c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8105446:	2301      	movs	r3, #1
 8105448:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 810544c:	4b87      	ldr	r3, [pc, #540]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810544e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105450:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8105454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105458:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810545c:	4a83      	ldr	r2, [pc, #524]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810545e:	430b      	orrs	r3, r1
 8105460:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8105462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105466:	e9d3 2300 	ldrd	r2, r3, [r3]
 810546a:	f002 0310 	and.w	r3, r2, #16
 810546e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8105472:	2300      	movs	r3, #0
 8105474:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8105478:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 810547c:	460b      	mov	r3, r1
 810547e:	4313      	orrs	r3, r2
 8105480:	d01e      	beq.n	81054c0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8105482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105486:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 810548a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810548e:	d10c      	bne.n	81054aa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105494:	3328      	adds	r3, #40	@ 0x28
 8105496:	2102      	movs	r1, #2
 8105498:	4618      	mov	r0, r3
 810549a:	f000 fe25 	bl	81060e8 <RCCEx_PLL3_Config>
 810549e:	4603      	mov	r3, r0
 81054a0:	2b00      	cmp	r3, #0
 81054a2:	d002      	beq.n	81054aa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 81054a4:	2301      	movs	r3, #1
 81054a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81054aa:	4b70      	ldr	r3, [pc, #448]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81054ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81054ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 81054b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81054b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81054ba:	4a6c      	ldr	r2, [pc, #432]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81054bc:	430b      	orrs	r3, r1
 81054be:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81054c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81054c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81054c8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 81054cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 81054d0:	2300      	movs	r3, #0
 81054d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 81054d6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 81054da:	460b      	mov	r3, r1
 81054dc:	4313      	orrs	r3, r2
 81054de:	d03e      	beq.n	810555e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 81054e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81054e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 81054e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81054ec:	d022      	beq.n	8105534 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81054ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81054f2:	d81b      	bhi.n	810552c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81054f4:	2b00      	cmp	r3, #0
 81054f6:	d003      	beq.n	8105500 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 81054f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81054fc:	d00b      	beq.n	8105516 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 81054fe:	e015      	b.n	810552c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105504:	3308      	adds	r3, #8
 8105506:	2100      	movs	r1, #0
 8105508:	4618      	mov	r0, r3
 810550a:	f000 fd3b 	bl	8105f84 <RCCEx_PLL2_Config>
 810550e:	4603      	mov	r3, r0
 8105510:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8105514:	e00f      	b.n	8105536 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810551a:	3328      	adds	r3, #40	@ 0x28
 810551c:	2102      	movs	r1, #2
 810551e:	4618      	mov	r0, r3
 8105520:	f000 fde2 	bl	81060e8 <RCCEx_PLL3_Config>
 8105524:	4603      	mov	r3, r0
 8105526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810552a:	e004      	b.n	8105536 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810552c:	2301      	movs	r3, #1
 810552e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105532:	e000      	b.n	8105536 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8105534:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810553a:	2b00      	cmp	r3, #0
 810553c:	d10b      	bne.n	8105556 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 810553e:	4b4b      	ldr	r3, [pc, #300]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105542:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8105546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810554a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 810554e:	4a47      	ldr	r2, [pc, #284]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105550:	430b      	orrs	r3, r1
 8105552:	6593      	str	r3, [r2, #88]	@ 0x58
 8105554:	e003      	b.n	810555e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810555a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 810555e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105566:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 810556a:	67bb      	str	r3, [r7, #120]	@ 0x78
 810556c:	2300      	movs	r3, #0
 810556e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8105570:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8105574:	460b      	mov	r3, r1
 8105576:	4313      	orrs	r3, r2
 8105578:	d03b      	beq.n	81055f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 810557a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8105582:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105586:	d01f      	beq.n	81055c8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8105588:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810558c:	d818      	bhi.n	81055c0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 810558e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105592:	d003      	beq.n	810559c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8105594:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105598:	d007      	beq.n	81055aa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 810559a:	e011      	b.n	81055c0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810559c:	4b33      	ldr	r3, [pc, #204]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810559e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81055a0:	4a32      	ldr	r2, [pc, #200]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81055a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81055a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 81055a8:	e00f      	b.n	81055ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81055aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81055ae:	3328      	adds	r3, #40	@ 0x28
 81055b0:	2101      	movs	r1, #1
 81055b2:	4618      	mov	r0, r3
 81055b4:	f000 fd98 	bl	81060e8 <RCCEx_PLL3_Config>
 81055b8:	4603      	mov	r3, r0
 81055ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81055be:	e004      	b.n	81055ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81055c0:	2301      	movs	r3, #1
 81055c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81055c6:	e000      	b.n	81055ca <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 81055c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81055ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81055ce:	2b00      	cmp	r3, #0
 81055d0:	d10b      	bne.n	81055ea <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81055d2:	4b26      	ldr	r3, [pc, #152]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81055d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81055d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 81055da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81055de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81055e2:	4a22      	ldr	r2, [pc, #136]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81055e4:	430b      	orrs	r3, r1
 81055e6:	6553      	str	r3, [r2, #84]	@ 0x54
 81055e8:	e003      	b.n	81055f2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81055ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81055ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81055f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81055f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81055fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 81055fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8105600:	2300      	movs	r3, #0
 8105602:	677b      	str	r3, [r7, #116]	@ 0x74
 8105604:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8105608:	460b      	mov	r3, r1
 810560a:	4313      	orrs	r3, r2
 810560c:	d034      	beq.n	8105678 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 810560e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105612:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105614:	2b00      	cmp	r3, #0
 8105616:	d003      	beq.n	8105620 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8105618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810561c:	d007      	beq.n	810562e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 810561e:	e011      	b.n	8105644 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105620:	4b12      	ldr	r3, [pc, #72]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105624:	4a11      	ldr	r2, [pc, #68]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105626:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810562a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 810562c:	e00e      	b.n	810564c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810562e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105632:	3308      	adds	r3, #8
 8105634:	2102      	movs	r1, #2
 8105636:	4618      	mov	r0, r3
 8105638:	f000 fca4 	bl	8105f84 <RCCEx_PLL2_Config>
 810563c:	4603      	mov	r3, r0
 810563e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105642:	e003      	b.n	810564c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8105644:	2301      	movs	r3, #1
 8105646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810564a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810564c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105650:	2b00      	cmp	r3, #0
 8105652:	d10d      	bne.n	8105670 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105654:	4b05      	ldr	r3, [pc, #20]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105658:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 810565c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105662:	4a02      	ldr	r2, [pc, #8]	@ (810566c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105664:	430b      	orrs	r3, r1
 8105666:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105668:	e006      	b.n	8105678 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 810566a:	bf00      	nop
 810566c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105674:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8105678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105680:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8105684:	66bb      	str	r3, [r7, #104]	@ 0x68
 8105686:	2300      	movs	r3, #0
 8105688:	66fb      	str	r3, [r7, #108]	@ 0x6c
 810568a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 810568e:	460b      	mov	r3, r1
 8105690:	4313      	orrs	r3, r2
 8105692:	d00c      	beq.n	81056ae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105698:	3328      	adds	r3, #40	@ 0x28
 810569a:	2102      	movs	r1, #2
 810569c:	4618      	mov	r0, r3
 810569e:	f000 fd23 	bl	81060e8 <RCCEx_PLL3_Config>
 81056a2:	4603      	mov	r3, r0
 81056a4:	2b00      	cmp	r3, #0
 81056a6:	d002      	beq.n	81056ae <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 81056a8:	2301      	movs	r3, #1
 81056aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81056ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81056b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81056b6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 81056ba:	663b      	str	r3, [r7, #96]	@ 0x60
 81056bc:	2300      	movs	r3, #0
 81056be:	667b      	str	r3, [r7, #100]	@ 0x64
 81056c0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 81056c4:	460b      	mov	r3, r1
 81056c6:	4313      	orrs	r3, r2
 81056c8:	d038      	beq.n	810573c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 81056ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81056ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81056d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81056d6:	d018      	beq.n	810570a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 81056d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81056dc:	d811      	bhi.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81056de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 81056e2:	d014      	beq.n	810570e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 81056e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 81056e8:	d80b      	bhi.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81056ea:	2b00      	cmp	r3, #0
 81056ec:	d011      	beq.n	8105712 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 81056ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81056f2:	d106      	bne.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81056f4:	4bc3      	ldr	r3, [pc, #780]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81056f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056f8:	4ac2      	ldr	r2, [pc, #776]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81056fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81056fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8105700:	e008      	b.n	8105714 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105702:	2301      	movs	r3, #1
 8105704:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105708:	e004      	b.n	8105714 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810570a:	bf00      	nop
 810570c:	e002      	b.n	8105714 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810570e:	bf00      	nop
 8105710:	e000      	b.n	8105714 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8105712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105718:	2b00      	cmp	r3, #0
 810571a:	d10b      	bne.n	8105734 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 810571c:	4bb9      	ldr	r3, [pc, #740]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810571e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105720:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8105724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105728:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 810572c:	4ab5      	ldr	r2, [pc, #724]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810572e:	430b      	orrs	r3, r1
 8105730:	6553      	str	r3, [r2, #84]	@ 0x54
 8105732:	e003      	b.n	810573c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 810573c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105744:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8105748:	65bb      	str	r3, [r7, #88]	@ 0x58
 810574a:	2300      	movs	r3, #0
 810574c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 810574e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8105752:	460b      	mov	r3, r1
 8105754:	4313      	orrs	r3, r2
 8105756:	d009      	beq.n	810576c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105758:	4baa      	ldr	r3, [pc, #680]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810575a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810575c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8105760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8105766:	4aa7      	ldr	r2, [pc, #668]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105768:	430b      	orrs	r3, r1
 810576a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 810576c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105774:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8105778:	653b      	str	r3, [r7, #80]	@ 0x50
 810577a:	2300      	movs	r3, #0
 810577c:	657b      	str	r3, [r7, #84]	@ 0x54
 810577e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8105782:	460b      	mov	r3, r1
 8105784:	4313      	orrs	r3, r2
 8105786:	d00a      	beq.n	810579e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105788:	4b9e      	ldr	r3, [pc, #632]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810578a:	691b      	ldr	r3, [r3, #16]
 810578c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8105790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105794:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8105798:	4a9a      	ldr	r2, [pc, #616]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810579a:	430b      	orrs	r3, r1
 810579c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810579e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81057a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81057a6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 81057aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 81057ac:	2300      	movs	r3, #0
 81057ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81057b0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 81057b4:	460b      	mov	r3, r1
 81057b6:	4313      	orrs	r3, r2
 81057b8:	d009      	beq.n	81057ce <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81057ba:	4b92      	ldr	r3, [pc, #584]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81057bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81057be:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 81057c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81057c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81057c8:	4a8e      	ldr	r2, [pc, #568]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81057ca:	430b      	orrs	r3, r1
 81057cc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81057ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81057d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81057d6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 81057da:	643b      	str	r3, [r7, #64]	@ 0x40
 81057dc:	2300      	movs	r3, #0
 81057de:	647b      	str	r3, [r7, #68]	@ 0x44
 81057e0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 81057e4:	460b      	mov	r3, r1
 81057e6:	4313      	orrs	r3, r2
 81057e8:	d00e      	beq.n	8105808 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81057ea:	4b86      	ldr	r3, [pc, #536]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81057ec:	691b      	ldr	r3, [r3, #16]
 81057ee:	4a85      	ldr	r2, [pc, #532]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81057f0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 81057f4:	6113      	str	r3, [r2, #16]
 81057f6:	4b83      	ldr	r3, [pc, #524]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81057f8:	6919      	ldr	r1, [r3, #16]
 81057fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81057fe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8105802:	4a80      	ldr	r2, [pc, #512]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105804:	430b      	orrs	r3, r1
 8105806:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810580c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105810:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8105814:	63bb      	str	r3, [r7, #56]	@ 0x38
 8105816:	2300      	movs	r3, #0
 8105818:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810581a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 810581e:	460b      	mov	r3, r1
 8105820:	4313      	orrs	r3, r2
 8105822:	d009      	beq.n	8105838 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8105824:	4b77      	ldr	r3, [pc, #476]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105828:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 810582c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105832:	4a74      	ldr	r2, [pc, #464]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105834:	430b      	orrs	r3, r1
 8105836:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8105838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810583c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105840:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8105844:	633b      	str	r3, [r7, #48]	@ 0x30
 8105846:	2300      	movs	r3, #0
 8105848:	637b      	str	r3, [r7, #52]	@ 0x34
 810584a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 810584e:	460b      	mov	r3, r1
 8105850:	4313      	orrs	r3, r2
 8105852:	d00a      	beq.n	810586a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8105854:	4b6b      	ldr	r3, [pc, #428]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105858:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 810585c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8105864:	4a67      	ldr	r2, [pc, #412]	@ (8105a04 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105866:	430b      	orrs	r3, r1
 8105868:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 810586a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810586e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105872:	2100      	movs	r1, #0
 8105874:	62b9      	str	r1, [r7, #40]	@ 0x28
 8105876:	f003 0301 	and.w	r3, r3, #1
 810587a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 810587c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8105880:	460b      	mov	r3, r1
 8105882:	4313      	orrs	r3, r2
 8105884:	d011      	beq.n	81058aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810588a:	3308      	adds	r3, #8
 810588c:	2100      	movs	r1, #0
 810588e:	4618      	mov	r0, r3
 8105890:	f000 fb78 	bl	8105f84 <RCCEx_PLL2_Config>
 8105894:	4603      	mov	r3, r0
 8105896:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810589a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810589e:	2b00      	cmp	r3, #0
 81058a0:	d003      	beq.n	81058aa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81058a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81058a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 81058aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81058ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81058b2:	2100      	movs	r1, #0
 81058b4:	6239      	str	r1, [r7, #32]
 81058b6:	f003 0302 	and.w	r3, r3, #2
 81058ba:	627b      	str	r3, [r7, #36]	@ 0x24
 81058bc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 81058c0:	460b      	mov	r3, r1
 81058c2:	4313      	orrs	r3, r2
 81058c4:	d011      	beq.n	81058ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81058c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81058ca:	3308      	adds	r3, #8
 81058cc:	2101      	movs	r1, #1
 81058ce:	4618      	mov	r0, r3
 81058d0:	f000 fb58 	bl	8105f84 <RCCEx_PLL2_Config>
 81058d4:	4603      	mov	r3, r0
 81058d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81058da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81058de:	2b00      	cmp	r3, #0
 81058e0:	d003      	beq.n	81058ea <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81058e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81058e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 81058ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 81058f2:	2100      	movs	r1, #0
 81058f4:	61b9      	str	r1, [r7, #24]
 81058f6:	f003 0304 	and.w	r3, r3, #4
 81058fa:	61fb      	str	r3, [r7, #28]
 81058fc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8105900:	460b      	mov	r3, r1
 8105902:	4313      	orrs	r3, r2
 8105904:	d011      	beq.n	810592a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810590a:	3308      	adds	r3, #8
 810590c:	2102      	movs	r1, #2
 810590e:	4618      	mov	r0, r3
 8105910:	f000 fb38 	bl	8105f84 <RCCEx_PLL2_Config>
 8105914:	4603      	mov	r3, r0
 8105916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810591a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810591e:	2b00      	cmp	r3, #0
 8105920:	d003      	beq.n	810592a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105926:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810592a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810592e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105932:	2100      	movs	r1, #0
 8105934:	6139      	str	r1, [r7, #16]
 8105936:	f003 0308 	and.w	r3, r3, #8
 810593a:	617b      	str	r3, [r7, #20]
 810593c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8105940:	460b      	mov	r3, r1
 8105942:	4313      	orrs	r3, r2
 8105944:	d011      	beq.n	810596a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810594a:	3328      	adds	r3, #40	@ 0x28
 810594c:	2100      	movs	r1, #0
 810594e:	4618      	mov	r0, r3
 8105950:	f000 fbca 	bl	81060e8 <RCCEx_PLL3_Config>
 8105954:	4603      	mov	r3, r0
 8105956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 810595a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810595e:	2b00      	cmp	r3, #0
 8105960:	d003      	beq.n	810596a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 810596a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810596e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105972:	2100      	movs	r1, #0
 8105974:	60b9      	str	r1, [r7, #8]
 8105976:	f003 0310 	and.w	r3, r3, #16
 810597a:	60fb      	str	r3, [r7, #12]
 810597c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8105980:	460b      	mov	r3, r1
 8105982:	4313      	orrs	r3, r2
 8105984:	d011      	beq.n	81059aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810598a:	3328      	adds	r3, #40	@ 0x28
 810598c:	2101      	movs	r1, #1
 810598e:	4618      	mov	r0, r3
 8105990:	f000 fbaa 	bl	81060e8 <RCCEx_PLL3_Config>
 8105994:	4603      	mov	r3, r0
 8105996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810599a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810599e:	2b00      	cmp	r3, #0
 81059a0:	d003      	beq.n	81059aa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81059a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81059a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 81059aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81059ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81059b2:	2100      	movs	r1, #0
 81059b4:	6039      	str	r1, [r7, #0]
 81059b6:	f003 0320 	and.w	r3, r3, #32
 81059ba:	607b      	str	r3, [r7, #4]
 81059bc:	e9d7 1200 	ldrd	r1, r2, [r7]
 81059c0:	460b      	mov	r3, r1
 81059c2:	4313      	orrs	r3, r2
 81059c4:	d011      	beq.n	81059ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81059c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81059ca:	3328      	adds	r3, #40	@ 0x28
 81059cc:	2102      	movs	r1, #2
 81059ce:	4618      	mov	r0, r3
 81059d0:	f000 fb8a 	bl	81060e8 <RCCEx_PLL3_Config>
 81059d4:	4603      	mov	r3, r0
 81059d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81059da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81059de:	2b00      	cmp	r3, #0
 81059e0:	d003      	beq.n	81059ea <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81059e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81059e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 81059ea:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 81059ee:	2b00      	cmp	r3, #0
 81059f0:	d101      	bne.n	81059f6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 81059f2:	2300      	movs	r3, #0
 81059f4:	e000      	b.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 81059f6:	2301      	movs	r3, #1
}
 81059f8:	4618      	mov	r0, r3
 81059fa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 81059fe:	46bd      	mov	sp, r7
 8105a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8105a04:	58024400 	.word	0x58024400

08105a08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8105a08:	b580      	push	{r7, lr}
 8105a0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8105a0c:	f7fe fd94 	bl	8104538 <HAL_RCC_GetHCLKFreq>
 8105a10:	4602      	mov	r2, r0
 8105a12:	4b06      	ldr	r3, [pc, #24]	@ (8105a2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8105a14:	6a1b      	ldr	r3, [r3, #32]
 8105a16:	091b      	lsrs	r3, r3, #4
 8105a18:	f003 0307 	and.w	r3, r3, #7
 8105a1c:	4904      	ldr	r1, [pc, #16]	@ (8105a30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8105a1e:	5ccb      	ldrb	r3, [r1, r3]
 8105a20:	f003 031f 	and.w	r3, r3, #31
 8105a24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8105a28:	4618      	mov	r0, r3
 8105a2a:	bd80      	pop	{r7, pc}
 8105a2c:	58024400 	.word	0x58024400
 8105a30:	0810e410 	.word	0x0810e410

08105a34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8105a34:	b480      	push	{r7}
 8105a36:	b089      	sub	sp, #36	@ 0x24
 8105a38:	af00      	add	r7, sp, #0
 8105a3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105a3c:	4ba1      	ldr	r3, [pc, #644]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105a40:	f003 0303 	and.w	r3, r3, #3
 8105a44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8105a46:	4b9f      	ldr	r3, [pc, #636]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105a4a:	0b1b      	lsrs	r3, r3, #12
 8105a4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8105a50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105a52:	4b9c      	ldr	r3, [pc, #624]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a56:	091b      	lsrs	r3, r3, #4
 8105a58:	f003 0301 	and.w	r3, r3, #1
 8105a5c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8105a5e:	4b99      	ldr	r3, [pc, #612]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105a62:	08db      	lsrs	r3, r3, #3
 8105a64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105a68:	693a      	ldr	r2, [r7, #16]
 8105a6a:	fb02 f303 	mul.w	r3, r2, r3
 8105a6e:	ee07 3a90 	vmov	s15, r3
 8105a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8105a7a:	697b      	ldr	r3, [r7, #20]
 8105a7c:	2b00      	cmp	r3, #0
 8105a7e:	f000 8111 	beq.w	8105ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8105a82:	69bb      	ldr	r3, [r7, #24]
 8105a84:	2b02      	cmp	r3, #2
 8105a86:	f000 8083 	beq.w	8105b90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8105a8a:	69bb      	ldr	r3, [r7, #24]
 8105a8c:	2b02      	cmp	r3, #2
 8105a8e:	f200 80a1 	bhi.w	8105bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8105a92:	69bb      	ldr	r3, [r7, #24]
 8105a94:	2b00      	cmp	r3, #0
 8105a96:	d003      	beq.n	8105aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8105a98:	69bb      	ldr	r3, [r7, #24]
 8105a9a:	2b01      	cmp	r3, #1
 8105a9c:	d056      	beq.n	8105b4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8105a9e:	e099      	b.n	8105bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105aa0:	4b88      	ldr	r3, [pc, #544]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105aa2:	681b      	ldr	r3, [r3, #0]
 8105aa4:	f003 0320 	and.w	r3, r3, #32
 8105aa8:	2b00      	cmp	r3, #0
 8105aaa:	d02d      	beq.n	8105b08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105aac:	4b85      	ldr	r3, [pc, #532]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105aae:	681b      	ldr	r3, [r3, #0]
 8105ab0:	08db      	lsrs	r3, r3, #3
 8105ab2:	f003 0303 	and.w	r3, r3, #3
 8105ab6:	4a84      	ldr	r2, [pc, #528]	@ (8105cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8105ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8105abc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105abe:	68bb      	ldr	r3, [r7, #8]
 8105ac0:	ee07 3a90 	vmov	s15, r3
 8105ac4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ac8:	697b      	ldr	r3, [r7, #20]
 8105aca:	ee07 3a90 	vmov	s15, r3
 8105ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105ad6:	4b7b      	ldr	r3, [pc, #492]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105ade:	ee07 3a90 	vmov	s15, r3
 8105ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ae6:	ed97 6a03 	vldr	s12, [r7, #12]
 8105aea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8105ccc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105b02:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8105b06:	e087      	b.n	8105c18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105b08:	697b      	ldr	r3, [r7, #20]
 8105b0a:	ee07 3a90 	vmov	s15, r3
 8105b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b12:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8105b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105b22:	ee07 3a90 	vmov	s15, r3
 8105b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105b2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105b2e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8105ccc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105b46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105b4a:	e065      	b.n	8105c18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105b4c:	697b      	ldr	r3, [r7, #20]
 8105b4e:	ee07 3a90 	vmov	s15, r3
 8105b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b56:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8105cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105b5e:	4b59      	ldr	r3, [pc, #356]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105b66:	ee07 3a90 	vmov	s15, r3
 8105b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105b72:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8105ccc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105b8e:	e043      	b.n	8105c18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105b90:	697b      	ldr	r3, [r7, #20]
 8105b92:	ee07 3a90 	vmov	s15, r3
 8105b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b9a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8105b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105ba2:	4b48      	ldr	r3, [pc, #288]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105baa:	ee07 3a90 	vmov	s15, r3
 8105bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105bb6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8105ccc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105bd2:	e021      	b.n	8105c18 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105bd4:	697b      	ldr	r3, [r7, #20]
 8105bd6:	ee07 3a90 	vmov	s15, r3
 8105bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105bde:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8105cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105be6:	4b37      	ldr	r3, [pc, #220]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105bee:	ee07 3a90 	vmov	s15, r3
 8105bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8105bfa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8105ccc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105c12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105c16:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8105c18:	4b2a      	ldr	r3, [pc, #168]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105c1c:	0a5b      	lsrs	r3, r3, #9
 8105c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105c22:	ee07 3a90 	vmov	s15, r3
 8105c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105c2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105c32:	edd7 6a07 	vldr	s13, [r7, #28]
 8105c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105c3e:	ee17 2a90 	vmov	r2, s15
 8105c42:	687b      	ldr	r3, [r7, #4]
 8105c44:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8105c46:	4b1f      	ldr	r3, [pc, #124]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105c4a:	0c1b      	lsrs	r3, r3, #16
 8105c4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105c50:	ee07 3a90 	vmov	s15, r3
 8105c54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105c5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105c60:	edd7 6a07 	vldr	s13, [r7, #28]
 8105c64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105c68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105c6c:	ee17 2a90 	vmov	r2, s15
 8105c70:	687b      	ldr	r3, [r7, #4]
 8105c72:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8105c74:	4b13      	ldr	r3, [pc, #76]	@ (8105cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105c78:	0e1b      	lsrs	r3, r3, #24
 8105c7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105c7e:	ee07 3a90 	vmov	s15, r3
 8105c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105c8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105c8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105c92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105c96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105c9a:	ee17 2a90 	vmov	r2, s15
 8105c9e:	687b      	ldr	r3, [r7, #4]
 8105ca0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105ca2:	e008      	b.n	8105cb6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105ca4:	687b      	ldr	r3, [r7, #4]
 8105ca6:	2200      	movs	r2, #0
 8105ca8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8105caa:	687b      	ldr	r3, [r7, #4]
 8105cac:	2200      	movs	r2, #0
 8105cae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105cb0:	687b      	ldr	r3, [r7, #4]
 8105cb2:	2200      	movs	r2, #0
 8105cb4:	609a      	str	r2, [r3, #8]
}
 8105cb6:	bf00      	nop
 8105cb8:	3724      	adds	r7, #36	@ 0x24
 8105cba:	46bd      	mov	sp, r7
 8105cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105cc0:	4770      	bx	lr
 8105cc2:	bf00      	nop
 8105cc4:	58024400 	.word	0x58024400
 8105cc8:	03d09000 	.word	0x03d09000
 8105ccc:	46000000 	.word	0x46000000
 8105cd0:	4c742400 	.word	0x4c742400
 8105cd4:	4a742400 	.word	0x4a742400
 8105cd8:	4af42400 	.word	0x4af42400

08105cdc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8105cdc:	b480      	push	{r7}
 8105cde:	b089      	sub	sp, #36	@ 0x24
 8105ce0:	af00      	add	r7, sp, #0
 8105ce2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105ce4:	4ba1      	ldr	r3, [pc, #644]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105ce8:	f003 0303 	and.w	r3, r3, #3
 8105cec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8105cee:	4b9f      	ldr	r3, [pc, #636]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105cf2:	0d1b      	lsrs	r3, r3, #20
 8105cf4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8105cf8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8105cfa:	4b9c      	ldr	r3, [pc, #624]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105cfe:	0a1b      	lsrs	r3, r3, #8
 8105d00:	f003 0301 	and.w	r3, r3, #1
 8105d04:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8105d06:	4b99      	ldr	r3, [pc, #612]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8105d0a:	08db      	lsrs	r3, r3, #3
 8105d0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105d10:	693a      	ldr	r2, [r7, #16]
 8105d12:	fb02 f303 	mul.w	r3, r2, r3
 8105d16:	ee07 3a90 	vmov	s15, r3
 8105d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d1e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8105d22:	697b      	ldr	r3, [r7, #20]
 8105d24:	2b00      	cmp	r3, #0
 8105d26:	f000 8111 	beq.w	8105f4c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8105d2a:	69bb      	ldr	r3, [r7, #24]
 8105d2c:	2b02      	cmp	r3, #2
 8105d2e:	f000 8083 	beq.w	8105e38 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8105d32:	69bb      	ldr	r3, [r7, #24]
 8105d34:	2b02      	cmp	r3, #2
 8105d36:	f200 80a1 	bhi.w	8105e7c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8105d3a:	69bb      	ldr	r3, [r7, #24]
 8105d3c:	2b00      	cmp	r3, #0
 8105d3e:	d003      	beq.n	8105d48 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105d40:	69bb      	ldr	r3, [r7, #24]
 8105d42:	2b01      	cmp	r3, #1
 8105d44:	d056      	beq.n	8105df4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105d46:	e099      	b.n	8105e7c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105d48:	4b88      	ldr	r3, [pc, #544]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d4a:	681b      	ldr	r3, [r3, #0]
 8105d4c:	f003 0320 	and.w	r3, r3, #32
 8105d50:	2b00      	cmp	r3, #0
 8105d52:	d02d      	beq.n	8105db0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105d54:	4b85      	ldr	r3, [pc, #532]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d56:	681b      	ldr	r3, [r3, #0]
 8105d58:	08db      	lsrs	r3, r3, #3
 8105d5a:	f003 0303 	and.w	r3, r3, #3
 8105d5e:	4a84      	ldr	r2, [pc, #528]	@ (8105f70 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105d60:	fa22 f303 	lsr.w	r3, r2, r3
 8105d64:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105d66:	68bb      	ldr	r3, [r7, #8]
 8105d68:	ee07 3a90 	vmov	s15, r3
 8105d6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d70:	697b      	ldr	r3, [r7, #20]
 8105d72:	ee07 3a90 	vmov	s15, r3
 8105d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105d7e:	4b7b      	ldr	r3, [pc, #492]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105d86:	ee07 3a90 	vmov	s15, r3
 8105d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d92:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8105f74 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105daa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8105dae:	e087      	b.n	8105ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105db0:	697b      	ldr	r3, [r7, #20]
 8105db2:	ee07 3a90 	vmov	s15, r3
 8105db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105dba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105f78 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8105dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105dc2:	4b6a      	ldr	r3, [pc, #424]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105dca:	ee07 3a90 	vmov	s15, r3
 8105dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105dd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8105dd6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8105f74 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105dee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105df2:	e065      	b.n	8105ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105df4:	697b      	ldr	r3, [r7, #20]
 8105df6:	ee07 3a90 	vmov	s15, r3
 8105dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105dfe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8105f7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e06:	4b59      	ldr	r3, [pc, #356]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e0e:	ee07 3a90 	vmov	s15, r3
 8105e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e1a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8105f74 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105e36:	e043      	b.n	8105ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105e38:	697b      	ldr	r3, [r7, #20]
 8105e3a:	ee07 3a90 	vmov	s15, r3
 8105e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e42:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105f80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8105e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e4a:	4b48      	ldr	r3, [pc, #288]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e52:	ee07 3a90 	vmov	s15, r3
 8105e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e5e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8105f74 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105e7a:	e021      	b.n	8105ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105e7c:	697b      	ldr	r3, [r7, #20]
 8105e7e:	ee07 3a90 	vmov	s15, r3
 8105e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e86:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8105f7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e8e:	4b37      	ldr	r3, [pc, #220]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e96:	ee07 3a90 	vmov	s15, r3
 8105e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105ea2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8105f74 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105eba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105ebe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8105ec0:	4b2a      	ldr	r3, [pc, #168]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105ec4:	0a5b      	lsrs	r3, r3, #9
 8105ec6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105eca:	ee07 3a90 	vmov	s15, r3
 8105ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ed2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105ed6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105eda:	edd7 6a07 	vldr	s13, [r7, #28]
 8105ede:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105ee6:	ee17 2a90 	vmov	r2, s15
 8105eea:	687b      	ldr	r3, [r7, #4]
 8105eec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8105eee:	4b1f      	ldr	r3, [pc, #124]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105ef2:	0c1b      	lsrs	r3, r3, #16
 8105ef4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105ef8:	ee07 3a90 	vmov	s15, r3
 8105efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105f00:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105f04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105f08:	edd7 6a07 	vldr	s13, [r7, #28]
 8105f0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105f10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105f14:	ee17 2a90 	vmov	r2, s15
 8105f18:	687b      	ldr	r3, [r7, #4]
 8105f1a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8105f1c:	4b13      	ldr	r3, [pc, #76]	@ (8105f6c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105f20:	0e1b      	lsrs	r3, r3, #24
 8105f22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105f26:	ee07 3a90 	vmov	s15, r3
 8105f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105f2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105f32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105f36:	edd7 6a07 	vldr	s13, [r7, #28]
 8105f3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105f3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105f42:	ee17 2a90 	vmov	r2, s15
 8105f46:	687b      	ldr	r3, [r7, #4]
 8105f48:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8105f4a:	e008      	b.n	8105f5e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8105f4c:	687b      	ldr	r3, [r7, #4]
 8105f4e:	2200      	movs	r2, #0
 8105f50:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105f52:	687b      	ldr	r3, [r7, #4]
 8105f54:	2200      	movs	r2, #0
 8105f56:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105f58:	687b      	ldr	r3, [r7, #4]
 8105f5a:	2200      	movs	r2, #0
 8105f5c:	609a      	str	r2, [r3, #8]
}
 8105f5e:	bf00      	nop
 8105f60:	3724      	adds	r7, #36	@ 0x24
 8105f62:	46bd      	mov	sp, r7
 8105f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f68:	4770      	bx	lr
 8105f6a:	bf00      	nop
 8105f6c:	58024400 	.word	0x58024400
 8105f70:	03d09000 	.word	0x03d09000
 8105f74:	46000000 	.word	0x46000000
 8105f78:	4c742400 	.word	0x4c742400
 8105f7c:	4a742400 	.word	0x4a742400
 8105f80:	4af42400 	.word	0x4af42400

08105f84 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8105f84:	b580      	push	{r7, lr}
 8105f86:	b084      	sub	sp, #16
 8105f88:	af00      	add	r7, sp, #0
 8105f8a:	6078      	str	r0, [r7, #4]
 8105f8c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105f8e:	2300      	movs	r3, #0
 8105f90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105f92:	4b54      	ldr	r3, [pc, #336]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8105f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105f96:	f003 0303 	and.w	r3, r3, #3
 8105f9a:	2b03      	cmp	r3, #3
 8105f9c:	d101      	bne.n	8105fa2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105f9e:	2301      	movs	r3, #1
 8105fa0:	e09b      	b.n	81060da <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105fa2:	4b50      	ldr	r3, [pc, #320]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8105fa4:	681b      	ldr	r3, [r3, #0]
 8105fa6:	4a4f      	ldr	r2, [pc, #316]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8105fa8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8105fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105fae:	f7fc ffa9 	bl	8102f04 <HAL_GetTick>
 8105fb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105fb4:	e008      	b.n	8105fc8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8105fb6:	f7fc ffa5 	bl	8102f04 <HAL_GetTick>
 8105fba:	4602      	mov	r2, r0
 8105fbc:	68bb      	ldr	r3, [r7, #8]
 8105fbe:	1ad3      	subs	r3, r2, r3
 8105fc0:	2b02      	cmp	r3, #2
 8105fc2:	d901      	bls.n	8105fc8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105fc4:	2303      	movs	r3, #3
 8105fc6:	e088      	b.n	81060da <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105fc8:	4b46      	ldr	r3, [pc, #280]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8105fca:	681b      	ldr	r3, [r3, #0]
 8105fcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105fd0:	2b00      	cmp	r3, #0
 8105fd2:	d1f0      	bne.n	8105fb6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105fd4:	4b43      	ldr	r3, [pc, #268]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8105fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105fd8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8105fdc:	687b      	ldr	r3, [r7, #4]
 8105fde:	681b      	ldr	r3, [r3, #0]
 8105fe0:	031b      	lsls	r3, r3, #12
 8105fe2:	4940      	ldr	r1, [pc, #256]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8105fe4:	4313      	orrs	r3, r2
 8105fe6:	628b      	str	r3, [r1, #40]	@ 0x28
 8105fe8:	687b      	ldr	r3, [r7, #4]
 8105fea:	685b      	ldr	r3, [r3, #4]
 8105fec:	3b01      	subs	r3, #1
 8105fee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105ff2:	687b      	ldr	r3, [r7, #4]
 8105ff4:	689b      	ldr	r3, [r3, #8]
 8105ff6:	3b01      	subs	r3, #1
 8105ff8:	025b      	lsls	r3, r3, #9
 8105ffa:	b29b      	uxth	r3, r3
 8105ffc:	431a      	orrs	r2, r3
 8105ffe:	687b      	ldr	r3, [r7, #4]
 8106000:	68db      	ldr	r3, [r3, #12]
 8106002:	3b01      	subs	r3, #1
 8106004:	041b      	lsls	r3, r3, #16
 8106006:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810600a:	431a      	orrs	r2, r3
 810600c:	687b      	ldr	r3, [r7, #4]
 810600e:	691b      	ldr	r3, [r3, #16]
 8106010:	3b01      	subs	r3, #1
 8106012:	061b      	lsls	r3, r3, #24
 8106014:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8106018:	4932      	ldr	r1, [pc, #200]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810601a:	4313      	orrs	r3, r2
 810601c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810601e:	4b31      	ldr	r3, [pc, #196]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106022:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8106026:	687b      	ldr	r3, [r7, #4]
 8106028:	695b      	ldr	r3, [r3, #20]
 810602a:	492e      	ldr	r1, [pc, #184]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810602c:	4313      	orrs	r3, r2
 810602e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8106030:	4b2c      	ldr	r3, [pc, #176]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106034:	f023 0220 	bic.w	r2, r3, #32
 8106038:	687b      	ldr	r3, [r7, #4]
 810603a:	699b      	ldr	r3, [r3, #24]
 810603c:	4929      	ldr	r1, [pc, #164]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810603e:	4313      	orrs	r3, r2
 8106040:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8106042:	4b28      	ldr	r3, [pc, #160]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106046:	4a27      	ldr	r2, [pc, #156]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106048:	f023 0310 	bic.w	r3, r3, #16
 810604c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 810604e:	4b25      	ldr	r3, [pc, #148]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106050:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106052:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8106056:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810605a:	687a      	ldr	r2, [r7, #4]
 810605c:	69d2      	ldr	r2, [r2, #28]
 810605e:	00d2      	lsls	r2, r2, #3
 8106060:	4920      	ldr	r1, [pc, #128]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106062:	4313      	orrs	r3, r2
 8106064:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8106066:	4b1f      	ldr	r3, [pc, #124]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810606a:	4a1e      	ldr	r2, [pc, #120]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810606c:	f043 0310 	orr.w	r3, r3, #16
 8106070:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8106072:	683b      	ldr	r3, [r7, #0]
 8106074:	2b00      	cmp	r3, #0
 8106076:	d106      	bne.n	8106086 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8106078:	4b1a      	ldr	r3, [pc, #104]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810607a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810607c:	4a19      	ldr	r2, [pc, #100]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810607e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8106082:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8106084:	e00f      	b.n	81060a6 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8106086:	683b      	ldr	r3, [r7, #0]
 8106088:	2b01      	cmp	r3, #1
 810608a:	d106      	bne.n	810609a <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 810608c:	4b15      	ldr	r3, [pc, #84]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810608e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106090:	4a14      	ldr	r2, [pc, #80]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 8106092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8106096:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8106098:	e005      	b.n	81060a6 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810609a:	4b12      	ldr	r3, [pc, #72]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 810609c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810609e:	4a11      	ldr	r2, [pc, #68]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 81060a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 81060a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 81060a6:	4b0f      	ldr	r3, [pc, #60]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 81060a8:	681b      	ldr	r3, [r3, #0]
 81060aa:	4a0e      	ldr	r2, [pc, #56]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 81060ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81060b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81060b2:	f7fc ff27 	bl	8102f04 <HAL_GetTick>
 81060b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81060b8:	e008      	b.n	81060cc <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81060ba:	f7fc ff23 	bl	8102f04 <HAL_GetTick>
 81060be:	4602      	mov	r2, r0
 81060c0:	68bb      	ldr	r3, [r7, #8]
 81060c2:	1ad3      	subs	r3, r2, r3
 81060c4:	2b02      	cmp	r3, #2
 81060c6:	d901      	bls.n	81060cc <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81060c8:	2303      	movs	r3, #3
 81060ca:	e006      	b.n	81060da <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81060cc:	4b05      	ldr	r3, [pc, #20]	@ (81060e4 <RCCEx_PLL2_Config+0x160>)
 81060ce:	681b      	ldr	r3, [r3, #0]
 81060d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81060d4:	2b00      	cmp	r3, #0
 81060d6:	d0f0      	beq.n	81060ba <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81060d8:	7bfb      	ldrb	r3, [r7, #15]
}
 81060da:	4618      	mov	r0, r3
 81060dc:	3710      	adds	r7, #16
 81060de:	46bd      	mov	sp, r7
 81060e0:	bd80      	pop	{r7, pc}
 81060e2:	bf00      	nop
 81060e4:	58024400 	.word	0x58024400

081060e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81060e8:	b580      	push	{r7, lr}
 81060ea:	b084      	sub	sp, #16
 81060ec:	af00      	add	r7, sp, #0
 81060ee:	6078      	str	r0, [r7, #4]
 81060f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81060f2:	2300      	movs	r3, #0
 81060f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81060f6:	4b54      	ldr	r3, [pc, #336]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81060f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81060fa:	f003 0303 	and.w	r3, r3, #3
 81060fe:	2b03      	cmp	r3, #3
 8106100:	d101      	bne.n	8106106 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8106102:	2301      	movs	r3, #1
 8106104:	e09b      	b.n	810623e <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8106106:	4b50      	ldr	r3, [pc, #320]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106108:	681b      	ldr	r3, [r3, #0]
 810610a:	4a4f      	ldr	r2, [pc, #316]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 810610c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8106110:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106112:	f7fc fef7 	bl	8102f04 <HAL_GetTick>
 8106116:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106118:	e008      	b.n	810612c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810611a:	f7fc fef3 	bl	8102f04 <HAL_GetTick>
 810611e:	4602      	mov	r2, r0
 8106120:	68bb      	ldr	r3, [r7, #8]
 8106122:	1ad3      	subs	r3, r2, r3
 8106124:	2b02      	cmp	r3, #2
 8106126:	d901      	bls.n	810612c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106128:	2303      	movs	r3, #3
 810612a:	e088      	b.n	810623e <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810612c:	4b46      	ldr	r3, [pc, #280]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 810612e:	681b      	ldr	r3, [r3, #0]
 8106130:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106134:	2b00      	cmp	r3, #0
 8106136:	d1f0      	bne.n	810611a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8106138:	4b43      	ldr	r3, [pc, #268]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 810613a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810613c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8106140:	687b      	ldr	r3, [r7, #4]
 8106142:	681b      	ldr	r3, [r3, #0]
 8106144:	051b      	lsls	r3, r3, #20
 8106146:	4940      	ldr	r1, [pc, #256]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106148:	4313      	orrs	r3, r2
 810614a:	628b      	str	r3, [r1, #40]	@ 0x28
 810614c:	687b      	ldr	r3, [r7, #4]
 810614e:	685b      	ldr	r3, [r3, #4]
 8106150:	3b01      	subs	r3, #1
 8106152:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106156:	687b      	ldr	r3, [r7, #4]
 8106158:	689b      	ldr	r3, [r3, #8]
 810615a:	3b01      	subs	r3, #1
 810615c:	025b      	lsls	r3, r3, #9
 810615e:	b29b      	uxth	r3, r3
 8106160:	431a      	orrs	r2, r3
 8106162:	687b      	ldr	r3, [r7, #4]
 8106164:	68db      	ldr	r3, [r3, #12]
 8106166:	3b01      	subs	r3, #1
 8106168:	041b      	lsls	r3, r3, #16
 810616a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810616e:	431a      	orrs	r2, r3
 8106170:	687b      	ldr	r3, [r7, #4]
 8106172:	691b      	ldr	r3, [r3, #16]
 8106174:	3b01      	subs	r3, #1
 8106176:	061b      	lsls	r3, r3, #24
 8106178:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810617c:	4932      	ldr	r1, [pc, #200]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 810617e:	4313      	orrs	r3, r2
 8106180:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8106182:	4b31      	ldr	r3, [pc, #196]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106186:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 810618a:	687b      	ldr	r3, [r7, #4]
 810618c:	695b      	ldr	r3, [r3, #20]
 810618e:	492e      	ldr	r1, [pc, #184]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106190:	4313      	orrs	r3, r2
 8106192:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8106194:	4b2c      	ldr	r3, [pc, #176]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106198:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 810619c:	687b      	ldr	r3, [r7, #4]
 810619e:	699b      	ldr	r3, [r3, #24]
 81061a0:	4929      	ldr	r1, [pc, #164]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061a2:	4313      	orrs	r3, r2
 81061a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81061a6:	4b28      	ldr	r3, [pc, #160]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81061aa:	4a27      	ldr	r2, [pc, #156]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81061b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81061b2:	4b25      	ldr	r3, [pc, #148]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81061b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81061ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81061be:	687a      	ldr	r2, [r7, #4]
 81061c0:	69d2      	ldr	r2, [r2, #28]
 81061c2:	00d2      	lsls	r2, r2, #3
 81061c4:	4920      	ldr	r1, [pc, #128]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061c6:	4313      	orrs	r3, r2
 81061c8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81061ca:	4b1f      	ldr	r3, [pc, #124]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81061ce:	4a1e      	ldr	r2, [pc, #120]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81061d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81061d6:	683b      	ldr	r3, [r7, #0]
 81061d8:	2b00      	cmp	r3, #0
 81061da:	d106      	bne.n	81061ea <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81061dc:	4b1a      	ldr	r3, [pc, #104]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81061e0:	4a19      	ldr	r2, [pc, #100]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061e2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 81061e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81061e8:	e00f      	b.n	810620a <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81061ea:	683b      	ldr	r3, [r7, #0]
 81061ec:	2b01      	cmp	r3, #1
 81061ee:	d106      	bne.n	81061fe <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81061f0:	4b15      	ldr	r3, [pc, #84]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81061f4:	4a14      	ldr	r2, [pc, #80]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 81061f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81061fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81061fc:	e005      	b.n	810620a <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81061fe:	4b12      	ldr	r3, [pc, #72]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106202:	4a11      	ldr	r2, [pc, #68]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106204:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8106208:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810620a:	4b0f      	ldr	r3, [pc, #60]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 810620c:	681b      	ldr	r3, [r3, #0]
 810620e:	4a0e      	ldr	r2, [pc, #56]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106210:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8106214:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106216:	f7fc fe75 	bl	8102f04 <HAL_GetTick>
 810621a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810621c:	e008      	b.n	8106230 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810621e:	f7fc fe71 	bl	8102f04 <HAL_GetTick>
 8106222:	4602      	mov	r2, r0
 8106224:	68bb      	ldr	r3, [r7, #8]
 8106226:	1ad3      	subs	r3, r2, r3
 8106228:	2b02      	cmp	r3, #2
 810622a:	d901      	bls.n	8106230 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 810622c:	2303      	movs	r3, #3
 810622e:	e006      	b.n	810623e <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8106230:	4b05      	ldr	r3, [pc, #20]	@ (8106248 <RCCEx_PLL3_Config+0x160>)
 8106232:	681b      	ldr	r3, [r3, #0]
 8106234:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106238:	2b00      	cmp	r3, #0
 810623a:	d0f0      	beq.n	810621e <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 810623c:	7bfb      	ldrb	r3, [r7, #15]
}
 810623e:	4618      	mov	r0, r3
 8106240:	3710      	adds	r7, #16
 8106242:	46bd      	mov	sp, r7
 8106244:	bd80      	pop	{r7, pc}
 8106246:	bf00      	nop
 8106248:	58024400 	.word	0x58024400

0810624c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 810624c:	b580      	push	{r7, lr}
 810624e:	b082      	sub	sp, #8
 8106250:	af00      	add	r7, sp, #0
 8106252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8106254:	687b      	ldr	r3, [r7, #4]
 8106256:	2b00      	cmp	r3, #0
 8106258:	d101      	bne.n	810625e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810625a:	2301      	movs	r3, #1
 810625c:	e049      	b.n	81062f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810625e:	687b      	ldr	r3, [r7, #4]
 8106260:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8106264:	b2db      	uxtb	r3, r3
 8106266:	2b00      	cmp	r3, #0
 8106268:	d106      	bne.n	8106278 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810626a:	687b      	ldr	r3, [r7, #4]
 810626c:	2200      	movs	r2, #0
 810626e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8106272:	6878      	ldr	r0, [r7, #4]
 8106274:	f7fc fafa 	bl	810286c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106278:	687b      	ldr	r3, [r7, #4]
 810627a:	2202      	movs	r2, #2
 810627c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106280:	687b      	ldr	r3, [r7, #4]
 8106282:	681a      	ldr	r2, [r3, #0]
 8106284:	687b      	ldr	r3, [r7, #4]
 8106286:	3304      	adds	r3, #4
 8106288:	4619      	mov	r1, r3
 810628a:	4610      	mov	r0, r2
 810628c:	f001 f928 	bl	81074e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106290:	687b      	ldr	r3, [r7, #4]
 8106292:	2201      	movs	r2, #1
 8106294:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106298:	687b      	ldr	r3, [r7, #4]
 810629a:	2201      	movs	r2, #1
 810629c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 81062a0:	687b      	ldr	r3, [r7, #4]
 81062a2:	2201      	movs	r2, #1
 81062a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 81062a8:	687b      	ldr	r3, [r7, #4]
 81062aa:	2201      	movs	r2, #1
 81062ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 81062b0:	687b      	ldr	r3, [r7, #4]
 81062b2:	2201      	movs	r2, #1
 81062b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 81062b8:	687b      	ldr	r3, [r7, #4]
 81062ba:	2201      	movs	r2, #1
 81062bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 81062c0:	687b      	ldr	r3, [r7, #4]
 81062c2:	2201      	movs	r2, #1
 81062c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81062c8:	687b      	ldr	r3, [r7, #4]
 81062ca:	2201      	movs	r2, #1
 81062cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 81062d0:	687b      	ldr	r3, [r7, #4]
 81062d2:	2201      	movs	r2, #1
 81062d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 81062d8:	687b      	ldr	r3, [r7, #4]
 81062da:	2201      	movs	r2, #1
 81062dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 81062e0:	687b      	ldr	r3, [r7, #4]
 81062e2:	2201      	movs	r2, #1
 81062e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81062e8:	687b      	ldr	r3, [r7, #4]
 81062ea:	2201      	movs	r2, #1
 81062ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 81062f0:	2300      	movs	r3, #0
}
 81062f2:	4618      	mov	r0, r3
 81062f4:	3708      	adds	r7, #8
 81062f6:	46bd      	mov	sp, r7
 81062f8:	bd80      	pop	{r7, pc}
	...

081062fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 81062fc:	b480      	push	{r7}
 81062fe:	b085      	sub	sp, #20
 8106300:	af00      	add	r7, sp, #0
 8106302:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8106304:	687b      	ldr	r3, [r7, #4]
 8106306:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 810630a:	b2db      	uxtb	r3, r3
 810630c:	2b01      	cmp	r3, #1
 810630e:	d001      	beq.n	8106314 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8106310:	2301      	movs	r3, #1
 8106312:	e054      	b.n	81063be <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106314:	687b      	ldr	r3, [r7, #4]
 8106316:	2202      	movs	r2, #2
 8106318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 810631c:	687b      	ldr	r3, [r7, #4]
 810631e:	681b      	ldr	r3, [r3, #0]
 8106320:	68da      	ldr	r2, [r3, #12]
 8106322:	687b      	ldr	r3, [r7, #4]
 8106324:	681b      	ldr	r3, [r3, #0]
 8106326:	f042 0201 	orr.w	r2, r2, #1
 810632a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810632c:	687b      	ldr	r3, [r7, #4]
 810632e:	681b      	ldr	r3, [r3, #0]
 8106330:	4a26      	ldr	r2, [pc, #152]	@ (81063cc <HAL_TIM_Base_Start_IT+0xd0>)
 8106332:	4293      	cmp	r3, r2
 8106334:	d022      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 8106336:	687b      	ldr	r3, [r7, #4]
 8106338:	681b      	ldr	r3, [r3, #0]
 810633a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810633e:	d01d      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 8106340:	687b      	ldr	r3, [r7, #4]
 8106342:	681b      	ldr	r3, [r3, #0]
 8106344:	4a22      	ldr	r2, [pc, #136]	@ (81063d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8106346:	4293      	cmp	r3, r2
 8106348:	d018      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 810634a:	687b      	ldr	r3, [r7, #4]
 810634c:	681b      	ldr	r3, [r3, #0]
 810634e:	4a21      	ldr	r2, [pc, #132]	@ (81063d4 <HAL_TIM_Base_Start_IT+0xd8>)
 8106350:	4293      	cmp	r3, r2
 8106352:	d013      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 8106354:	687b      	ldr	r3, [r7, #4]
 8106356:	681b      	ldr	r3, [r3, #0]
 8106358:	4a1f      	ldr	r2, [pc, #124]	@ (81063d8 <HAL_TIM_Base_Start_IT+0xdc>)
 810635a:	4293      	cmp	r3, r2
 810635c:	d00e      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 810635e:	687b      	ldr	r3, [r7, #4]
 8106360:	681b      	ldr	r3, [r3, #0]
 8106362:	4a1e      	ldr	r2, [pc, #120]	@ (81063dc <HAL_TIM_Base_Start_IT+0xe0>)
 8106364:	4293      	cmp	r3, r2
 8106366:	d009      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 8106368:	687b      	ldr	r3, [r7, #4]
 810636a:	681b      	ldr	r3, [r3, #0]
 810636c:	4a1c      	ldr	r2, [pc, #112]	@ (81063e0 <HAL_TIM_Base_Start_IT+0xe4>)
 810636e:	4293      	cmp	r3, r2
 8106370:	d004      	beq.n	810637c <HAL_TIM_Base_Start_IT+0x80>
 8106372:	687b      	ldr	r3, [r7, #4]
 8106374:	681b      	ldr	r3, [r3, #0]
 8106376:	4a1b      	ldr	r2, [pc, #108]	@ (81063e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8106378:	4293      	cmp	r3, r2
 810637a:	d115      	bne.n	81063a8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 810637c:	687b      	ldr	r3, [r7, #4]
 810637e:	681b      	ldr	r3, [r3, #0]
 8106380:	689a      	ldr	r2, [r3, #8]
 8106382:	4b19      	ldr	r3, [pc, #100]	@ (81063e8 <HAL_TIM_Base_Start_IT+0xec>)
 8106384:	4013      	ands	r3, r2
 8106386:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106388:	68fb      	ldr	r3, [r7, #12]
 810638a:	2b06      	cmp	r3, #6
 810638c:	d015      	beq.n	81063ba <HAL_TIM_Base_Start_IT+0xbe>
 810638e:	68fb      	ldr	r3, [r7, #12]
 8106390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106394:	d011      	beq.n	81063ba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8106396:	687b      	ldr	r3, [r7, #4]
 8106398:	681b      	ldr	r3, [r3, #0]
 810639a:	681a      	ldr	r2, [r3, #0]
 810639c:	687b      	ldr	r3, [r7, #4]
 810639e:	681b      	ldr	r3, [r3, #0]
 81063a0:	f042 0201 	orr.w	r2, r2, #1
 81063a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81063a6:	e008      	b.n	81063ba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 81063a8:	687b      	ldr	r3, [r7, #4]
 81063aa:	681b      	ldr	r3, [r3, #0]
 81063ac:	681a      	ldr	r2, [r3, #0]
 81063ae:	687b      	ldr	r3, [r7, #4]
 81063b0:	681b      	ldr	r3, [r3, #0]
 81063b2:	f042 0201 	orr.w	r2, r2, #1
 81063b6:	601a      	str	r2, [r3, #0]
 81063b8:	e000      	b.n	81063bc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81063ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 81063bc:	2300      	movs	r3, #0
}
 81063be:	4618      	mov	r0, r3
 81063c0:	3714      	adds	r7, #20
 81063c2:	46bd      	mov	sp, r7
 81063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81063c8:	4770      	bx	lr
 81063ca:	bf00      	nop
 81063cc:	40010000 	.word	0x40010000
 81063d0:	40000400 	.word	0x40000400
 81063d4:	40000800 	.word	0x40000800
 81063d8:	40000c00 	.word	0x40000c00
 81063dc:	40010400 	.word	0x40010400
 81063e0:	40001800 	.word	0x40001800
 81063e4:	40014000 	.word	0x40014000
 81063e8:	00010007 	.word	0x00010007

081063ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 81063ec:	b580      	push	{r7, lr}
 81063ee:	b082      	sub	sp, #8
 81063f0:	af00      	add	r7, sp, #0
 81063f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81063f4:	687b      	ldr	r3, [r7, #4]
 81063f6:	2b00      	cmp	r3, #0
 81063f8:	d101      	bne.n	81063fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 81063fa:	2301      	movs	r3, #1
 81063fc:	e049      	b.n	8106492 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81063fe:	687b      	ldr	r3, [r7, #4]
 8106400:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8106404:	b2db      	uxtb	r3, r3
 8106406:	2b00      	cmp	r3, #0
 8106408:	d106      	bne.n	8106418 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810640a:	687b      	ldr	r3, [r7, #4]
 810640c:	2200      	movs	r2, #0
 810640e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8106412:	6878      	ldr	r0, [r7, #4]
 8106414:	f000 f841 	bl	810649a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106418:	687b      	ldr	r3, [r7, #4]
 810641a:	2202      	movs	r2, #2
 810641c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106420:	687b      	ldr	r3, [r7, #4]
 8106422:	681a      	ldr	r2, [r3, #0]
 8106424:	687b      	ldr	r3, [r7, #4]
 8106426:	3304      	adds	r3, #4
 8106428:	4619      	mov	r1, r3
 810642a:	4610      	mov	r0, r2
 810642c:	f001 f858 	bl	81074e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106430:	687b      	ldr	r3, [r7, #4]
 8106432:	2201      	movs	r2, #1
 8106434:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106438:	687b      	ldr	r3, [r7, #4]
 810643a:	2201      	movs	r2, #1
 810643c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8106440:	687b      	ldr	r3, [r7, #4]
 8106442:	2201      	movs	r2, #1
 8106444:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8106448:	687b      	ldr	r3, [r7, #4]
 810644a:	2201      	movs	r2, #1
 810644c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8106450:	687b      	ldr	r3, [r7, #4]
 8106452:	2201      	movs	r2, #1
 8106454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8106458:	687b      	ldr	r3, [r7, #4]
 810645a:	2201      	movs	r2, #1
 810645c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8106460:	687b      	ldr	r3, [r7, #4]
 8106462:	2201      	movs	r2, #1
 8106464:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106468:	687b      	ldr	r3, [r7, #4]
 810646a:	2201      	movs	r2, #1
 810646c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8106470:	687b      	ldr	r3, [r7, #4]
 8106472:	2201      	movs	r2, #1
 8106474:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106478:	687b      	ldr	r3, [r7, #4]
 810647a:	2201      	movs	r2, #1
 810647c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8106480:	687b      	ldr	r3, [r7, #4]
 8106482:	2201      	movs	r2, #1
 8106484:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106488:	687b      	ldr	r3, [r7, #4]
 810648a:	2201      	movs	r2, #1
 810648c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8106490:	2300      	movs	r3, #0
}
 8106492:	4618      	mov	r0, r3
 8106494:	3708      	adds	r7, #8
 8106496:	46bd      	mov	sp, r7
 8106498:	bd80      	pop	{r7, pc}

0810649a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 810649a:	b480      	push	{r7}
 810649c:	b083      	sub	sp, #12
 810649e:	af00      	add	r7, sp, #0
 81064a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 81064a2:	bf00      	nop
 81064a4:	370c      	adds	r7, #12
 81064a6:	46bd      	mov	sp, r7
 81064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81064ac:	4770      	bx	lr
	...

081064b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 81064b0:	b580      	push	{r7, lr}
 81064b2:	b084      	sub	sp, #16
 81064b4:	af00      	add	r7, sp, #0
 81064b6:	6078      	str	r0, [r7, #4]
 81064b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 81064ba:	683b      	ldr	r3, [r7, #0]
 81064bc:	2b00      	cmp	r3, #0
 81064be:	d109      	bne.n	81064d4 <HAL_TIM_PWM_Start+0x24>
 81064c0:	687b      	ldr	r3, [r7, #4]
 81064c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 81064c6:	b2db      	uxtb	r3, r3
 81064c8:	2b01      	cmp	r3, #1
 81064ca:	bf14      	ite	ne
 81064cc:	2301      	movne	r3, #1
 81064ce:	2300      	moveq	r3, #0
 81064d0:	b2db      	uxtb	r3, r3
 81064d2:	e03c      	b.n	810654e <HAL_TIM_PWM_Start+0x9e>
 81064d4:	683b      	ldr	r3, [r7, #0]
 81064d6:	2b04      	cmp	r3, #4
 81064d8:	d109      	bne.n	81064ee <HAL_TIM_PWM_Start+0x3e>
 81064da:	687b      	ldr	r3, [r7, #4]
 81064dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 81064e0:	b2db      	uxtb	r3, r3
 81064e2:	2b01      	cmp	r3, #1
 81064e4:	bf14      	ite	ne
 81064e6:	2301      	movne	r3, #1
 81064e8:	2300      	moveq	r3, #0
 81064ea:	b2db      	uxtb	r3, r3
 81064ec:	e02f      	b.n	810654e <HAL_TIM_PWM_Start+0x9e>
 81064ee:	683b      	ldr	r3, [r7, #0]
 81064f0:	2b08      	cmp	r3, #8
 81064f2:	d109      	bne.n	8106508 <HAL_TIM_PWM_Start+0x58>
 81064f4:	687b      	ldr	r3, [r7, #4]
 81064f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81064fa:	b2db      	uxtb	r3, r3
 81064fc:	2b01      	cmp	r3, #1
 81064fe:	bf14      	ite	ne
 8106500:	2301      	movne	r3, #1
 8106502:	2300      	moveq	r3, #0
 8106504:	b2db      	uxtb	r3, r3
 8106506:	e022      	b.n	810654e <HAL_TIM_PWM_Start+0x9e>
 8106508:	683b      	ldr	r3, [r7, #0]
 810650a:	2b0c      	cmp	r3, #12
 810650c:	d109      	bne.n	8106522 <HAL_TIM_PWM_Start+0x72>
 810650e:	687b      	ldr	r3, [r7, #4]
 8106510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106514:	b2db      	uxtb	r3, r3
 8106516:	2b01      	cmp	r3, #1
 8106518:	bf14      	ite	ne
 810651a:	2301      	movne	r3, #1
 810651c:	2300      	moveq	r3, #0
 810651e:	b2db      	uxtb	r3, r3
 8106520:	e015      	b.n	810654e <HAL_TIM_PWM_Start+0x9e>
 8106522:	683b      	ldr	r3, [r7, #0]
 8106524:	2b10      	cmp	r3, #16
 8106526:	d109      	bne.n	810653c <HAL_TIM_PWM_Start+0x8c>
 8106528:	687b      	ldr	r3, [r7, #4]
 810652a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 810652e:	b2db      	uxtb	r3, r3
 8106530:	2b01      	cmp	r3, #1
 8106532:	bf14      	ite	ne
 8106534:	2301      	movne	r3, #1
 8106536:	2300      	moveq	r3, #0
 8106538:	b2db      	uxtb	r3, r3
 810653a:	e008      	b.n	810654e <HAL_TIM_PWM_Start+0x9e>
 810653c:	687b      	ldr	r3, [r7, #4]
 810653e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8106542:	b2db      	uxtb	r3, r3
 8106544:	2b01      	cmp	r3, #1
 8106546:	bf14      	ite	ne
 8106548:	2301      	movne	r3, #1
 810654a:	2300      	moveq	r3, #0
 810654c:	b2db      	uxtb	r3, r3
 810654e:	2b00      	cmp	r3, #0
 8106550:	d001      	beq.n	8106556 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8106552:	2301      	movs	r3, #1
 8106554:	e0a1      	b.n	810669a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8106556:	683b      	ldr	r3, [r7, #0]
 8106558:	2b00      	cmp	r3, #0
 810655a:	d104      	bne.n	8106566 <HAL_TIM_PWM_Start+0xb6>
 810655c:	687b      	ldr	r3, [r7, #4]
 810655e:	2202      	movs	r2, #2
 8106560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8106564:	e023      	b.n	81065ae <HAL_TIM_PWM_Start+0xfe>
 8106566:	683b      	ldr	r3, [r7, #0]
 8106568:	2b04      	cmp	r3, #4
 810656a:	d104      	bne.n	8106576 <HAL_TIM_PWM_Start+0xc6>
 810656c:	687b      	ldr	r3, [r7, #4]
 810656e:	2202      	movs	r2, #2
 8106570:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8106574:	e01b      	b.n	81065ae <HAL_TIM_PWM_Start+0xfe>
 8106576:	683b      	ldr	r3, [r7, #0]
 8106578:	2b08      	cmp	r3, #8
 810657a:	d104      	bne.n	8106586 <HAL_TIM_PWM_Start+0xd6>
 810657c:	687b      	ldr	r3, [r7, #4]
 810657e:	2202      	movs	r2, #2
 8106580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8106584:	e013      	b.n	81065ae <HAL_TIM_PWM_Start+0xfe>
 8106586:	683b      	ldr	r3, [r7, #0]
 8106588:	2b0c      	cmp	r3, #12
 810658a:	d104      	bne.n	8106596 <HAL_TIM_PWM_Start+0xe6>
 810658c:	687b      	ldr	r3, [r7, #4]
 810658e:	2202      	movs	r2, #2
 8106590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8106594:	e00b      	b.n	81065ae <HAL_TIM_PWM_Start+0xfe>
 8106596:	683b      	ldr	r3, [r7, #0]
 8106598:	2b10      	cmp	r3, #16
 810659a:	d104      	bne.n	81065a6 <HAL_TIM_PWM_Start+0xf6>
 810659c:	687b      	ldr	r3, [r7, #4]
 810659e:	2202      	movs	r2, #2
 81065a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 81065a4:	e003      	b.n	81065ae <HAL_TIM_PWM_Start+0xfe>
 81065a6:	687b      	ldr	r3, [r7, #4]
 81065a8:	2202      	movs	r2, #2
 81065aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81065ae:	687b      	ldr	r3, [r7, #4]
 81065b0:	681b      	ldr	r3, [r3, #0]
 81065b2:	2201      	movs	r2, #1
 81065b4:	6839      	ldr	r1, [r7, #0]
 81065b6:	4618      	mov	r0, r3
 81065b8:	f001 fdbe 	bl	8108138 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 81065bc:	687b      	ldr	r3, [r7, #4]
 81065be:	681b      	ldr	r3, [r3, #0]
 81065c0:	4a38      	ldr	r2, [pc, #224]	@ (81066a4 <HAL_TIM_PWM_Start+0x1f4>)
 81065c2:	4293      	cmp	r3, r2
 81065c4:	d013      	beq.n	81065ee <HAL_TIM_PWM_Start+0x13e>
 81065c6:	687b      	ldr	r3, [r7, #4]
 81065c8:	681b      	ldr	r3, [r3, #0]
 81065ca:	4a37      	ldr	r2, [pc, #220]	@ (81066a8 <HAL_TIM_PWM_Start+0x1f8>)
 81065cc:	4293      	cmp	r3, r2
 81065ce:	d00e      	beq.n	81065ee <HAL_TIM_PWM_Start+0x13e>
 81065d0:	687b      	ldr	r3, [r7, #4]
 81065d2:	681b      	ldr	r3, [r3, #0]
 81065d4:	4a35      	ldr	r2, [pc, #212]	@ (81066ac <HAL_TIM_PWM_Start+0x1fc>)
 81065d6:	4293      	cmp	r3, r2
 81065d8:	d009      	beq.n	81065ee <HAL_TIM_PWM_Start+0x13e>
 81065da:	687b      	ldr	r3, [r7, #4]
 81065dc:	681b      	ldr	r3, [r3, #0]
 81065de:	4a34      	ldr	r2, [pc, #208]	@ (81066b0 <HAL_TIM_PWM_Start+0x200>)
 81065e0:	4293      	cmp	r3, r2
 81065e2:	d004      	beq.n	81065ee <HAL_TIM_PWM_Start+0x13e>
 81065e4:	687b      	ldr	r3, [r7, #4]
 81065e6:	681b      	ldr	r3, [r3, #0]
 81065e8:	4a32      	ldr	r2, [pc, #200]	@ (81066b4 <HAL_TIM_PWM_Start+0x204>)
 81065ea:	4293      	cmp	r3, r2
 81065ec:	d101      	bne.n	81065f2 <HAL_TIM_PWM_Start+0x142>
 81065ee:	2301      	movs	r3, #1
 81065f0:	e000      	b.n	81065f4 <HAL_TIM_PWM_Start+0x144>
 81065f2:	2300      	movs	r3, #0
 81065f4:	2b00      	cmp	r3, #0
 81065f6:	d007      	beq.n	8106608 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 81065f8:	687b      	ldr	r3, [r7, #4]
 81065fa:	681b      	ldr	r3, [r3, #0]
 81065fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 81065fe:	687b      	ldr	r3, [r7, #4]
 8106600:	681b      	ldr	r3, [r3, #0]
 8106602:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8106606:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8106608:	687b      	ldr	r3, [r7, #4]
 810660a:	681b      	ldr	r3, [r3, #0]
 810660c:	4a25      	ldr	r2, [pc, #148]	@ (81066a4 <HAL_TIM_PWM_Start+0x1f4>)
 810660e:	4293      	cmp	r3, r2
 8106610:	d022      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 8106612:	687b      	ldr	r3, [r7, #4]
 8106614:	681b      	ldr	r3, [r3, #0]
 8106616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810661a:	d01d      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 810661c:	687b      	ldr	r3, [r7, #4]
 810661e:	681b      	ldr	r3, [r3, #0]
 8106620:	4a25      	ldr	r2, [pc, #148]	@ (81066b8 <HAL_TIM_PWM_Start+0x208>)
 8106622:	4293      	cmp	r3, r2
 8106624:	d018      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 8106626:	687b      	ldr	r3, [r7, #4]
 8106628:	681b      	ldr	r3, [r3, #0]
 810662a:	4a24      	ldr	r2, [pc, #144]	@ (81066bc <HAL_TIM_PWM_Start+0x20c>)
 810662c:	4293      	cmp	r3, r2
 810662e:	d013      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 8106630:	687b      	ldr	r3, [r7, #4]
 8106632:	681b      	ldr	r3, [r3, #0]
 8106634:	4a22      	ldr	r2, [pc, #136]	@ (81066c0 <HAL_TIM_PWM_Start+0x210>)
 8106636:	4293      	cmp	r3, r2
 8106638:	d00e      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 810663a:	687b      	ldr	r3, [r7, #4]
 810663c:	681b      	ldr	r3, [r3, #0]
 810663e:	4a1a      	ldr	r2, [pc, #104]	@ (81066a8 <HAL_TIM_PWM_Start+0x1f8>)
 8106640:	4293      	cmp	r3, r2
 8106642:	d009      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 8106644:	687b      	ldr	r3, [r7, #4]
 8106646:	681b      	ldr	r3, [r3, #0]
 8106648:	4a1e      	ldr	r2, [pc, #120]	@ (81066c4 <HAL_TIM_PWM_Start+0x214>)
 810664a:	4293      	cmp	r3, r2
 810664c:	d004      	beq.n	8106658 <HAL_TIM_PWM_Start+0x1a8>
 810664e:	687b      	ldr	r3, [r7, #4]
 8106650:	681b      	ldr	r3, [r3, #0]
 8106652:	4a16      	ldr	r2, [pc, #88]	@ (81066ac <HAL_TIM_PWM_Start+0x1fc>)
 8106654:	4293      	cmp	r3, r2
 8106656:	d115      	bne.n	8106684 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8106658:	687b      	ldr	r3, [r7, #4]
 810665a:	681b      	ldr	r3, [r3, #0]
 810665c:	689a      	ldr	r2, [r3, #8]
 810665e:	4b1a      	ldr	r3, [pc, #104]	@ (81066c8 <HAL_TIM_PWM_Start+0x218>)
 8106660:	4013      	ands	r3, r2
 8106662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106664:	68fb      	ldr	r3, [r7, #12]
 8106666:	2b06      	cmp	r3, #6
 8106668:	d015      	beq.n	8106696 <HAL_TIM_PWM_Start+0x1e6>
 810666a:	68fb      	ldr	r3, [r7, #12]
 810666c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106670:	d011      	beq.n	8106696 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8106672:	687b      	ldr	r3, [r7, #4]
 8106674:	681b      	ldr	r3, [r3, #0]
 8106676:	681a      	ldr	r2, [r3, #0]
 8106678:	687b      	ldr	r3, [r7, #4]
 810667a:	681b      	ldr	r3, [r3, #0]
 810667c:	f042 0201 	orr.w	r2, r2, #1
 8106680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106682:	e008      	b.n	8106696 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8106684:	687b      	ldr	r3, [r7, #4]
 8106686:	681b      	ldr	r3, [r3, #0]
 8106688:	681a      	ldr	r2, [r3, #0]
 810668a:	687b      	ldr	r3, [r7, #4]
 810668c:	681b      	ldr	r3, [r3, #0]
 810668e:	f042 0201 	orr.w	r2, r2, #1
 8106692:	601a      	str	r2, [r3, #0]
 8106694:	e000      	b.n	8106698 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106696:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8106698:	2300      	movs	r3, #0
}
 810669a:	4618      	mov	r0, r3
 810669c:	3710      	adds	r7, #16
 810669e:	46bd      	mov	sp, r7
 81066a0:	bd80      	pop	{r7, pc}
 81066a2:	bf00      	nop
 81066a4:	40010000 	.word	0x40010000
 81066a8:	40010400 	.word	0x40010400
 81066ac:	40014000 	.word	0x40014000
 81066b0:	40014400 	.word	0x40014400
 81066b4:	40014800 	.word	0x40014800
 81066b8:	40000400 	.word	0x40000400
 81066bc:	40000800 	.word	0x40000800
 81066c0:	40000c00 	.word	0x40000c00
 81066c4:	40001800 	.word	0x40001800
 81066c8:	00010007 	.word	0x00010007

081066cc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 81066cc:	b580      	push	{r7, lr}
 81066ce:	b082      	sub	sp, #8
 81066d0:	af00      	add	r7, sp, #0
 81066d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81066d4:	687b      	ldr	r3, [r7, #4]
 81066d6:	2b00      	cmp	r3, #0
 81066d8:	d101      	bne.n	81066de <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 81066da:	2301      	movs	r3, #1
 81066dc:	e049      	b.n	8106772 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81066de:	687b      	ldr	r3, [r7, #4]
 81066e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81066e4:	b2db      	uxtb	r3, r3
 81066e6:	2b00      	cmp	r3, #0
 81066e8:	d106      	bne.n	81066f8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81066ea:	687b      	ldr	r3, [r7, #4]
 81066ec:	2200      	movs	r2, #0
 81066ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 81066f2:	6878      	ldr	r0, [r7, #4]
 81066f4:	f000 f841 	bl	810677a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81066f8:	687b      	ldr	r3, [r7, #4]
 81066fa:	2202      	movs	r2, #2
 81066fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106700:	687b      	ldr	r3, [r7, #4]
 8106702:	681a      	ldr	r2, [r3, #0]
 8106704:	687b      	ldr	r3, [r7, #4]
 8106706:	3304      	adds	r3, #4
 8106708:	4619      	mov	r1, r3
 810670a:	4610      	mov	r0, r2
 810670c:	f000 fee8 	bl	81074e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106710:	687b      	ldr	r3, [r7, #4]
 8106712:	2201      	movs	r2, #1
 8106714:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106718:	687b      	ldr	r3, [r7, #4]
 810671a:	2201      	movs	r2, #1
 810671c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8106720:	687b      	ldr	r3, [r7, #4]
 8106722:	2201      	movs	r2, #1
 8106724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8106728:	687b      	ldr	r3, [r7, #4]
 810672a:	2201      	movs	r2, #1
 810672c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8106730:	687b      	ldr	r3, [r7, #4]
 8106732:	2201      	movs	r2, #1
 8106734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8106738:	687b      	ldr	r3, [r7, #4]
 810673a:	2201      	movs	r2, #1
 810673c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8106740:	687b      	ldr	r3, [r7, #4]
 8106742:	2201      	movs	r2, #1
 8106744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106748:	687b      	ldr	r3, [r7, #4]
 810674a:	2201      	movs	r2, #1
 810674c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8106750:	687b      	ldr	r3, [r7, #4]
 8106752:	2201      	movs	r2, #1
 8106754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106758:	687b      	ldr	r3, [r7, #4]
 810675a:	2201      	movs	r2, #1
 810675c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8106760:	687b      	ldr	r3, [r7, #4]
 8106762:	2201      	movs	r2, #1
 8106764:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106768:	687b      	ldr	r3, [r7, #4]
 810676a:	2201      	movs	r2, #1
 810676c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8106770:	2300      	movs	r3, #0
}
 8106772:	4618      	mov	r0, r3
 8106774:	3708      	adds	r7, #8
 8106776:	46bd      	mov	sp, r7
 8106778:	bd80      	pop	{r7, pc}

0810677a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 810677a:	b480      	push	{r7}
 810677c:	b083      	sub	sp, #12
 810677e:	af00      	add	r7, sp, #0
 8106780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8106782:	bf00      	nop
 8106784:	370c      	adds	r7, #12
 8106786:	46bd      	mov	sp, r7
 8106788:	f85d 7b04 	ldr.w	r7, [sp], #4
 810678c:	4770      	bx	lr
	...

08106790 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8106790:	b580      	push	{r7, lr}
 8106792:	b084      	sub	sp, #16
 8106794:	af00      	add	r7, sp, #0
 8106796:	6078      	str	r0, [r7, #4]
 8106798:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 810679a:	683b      	ldr	r3, [r7, #0]
 810679c:	2b00      	cmp	r3, #0
 810679e:	d104      	bne.n	81067aa <HAL_TIM_IC_Start+0x1a>
 81067a0:	687b      	ldr	r3, [r7, #4]
 81067a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 81067a6:	b2db      	uxtb	r3, r3
 81067a8:	e023      	b.n	81067f2 <HAL_TIM_IC_Start+0x62>
 81067aa:	683b      	ldr	r3, [r7, #0]
 81067ac:	2b04      	cmp	r3, #4
 81067ae:	d104      	bne.n	81067ba <HAL_TIM_IC_Start+0x2a>
 81067b0:	687b      	ldr	r3, [r7, #4]
 81067b2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 81067b6:	b2db      	uxtb	r3, r3
 81067b8:	e01b      	b.n	81067f2 <HAL_TIM_IC_Start+0x62>
 81067ba:	683b      	ldr	r3, [r7, #0]
 81067bc:	2b08      	cmp	r3, #8
 81067be:	d104      	bne.n	81067ca <HAL_TIM_IC_Start+0x3a>
 81067c0:	687b      	ldr	r3, [r7, #4]
 81067c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81067c6:	b2db      	uxtb	r3, r3
 81067c8:	e013      	b.n	81067f2 <HAL_TIM_IC_Start+0x62>
 81067ca:	683b      	ldr	r3, [r7, #0]
 81067cc:	2b0c      	cmp	r3, #12
 81067ce:	d104      	bne.n	81067da <HAL_TIM_IC_Start+0x4a>
 81067d0:	687b      	ldr	r3, [r7, #4]
 81067d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81067d6:	b2db      	uxtb	r3, r3
 81067d8:	e00b      	b.n	81067f2 <HAL_TIM_IC_Start+0x62>
 81067da:	683b      	ldr	r3, [r7, #0]
 81067dc:	2b10      	cmp	r3, #16
 81067de:	d104      	bne.n	81067ea <HAL_TIM_IC_Start+0x5a>
 81067e0:	687b      	ldr	r3, [r7, #4]
 81067e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 81067e6:	b2db      	uxtb	r3, r3
 81067e8:	e003      	b.n	81067f2 <HAL_TIM_IC_Start+0x62>
 81067ea:	687b      	ldr	r3, [r7, #4]
 81067ec:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 81067f0:	b2db      	uxtb	r3, r3
 81067f2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 81067f4:	683b      	ldr	r3, [r7, #0]
 81067f6:	2b00      	cmp	r3, #0
 81067f8:	d104      	bne.n	8106804 <HAL_TIM_IC_Start+0x74>
 81067fa:	687b      	ldr	r3, [r7, #4]
 81067fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8106800:	b2db      	uxtb	r3, r3
 8106802:	e013      	b.n	810682c <HAL_TIM_IC_Start+0x9c>
 8106804:	683b      	ldr	r3, [r7, #0]
 8106806:	2b04      	cmp	r3, #4
 8106808:	d104      	bne.n	8106814 <HAL_TIM_IC_Start+0x84>
 810680a:	687b      	ldr	r3, [r7, #4]
 810680c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8106810:	b2db      	uxtb	r3, r3
 8106812:	e00b      	b.n	810682c <HAL_TIM_IC_Start+0x9c>
 8106814:	683b      	ldr	r3, [r7, #0]
 8106816:	2b08      	cmp	r3, #8
 8106818:	d104      	bne.n	8106824 <HAL_TIM_IC_Start+0x94>
 810681a:	687b      	ldr	r3, [r7, #4]
 810681c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8106820:	b2db      	uxtb	r3, r3
 8106822:	e003      	b.n	810682c <HAL_TIM_IC_Start+0x9c>
 8106824:	687b      	ldr	r3, [r7, #4]
 8106826:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 810682a:	b2db      	uxtb	r3, r3
 810682c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 810682e:	7bfb      	ldrb	r3, [r7, #15]
 8106830:	2b01      	cmp	r3, #1
 8106832:	d102      	bne.n	810683a <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8106834:	7bbb      	ldrb	r3, [r7, #14]
 8106836:	2b01      	cmp	r3, #1
 8106838:	d001      	beq.n	810683e <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 810683a:	2301      	movs	r3, #1
 810683c:	e097      	b.n	810696e <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 810683e:	683b      	ldr	r3, [r7, #0]
 8106840:	2b00      	cmp	r3, #0
 8106842:	d104      	bne.n	810684e <HAL_TIM_IC_Start+0xbe>
 8106844:	687b      	ldr	r3, [r7, #4]
 8106846:	2202      	movs	r2, #2
 8106848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 810684c:	e023      	b.n	8106896 <HAL_TIM_IC_Start+0x106>
 810684e:	683b      	ldr	r3, [r7, #0]
 8106850:	2b04      	cmp	r3, #4
 8106852:	d104      	bne.n	810685e <HAL_TIM_IC_Start+0xce>
 8106854:	687b      	ldr	r3, [r7, #4]
 8106856:	2202      	movs	r2, #2
 8106858:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 810685c:	e01b      	b.n	8106896 <HAL_TIM_IC_Start+0x106>
 810685e:	683b      	ldr	r3, [r7, #0]
 8106860:	2b08      	cmp	r3, #8
 8106862:	d104      	bne.n	810686e <HAL_TIM_IC_Start+0xde>
 8106864:	687b      	ldr	r3, [r7, #4]
 8106866:	2202      	movs	r2, #2
 8106868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 810686c:	e013      	b.n	8106896 <HAL_TIM_IC_Start+0x106>
 810686e:	683b      	ldr	r3, [r7, #0]
 8106870:	2b0c      	cmp	r3, #12
 8106872:	d104      	bne.n	810687e <HAL_TIM_IC_Start+0xee>
 8106874:	687b      	ldr	r3, [r7, #4]
 8106876:	2202      	movs	r2, #2
 8106878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 810687c:	e00b      	b.n	8106896 <HAL_TIM_IC_Start+0x106>
 810687e:	683b      	ldr	r3, [r7, #0]
 8106880:	2b10      	cmp	r3, #16
 8106882:	d104      	bne.n	810688e <HAL_TIM_IC_Start+0xfe>
 8106884:	687b      	ldr	r3, [r7, #4]
 8106886:	2202      	movs	r2, #2
 8106888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 810688c:	e003      	b.n	8106896 <HAL_TIM_IC_Start+0x106>
 810688e:	687b      	ldr	r3, [r7, #4]
 8106890:	2202      	movs	r2, #2
 8106892:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8106896:	683b      	ldr	r3, [r7, #0]
 8106898:	2b00      	cmp	r3, #0
 810689a:	d104      	bne.n	81068a6 <HAL_TIM_IC_Start+0x116>
 810689c:	687b      	ldr	r3, [r7, #4]
 810689e:	2202      	movs	r2, #2
 81068a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 81068a4:	e013      	b.n	81068ce <HAL_TIM_IC_Start+0x13e>
 81068a6:	683b      	ldr	r3, [r7, #0]
 81068a8:	2b04      	cmp	r3, #4
 81068aa:	d104      	bne.n	81068b6 <HAL_TIM_IC_Start+0x126>
 81068ac:	687b      	ldr	r3, [r7, #4]
 81068ae:	2202      	movs	r2, #2
 81068b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 81068b4:	e00b      	b.n	81068ce <HAL_TIM_IC_Start+0x13e>
 81068b6:	683b      	ldr	r3, [r7, #0]
 81068b8:	2b08      	cmp	r3, #8
 81068ba:	d104      	bne.n	81068c6 <HAL_TIM_IC_Start+0x136>
 81068bc:	687b      	ldr	r3, [r7, #4]
 81068be:	2202      	movs	r2, #2
 81068c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 81068c4:	e003      	b.n	81068ce <HAL_TIM_IC_Start+0x13e>
 81068c6:	687b      	ldr	r3, [r7, #4]
 81068c8:	2202      	movs	r2, #2
 81068ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 81068ce:	687b      	ldr	r3, [r7, #4]
 81068d0:	681b      	ldr	r3, [r3, #0]
 81068d2:	2201      	movs	r2, #1
 81068d4:	6839      	ldr	r1, [r7, #0]
 81068d6:	4618      	mov	r0, r3
 81068d8:	f001 fc2e 	bl	8108138 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81068dc:	687b      	ldr	r3, [r7, #4]
 81068de:	681b      	ldr	r3, [r3, #0]
 81068e0:	4a25      	ldr	r2, [pc, #148]	@ (8106978 <HAL_TIM_IC_Start+0x1e8>)
 81068e2:	4293      	cmp	r3, r2
 81068e4:	d022      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 81068e6:	687b      	ldr	r3, [r7, #4]
 81068e8:	681b      	ldr	r3, [r3, #0]
 81068ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81068ee:	d01d      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 81068f0:	687b      	ldr	r3, [r7, #4]
 81068f2:	681b      	ldr	r3, [r3, #0]
 81068f4:	4a21      	ldr	r2, [pc, #132]	@ (810697c <HAL_TIM_IC_Start+0x1ec>)
 81068f6:	4293      	cmp	r3, r2
 81068f8:	d018      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 81068fa:	687b      	ldr	r3, [r7, #4]
 81068fc:	681b      	ldr	r3, [r3, #0]
 81068fe:	4a20      	ldr	r2, [pc, #128]	@ (8106980 <HAL_TIM_IC_Start+0x1f0>)
 8106900:	4293      	cmp	r3, r2
 8106902:	d013      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 8106904:	687b      	ldr	r3, [r7, #4]
 8106906:	681b      	ldr	r3, [r3, #0]
 8106908:	4a1e      	ldr	r2, [pc, #120]	@ (8106984 <HAL_TIM_IC_Start+0x1f4>)
 810690a:	4293      	cmp	r3, r2
 810690c:	d00e      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 810690e:	687b      	ldr	r3, [r7, #4]
 8106910:	681b      	ldr	r3, [r3, #0]
 8106912:	4a1d      	ldr	r2, [pc, #116]	@ (8106988 <HAL_TIM_IC_Start+0x1f8>)
 8106914:	4293      	cmp	r3, r2
 8106916:	d009      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 8106918:	687b      	ldr	r3, [r7, #4]
 810691a:	681b      	ldr	r3, [r3, #0]
 810691c:	4a1b      	ldr	r2, [pc, #108]	@ (810698c <HAL_TIM_IC_Start+0x1fc>)
 810691e:	4293      	cmp	r3, r2
 8106920:	d004      	beq.n	810692c <HAL_TIM_IC_Start+0x19c>
 8106922:	687b      	ldr	r3, [r7, #4]
 8106924:	681b      	ldr	r3, [r3, #0]
 8106926:	4a1a      	ldr	r2, [pc, #104]	@ (8106990 <HAL_TIM_IC_Start+0x200>)
 8106928:	4293      	cmp	r3, r2
 810692a:	d115      	bne.n	8106958 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 810692c:	687b      	ldr	r3, [r7, #4]
 810692e:	681b      	ldr	r3, [r3, #0]
 8106930:	689a      	ldr	r2, [r3, #8]
 8106932:	4b18      	ldr	r3, [pc, #96]	@ (8106994 <HAL_TIM_IC_Start+0x204>)
 8106934:	4013      	ands	r3, r2
 8106936:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106938:	68bb      	ldr	r3, [r7, #8]
 810693a:	2b06      	cmp	r3, #6
 810693c:	d015      	beq.n	810696a <HAL_TIM_IC_Start+0x1da>
 810693e:	68bb      	ldr	r3, [r7, #8]
 8106940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106944:	d011      	beq.n	810696a <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 8106946:	687b      	ldr	r3, [r7, #4]
 8106948:	681b      	ldr	r3, [r3, #0]
 810694a:	681a      	ldr	r2, [r3, #0]
 810694c:	687b      	ldr	r3, [r7, #4]
 810694e:	681b      	ldr	r3, [r3, #0]
 8106950:	f042 0201 	orr.w	r2, r2, #1
 8106954:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106956:	e008      	b.n	810696a <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8106958:	687b      	ldr	r3, [r7, #4]
 810695a:	681b      	ldr	r3, [r3, #0]
 810695c:	681a      	ldr	r2, [r3, #0]
 810695e:	687b      	ldr	r3, [r7, #4]
 8106960:	681b      	ldr	r3, [r3, #0]
 8106962:	f042 0201 	orr.w	r2, r2, #1
 8106966:	601a      	str	r2, [r3, #0]
 8106968:	e000      	b.n	810696c <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810696a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 810696c:	2300      	movs	r3, #0
}
 810696e:	4618      	mov	r0, r3
 8106970:	3710      	adds	r7, #16
 8106972:	46bd      	mov	sp, r7
 8106974:	bd80      	pop	{r7, pc}
 8106976:	bf00      	nop
 8106978:	40010000 	.word	0x40010000
 810697c:	40000400 	.word	0x40000400
 8106980:	40000800 	.word	0x40000800
 8106984:	40000c00 	.word	0x40000c00
 8106988:	40010400 	.word	0x40010400
 810698c:	40001800 	.word	0x40001800
 8106990:	40014000 	.word	0x40014000
 8106994:	00010007 	.word	0x00010007

08106998 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8106998:	b580      	push	{r7, lr}
 810699a:	b084      	sub	sp, #16
 810699c:	af00      	add	r7, sp, #0
 810699e:	6078      	str	r0, [r7, #4]
 81069a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81069a2:	2300      	movs	r3, #0
 81069a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 81069a6:	683b      	ldr	r3, [r7, #0]
 81069a8:	2b00      	cmp	r3, #0
 81069aa:	d104      	bne.n	81069b6 <HAL_TIM_IC_Start_IT+0x1e>
 81069ac:	687b      	ldr	r3, [r7, #4]
 81069ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 81069b2:	b2db      	uxtb	r3, r3
 81069b4:	e023      	b.n	81069fe <HAL_TIM_IC_Start_IT+0x66>
 81069b6:	683b      	ldr	r3, [r7, #0]
 81069b8:	2b04      	cmp	r3, #4
 81069ba:	d104      	bne.n	81069c6 <HAL_TIM_IC_Start_IT+0x2e>
 81069bc:	687b      	ldr	r3, [r7, #4]
 81069be:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 81069c2:	b2db      	uxtb	r3, r3
 81069c4:	e01b      	b.n	81069fe <HAL_TIM_IC_Start_IT+0x66>
 81069c6:	683b      	ldr	r3, [r7, #0]
 81069c8:	2b08      	cmp	r3, #8
 81069ca:	d104      	bne.n	81069d6 <HAL_TIM_IC_Start_IT+0x3e>
 81069cc:	687b      	ldr	r3, [r7, #4]
 81069ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81069d2:	b2db      	uxtb	r3, r3
 81069d4:	e013      	b.n	81069fe <HAL_TIM_IC_Start_IT+0x66>
 81069d6:	683b      	ldr	r3, [r7, #0]
 81069d8:	2b0c      	cmp	r3, #12
 81069da:	d104      	bne.n	81069e6 <HAL_TIM_IC_Start_IT+0x4e>
 81069dc:	687b      	ldr	r3, [r7, #4]
 81069de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81069e2:	b2db      	uxtb	r3, r3
 81069e4:	e00b      	b.n	81069fe <HAL_TIM_IC_Start_IT+0x66>
 81069e6:	683b      	ldr	r3, [r7, #0]
 81069e8:	2b10      	cmp	r3, #16
 81069ea:	d104      	bne.n	81069f6 <HAL_TIM_IC_Start_IT+0x5e>
 81069ec:	687b      	ldr	r3, [r7, #4]
 81069ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 81069f2:	b2db      	uxtb	r3, r3
 81069f4:	e003      	b.n	81069fe <HAL_TIM_IC_Start_IT+0x66>
 81069f6:	687b      	ldr	r3, [r7, #4]
 81069f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 81069fc:	b2db      	uxtb	r3, r3
 81069fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8106a00:	683b      	ldr	r3, [r7, #0]
 8106a02:	2b00      	cmp	r3, #0
 8106a04:	d104      	bne.n	8106a10 <HAL_TIM_IC_Start_IT+0x78>
 8106a06:	687b      	ldr	r3, [r7, #4]
 8106a08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8106a0c:	b2db      	uxtb	r3, r3
 8106a0e:	e013      	b.n	8106a38 <HAL_TIM_IC_Start_IT+0xa0>
 8106a10:	683b      	ldr	r3, [r7, #0]
 8106a12:	2b04      	cmp	r3, #4
 8106a14:	d104      	bne.n	8106a20 <HAL_TIM_IC_Start_IT+0x88>
 8106a16:	687b      	ldr	r3, [r7, #4]
 8106a18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8106a1c:	b2db      	uxtb	r3, r3
 8106a1e:	e00b      	b.n	8106a38 <HAL_TIM_IC_Start_IT+0xa0>
 8106a20:	683b      	ldr	r3, [r7, #0]
 8106a22:	2b08      	cmp	r3, #8
 8106a24:	d104      	bne.n	8106a30 <HAL_TIM_IC_Start_IT+0x98>
 8106a26:	687b      	ldr	r3, [r7, #4]
 8106a28:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8106a2c:	b2db      	uxtb	r3, r3
 8106a2e:	e003      	b.n	8106a38 <HAL_TIM_IC_Start_IT+0xa0>
 8106a30:	687b      	ldr	r3, [r7, #4]
 8106a32:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8106a36:	b2db      	uxtb	r3, r3
 8106a38:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8106a3a:	7bbb      	ldrb	r3, [r7, #14]
 8106a3c:	2b01      	cmp	r3, #1
 8106a3e:	d102      	bne.n	8106a46 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8106a40:	7b7b      	ldrb	r3, [r7, #13]
 8106a42:	2b01      	cmp	r3, #1
 8106a44:	d001      	beq.n	8106a4a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8106a46:	2301      	movs	r3, #1
 8106a48:	e0e2      	b.n	8106c10 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8106a4a:	683b      	ldr	r3, [r7, #0]
 8106a4c:	2b00      	cmp	r3, #0
 8106a4e:	d104      	bne.n	8106a5a <HAL_TIM_IC_Start_IT+0xc2>
 8106a50:	687b      	ldr	r3, [r7, #4]
 8106a52:	2202      	movs	r2, #2
 8106a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8106a58:	e023      	b.n	8106aa2 <HAL_TIM_IC_Start_IT+0x10a>
 8106a5a:	683b      	ldr	r3, [r7, #0]
 8106a5c:	2b04      	cmp	r3, #4
 8106a5e:	d104      	bne.n	8106a6a <HAL_TIM_IC_Start_IT+0xd2>
 8106a60:	687b      	ldr	r3, [r7, #4]
 8106a62:	2202      	movs	r2, #2
 8106a64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8106a68:	e01b      	b.n	8106aa2 <HAL_TIM_IC_Start_IT+0x10a>
 8106a6a:	683b      	ldr	r3, [r7, #0]
 8106a6c:	2b08      	cmp	r3, #8
 8106a6e:	d104      	bne.n	8106a7a <HAL_TIM_IC_Start_IT+0xe2>
 8106a70:	687b      	ldr	r3, [r7, #4]
 8106a72:	2202      	movs	r2, #2
 8106a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8106a78:	e013      	b.n	8106aa2 <HAL_TIM_IC_Start_IT+0x10a>
 8106a7a:	683b      	ldr	r3, [r7, #0]
 8106a7c:	2b0c      	cmp	r3, #12
 8106a7e:	d104      	bne.n	8106a8a <HAL_TIM_IC_Start_IT+0xf2>
 8106a80:	687b      	ldr	r3, [r7, #4]
 8106a82:	2202      	movs	r2, #2
 8106a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8106a88:	e00b      	b.n	8106aa2 <HAL_TIM_IC_Start_IT+0x10a>
 8106a8a:	683b      	ldr	r3, [r7, #0]
 8106a8c:	2b10      	cmp	r3, #16
 8106a8e:	d104      	bne.n	8106a9a <HAL_TIM_IC_Start_IT+0x102>
 8106a90:	687b      	ldr	r3, [r7, #4]
 8106a92:	2202      	movs	r2, #2
 8106a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8106a98:	e003      	b.n	8106aa2 <HAL_TIM_IC_Start_IT+0x10a>
 8106a9a:	687b      	ldr	r3, [r7, #4]
 8106a9c:	2202      	movs	r2, #2
 8106a9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8106aa2:	683b      	ldr	r3, [r7, #0]
 8106aa4:	2b00      	cmp	r3, #0
 8106aa6:	d104      	bne.n	8106ab2 <HAL_TIM_IC_Start_IT+0x11a>
 8106aa8:	687b      	ldr	r3, [r7, #4]
 8106aaa:	2202      	movs	r2, #2
 8106aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8106ab0:	e013      	b.n	8106ada <HAL_TIM_IC_Start_IT+0x142>
 8106ab2:	683b      	ldr	r3, [r7, #0]
 8106ab4:	2b04      	cmp	r3, #4
 8106ab6:	d104      	bne.n	8106ac2 <HAL_TIM_IC_Start_IT+0x12a>
 8106ab8:	687b      	ldr	r3, [r7, #4]
 8106aba:	2202      	movs	r2, #2
 8106abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8106ac0:	e00b      	b.n	8106ada <HAL_TIM_IC_Start_IT+0x142>
 8106ac2:	683b      	ldr	r3, [r7, #0]
 8106ac4:	2b08      	cmp	r3, #8
 8106ac6:	d104      	bne.n	8106ad2 <HAL_TIM_IC_Start_IT+0x13a>
 8106ac8:	687b      	ldr	r3, [r7, #4]
 8106aca:	2202      	movs	r2, #2
 8106acc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8106ad0:	e003      	b.n	8106ada <HAL_TIM_IC_Start_IT+0x142>
 8106ad2:	687b      	ldr	r3, [r7, #4]
 8106ad4:	2202      	movs	r2, #2
 8106ad6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8106ada:	683b      	ldr	r3, [r7, #0]
 8106adc:	2b0c      	cmp	r3, #12
 8106ade:	d841      	bhi.n	8106b64 <HAL_TIM_IC_Start_IT+0x1cc>
 8106ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8106ae8 <HAL_TIM_IC_Start_IT+0x150>)
 8106ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106ae6:	bf00      	nop
 8106ae8:	08106b1d 	.word	0x08106b1d
 8106aec:	08106b65 	.word	0x08106b65
 8106af0:	08106b65 	.word	0x08106b65
 8106af4:	08106b65 	.word	0x08106b65
 8106af8:	08106b2f 	.word	0x08106b2f
 8106afc:	08106b65 	.word	0x08106b65
 8106b00:	08106b65 	.word	0x08106b65
 8106b04:	08106b65 	.word	0x08106b65
 8106b08:	08106b41 	.word	0x08106b41
 8106b0c:	08106b65 	.word	0x08106b65
 8106b10:	08106b65 	.word	0x08106b65
 8106b14:	08106b65 	.word	0x08106b65
 8106b18:	08106b53 	.word	0x08106b53
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8106b1c:	687b      	ldr	r3, [r7, #4]
 8106b1e:	681b      	ldr	r3, [r3, #0]
 8106b20:	68da      	ldr	r2, [r3, #12]
 8106b22:	687b      	ldr	r3, [r7, #4]
 8106b24:	681b      	ldr	r3, [r3, #0]
 8106b26:	f042 0202 	orr.w	r2, r2, #2
 8106b2a:	60da      	str	r2, [r3, #12]
      break;
 8106b2c:	e01d      	b.n	8106b6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8106b2e:	687b      	ldr	r3, [r7, #4]
 8106b30:	681b      	ldr	r3, [r3, #0]
 8106b32:	68da      	ldr	r2, [r3, #12]
 8106b34:	687b      	ldr	r3, [r7, #4]
 8106b36:	681b      	ldr	r3, [r3, #0]
 8106b38:	f042 0204 	orr.w	r2, r2, #4
 8106b3c:	60da      	str	r2, [r3, #12]
      break;
 8106b3e:	e014      	b.n	8106b6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8106b40:	687b      	ldr	r3, [r7, #4]
 8106b42:	681b      	ldr	r3, [r3, #0]
 8106b44:	68da      	ldr	r2, [r3, #12]
 8106b46:	687b      	ldr	r3, [r7, #4]
 8106b48:	681b      	ldr	r3, [r3, #0]
 8106b4a:	f042 0208 	orr.w	r2, r2, #8
 8106b4e:	60da      	str	r2, [r3, #12]
      break;
 8106b50:	e00b      	b.n	8106b6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8106b52:	687b      	ldr	r3, [r7, #4]
 8106b54:	681b      	ldr	r3, [r3, #0]
 8106b56:	68da      	ldr	r2, [r3, #12]
 8106b58:	687b      	ldr	r3, [r7, #4]
 8106b5a:	681b      	ldr	r3, [r3, #0]
 8106b5c:	f042 0210 	orr.w	r2, r2, #16
 8106b60:	60da      	str	r2, [r3, #12]
      break;
 8106b62:	e002      	b.n	8106b6a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8106b64:	2301      	movs	r3, #1
 8106b66:	73fb      	strb	r3, [r7, #15]
      break;
 8106b68:	bf00      	nop
  }

  if (status == HAL_OK)
 8106b6a:	7bfb      	ldrb	r3, [r7, #15]
 8106b6c:	2b00      	cmp	r3, #0
 8106b6e:	d14e      	bne.n	8106c0e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8106b70:	687b      	ldr	r3, [r7, #4]
 8106b72:	681b      	ldr	r3, [r3, #0]
 8106b74:	2201      	movs	r2, #1
 8106b76:	6839      	ldr	r1, [r7, #0]
 8106b78:	4618      	mov	r0, r3
 8106b7a:	f001 fadd 	bl	8108138 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8106b7e:	687b      	ldr	r3, [r7, #4]
 8106b80:	681b      	ldr	r3, [r3, #0]
 8106b82:	4a25      	ldr	r2, [pc, #148]	@ (8106c18 <HAL_TIM_IC_Start_IT+0x280>)
 8106b84:	4293      	cmp	r3, r2
 8106b86:	d022      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106b88:	687b      	ldr	r3, [r7, #4]
 8106b8a:	681b      	ldr	r3, [r3, #0]
 8106b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106b90:	d01d      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106b92:	687b      	ldr	r3, [r7, #4]
 8106b94:	681b      	ldr	r3, [r3, #0]
 8106b96:	4a21      	ldr	r2, [pc, #132]	@ (8106c1c <HAL_TIM_IC_Start_IT+0x284>)
 8106b98:	4293      	cmp	r3, r2
 8106b9a:	d018      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106b9c:	687b      	ldr	r3, [r7, #4]
 8106b9e:	681b      	ldr	r3, [r3, #0]
 8106ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8106c20 <HAL_TIM_IC_Start_IT+0x288>)
 8106ba2:	4293      	cmp	r3, r2
 8106ba4:	d013      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106ba6:	687b      	ldr	r3, [r7, #4]
 8106ba8:	681b      	ldr	r3, [r3, #0]
 8106baa:	4a1e      	ldr	r2, [pc, #120]	@ (8106c24 <HAL_TIM_IC_Start_IT+0x28c>)
 8106bac:	4293      	cmp	r3, r2
 8106bae:	d00e      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106bb0:	687b      	ldr	r3, [r7, #4]
 8106bb2:	681b      	ldr	r3, [r3, #0]
 8106bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8106c28 <HAL_TIM_IC_Start_IT+0x290>)
 8106bb6:	4293      	cmp	r3, r2
 8106bb8:	d009      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106bba:	687b      	ldr	r3, [r7, #4]
 8106bbc:	681b      	ldr	r3, [r3, #0]
 8106bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8106c2c <HAL_TIM_IC_Start_IT+0x294>)
 8106bc0:	4293      	cmp	r3, r2
 8106bc2:	d004      	beq.n	8106bce <HAL_TIM_IC_Start_IT+0x236>
 8106bc4:	687b      	ldr	r3, [r7, #4]
 8106bc6:	681b      	ldr	r3, [r3, #0]
 8106bc8:	4a19      	ldr	r2, [pc, #100]	@ (8106c30 <HAL_TIM_IC_Start_IT+0x298>)
 8106bca:	4293      	cmp	r3, r2
 8106bcc:	d115      	bne.n	8106bfa <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8106bce:	687b      	ldr	r3, [r7, #4]
 8106bd0:	681b      	ldr	r3, [r3, #0]
 8106bd2:	689a      	ldr	r2, [r3, #8]
 8106bd4:	4b17      	ldr	r3, [pc, #92]	@ (8106c34 <HAL_TIM_IC_Start_IT+0x29c>)
 8106bd6:	4013      	ands	r3, r2
 8106bd8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106bda:	68bb      	ldr	r3, [r7, #8]
 8106bdc:	2b06      	cmp	r3, #6
 8106bde:	d015      	beq.n	8106c0c <HAL_TIM_IC_Start_IT+0x274>
 8106be0:	68bb      	ldr	r3, [r7, #8]
 8106be2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106be6:	d011      	beq.n	8106c0c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8106be8:	687b      	ldr	r3, [r7, #4]
 8106bea:	681b      	ldr	r3, [r3, #0]
 8106bec:	681a      	ldr	r2, [r3, #0]
 8106bee:	687b      	ldr	r3, [r7, #4]
 8106bf0:	681b      	ldr	r3, [r3, #0]
 8106bf2:	f042 0201 	orr.w	r2, r2, #1
 8106bf6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106bf8:	e008      	b.n	8106c0c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8106bfa:	687b      	ldr	r3, [r7, #4]
 8106bfc:	681b      	ldr	r3, [r3, #0]
 8106bfe:	681a      	ldr	r2, [r3, #0]
 8106c00:	687b      	ldr	r3, [r7, #4]
 8106c02:	681b      	ldr	r3, [r3, #0]
 8106c04:	f042 0201 	orr.w	r2, r2, #1
 8106c08:	601a      	str	r2, [r3, #0]
 8106c0a:	e000      	b.n	8106c0e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106c0c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8106c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8106c10:	4618      	mov	r0, r3
 8106c12:	3710      	adds	r7, #16
 8106c14:	46bd      	mov	sp, r7
 8106c16:	bd80      	pop	{r7, pc}
 8106c18:	40010000 	.word	0x40010000
 8106c1c:	40000400 	.word	0x40000400
 8106c20:	40000800 	.word	0x40000800
 8106c24:	40000c00 	.word	0x40000c00
 8106c28:	40010400 	.word	0x40010400
 8106c2c:	40001800 	.word	0x40001800
 8106c30:	40014000 	.word	0x40014000
 8106c34:	00010007 	.word	0x00010007

08106c38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8106c38:	b580      	push	{r7, lr}
 8106c3a:	b084      	sub	sp, #16
 8106c3c:	af00      	add	r7, sp, #0
 8106c3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8106c40:	687b      	ldr	r3, [r7, #4]
 8106c42:	681b      	ldr	r3, [r3, #0]
 8106c44:	68db      	ldr	r3, [r3, #12]
 8106c46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8106c48:	687b      	ldr	r3, [r7, #4]
 8106c4a:	681b      	ldr	r3, [r3, #0]
 8106c4c:	691b      	ldr	r3, [r3, #16]
 8106c4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8106c50:	68bb      	ldr	r3, [r7, #8]
 8106c52:	f003 0302 	and.w	r3, r3, #2
 8106c56:	2b00      	cmp	r3, #0
 8106c58:	d020      	beq.n	8106c9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8106c5a:	68fb      	ldr	r3, [r7, #12]
 8106c5c:	f003 0302 	and.w	r3, r3, #2
 8106c60:	2b00      	cmp	r3, #0
 8106c62:	d01b      	beq.n	8106c9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8106c64:	687b      	ldr	r3, [r7, #4]
 8106c66:	681b      	ldr	r3, [r3, #0]
 8106c68:	f06f 0202 	mvn.w	r2, #2
 8106c6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8106c6e:	687b      	ldr	r3, [r7, #4]
 8106c70:	2201      	movs	r2, #1
 8106c72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8106c74:	687b      	ldr	r3, [r7, #4]
 8106c76:	681b      	ldr	r3, [r3, #0]
 8106c78:	699b      	ldr	r3, [r3, #24]
 8106c7a:	f003 0303 	and.w	r3, r3, #3
 8106c7e:	2b00      	cmp	r3, #0
 8106c80:	d003      	beq.n	8106c8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8106c82:	6878      	ldr	r0, [r7, #4]
 8106c84:	f7fb fd30 	bl	81026e8 <HAL_TIM_IC_CaptureCallback>
 8106c88:	e005      	b.n	8106c96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8106c8a:	6878      	ldr	r0, [r7, #4]
 8106c8c:	f000 fc0a 	bl	81074a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106c90:	6878      	ldr	r0, [r7, #4]
 8106c92:	f000 fc11 	bl	81074b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106c96:	687b      	ldr	r3, [r7, #4]
 8106c98:	2200      	movs	r2, #0
 8106c9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8106c9c:	68bb      	ldr	r3, [r7, #8]
 8106c9e:	f003 0304 	and.w	r3, r3, #4
 8106ca2:	2b00      	cmp	r3, #0
 8106ca4:	d020      	beq.n	8106ce8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8106ca6:	68fb      	ldr	r3, [r7, #12]
 8106ca8:	f003 0304 	and.w	r3, r3, #4
 8106cac:	2b00      	cmp	r3, #0
 8106cae:	d01b      	beq.n	8106ce8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8106cb0:	687b      	ldr	r3, [r7, #4]
 8106cb2:	681b      	ldr	r3, [r3, #0]
 8106cb4:	f06f 0204 	mvn.w	r2, #4
 8106cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8106cba:	687b      	ldr	r3, [r7, #4]
 8106cbc:	2202      	movs	r2, #2
 8106cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8106cc0:	687b      	ldr	r3, [r7, #4]
 8106cc2:	681b      	ldr	r3, [r3, #0]
 8106cc4:	699b      	ldr	r3, [r3, #24]
 8106cc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106cca:	2b00      	cmp	r3, #0
 8106ccc:	d003      	beq.n	8106cd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106cce:	6878      	ldr	r0, [r7, #4]
 8106cd0:	f7fb fd0a 	bl	81026e8 <HAL_TIM_IC_CaptureCallback>
 8106cd4:	e005      	b.n	8106ce2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106cd6:	6878      	ldr	r0, [r7, #4]
 8106cd8:	f000 fbe4 	bl	81074a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106cdc:	6878      	ldr	r0, [r7, #4]
 8106cde:	f000 fbeb 	bl	81074b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106ce2:	687b      	ldr	r3, [r7, #4]
 8106ce4:	2200      	movs	r2, #0
 8106ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8106ce8:	68bb      	ldr	r3, [r7, #8]
 8106cea:	f003 0308 	and.w	r3, r3, #8
 8106cee:	2b00      	cmp	r3, #0
 8106cf0:	d020      	beq.n	8106d34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8106cf2:	68fb      	ldr	r3, [r7, #12]
 8106cf4:	f003 0308 	and.w	r3, r3, #8
 8106cf8:	2b00      	cmp	r3, #0
 8106cfa:	d01b      	beq.n	8106d34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8106cfc:	687b      	ldr	r3, [r7, #4]
 8106cfe:	681b      	ldr	r3, [r3, #0]
 8106d00:	f06f 0208 	mvn.w	r2, #8
 8106d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8106d06:	687b      	ldr	r3, [r7, #4]
 8106d08:	2204      	movs	r2, #4
 8106d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8106d0c:	687b      	ldr	r3, [r7, #4]
 8106d0e:	681b      	ldr	r3, [r3, #0]
 8106d10:	69db      	ldr	r3, [r3, #28]
 8106d12:	f003 0303 	and.w	r3, r3, #3
 8106d16:	2b00      	cmp	r3, #0
 8106d18:	d003      	beq.n	8106d22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106d1a:	6878      	ldr	r0, [r7, #4]
 8106d1c:	f7fb fce4 	bl	81026e8 <HAL_TIM_IC_CaptureCallback>
 8106d20:	e005      	b.n	8106d2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106d22:	6878      	ldr	r0, [r7, #4]
 8106d24:	f000 fbbe 	bl	81074a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106d28:	6878      	ldr	r0, [r7, #4]
 8106d2a:	f000 fbc5 	bl	81074b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106d2e:	687b      	ldr	r3, [r7, #4]
 8106d30:	2200      	movs	r2, #0
 8106d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8106d34:	68bb      	ldr	r3, [r7, #8]
 8106d36:	f003 0310 	and.w	r3, r3, #16
 8106d3a:	2b00      	cmp	r3, #0
 8106d3c:	d020      	beq.n	8106d80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8106d3e:	68fb      	ldr	r3, [r7, #12]
 8106d40:	f003 0310 	and.w	r3, r3, #16
 8106d44:	2b00      	cmp	r3, #0
 8106d46:	d01b      	beq.n	8106d80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8106d48:	687b      	ldr	r3, [r7, #4]
 8106d4a:	681b      	ldr	r3, [r3, #0]
 8106d4c:	f06f 0210 	mvn.w	r2, #16
 8106d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8106d52:	687b      	ldr	r3, [r7, #4]
 8106d54:	2208      	movs	r2, #8
 8106d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8106d58:	687b      	ldr	r3, [r7, #4]
 8106d5a:	681b      	ldr	r3, [r3, #0]
 8106d5c:	69db      	ldr	r3, [r3, #28]
 8106d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106d62:	2b00      	cmp	r3, #0
 8106d64:	d003      	beq.n	8106d6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106d66:	6878      	ldr	r0, [r7, #4]
 8106d68:	f7fb fcbe 	bl	81026e8 <HAL_TIM_IC_CaptureCallback>
 8106d6c:	e005      	b.n	8106d7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106d6e:	6878      	ldr	r0, [r7, #4]
 8106d70:	f000 fb98 	bl	81074a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106d74:	6878      	ldr	r0, [r7, #4]
 8106d76:	f000 fb9f 	bl	81074b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106d7a:	687b      	ldr	r3, [r7, #4]
 8106d7c:	2200      	movs	r2, #0
 8106d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8106d80:	68bb      	ldr	r3, [r7, #8]
 8106d82:	f003 0301 	and.w	r3, r3, #1
 8106d86:	2b00      	cmp	r3, #0
 8106d88:	d00c      	beq.n	8106da4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8106d8a:	68fb      	ldr	r3, [r7, #12]
 8106d8c:	f003 0301 	and.w	r3, r3, #1
 8106d90:	2b00      	cmp	r3, #0
 8106d92:	d007      	beq.n	8106da4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8106d94:	687b      	ldr	r3, [r7, #4]
 8106d96:	681b      	ldr	r3, [r3, #0]
 8106d98:	f06f 0201 	mvn.w	r2, #1
 8106d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8106d9e:	6878      	ldr	r0, [r7, #4]
 8106da0:	f7fb fc8c 	bl	81026bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8106da4:	68bb      	ldr	r3, [r7, #8]
 8106da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106daa:	2b00      	cmp	r3, #0
 8106dac:	d104      	bne.n	8106db8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8106dae:	68bb      	ldr	r3, [r7, #8]
 8106db0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8106db4:	2b00      	cmp	r3, #0
 8106db6:	d00c      	beq.n	8106dd2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8106db8:	68fb      	ldr	r3, [r7, #12]
 8106dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106dbe:	2b00      	cmp	r3, #0
 8106dc0:	d007      	beq.n	8106dd2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8106dc2:	687b      	ldr	r3, [r7, #4]
 8106dc4:	681b      	ldr	r3, [r3, #0]
 8106dc6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8106dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8106dcc:	6878      	ldr	r0, [r7, #4]
 8106dce:	f001 fa71 	bl	81082b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8106dd2:	68bb      	ldr	r3, [r7, #8]
 8106dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106dd8:	2b00      	cmp	r3, #0
 8106dda:	d00c      	beq.n	8106df6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8106ddc:	68fb      	ldr	r3, [r7, #12]
 8106dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106de2:	2b00      	cmp	r3, #0
 8106de4:	d007      	beq.n	8106df6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8106de6:	687b      	ldr	r3, [r7, #4]
 8106de8:	681b      	ldr	r3, [r3, #0]
 8106dea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8106dee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8106df0:	6878      	ldr	r0, [r7, #4]
 8106df2:	f001 fa69 	bl	81082c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8106df6:	68bb      	ldr	r3, [r7, #8]
 8106df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106dfc:	2b00      	cmp	r3, #0
 8106dfe:	d00c      	beq.n	8106e1a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8106e00:	68fb      	ldr	r3, [r7, #12]
 8106e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106e06:	2b00      	cmp	r3, #0
 8106e08:	d007      	beq.n	8106e1a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8106e0a:	687b      	ldr	r3, [r7, #4]
 8106e0c:	681b      	ldr	r3, [r3, #0]
 8106e0e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8106e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8106e14:	6878      	ldr	r0, [r7, #4]
 8106e16:	f000 fb59 	bl	81074cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8106e1a:	68bb      	ldr	r3, [r7, #8]
 8106e1c:	f003 0320 	and.w	r3, r3, #32
 8106e20:	2b00      	cmp	r3, #0
 8106e22:	d00c      	beq.n	8106e3e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8106e24:	68fb      	ldr	r3, [r7, #12]
 8106e26:	f003 0320 	and.w	r3, r3, #32
 8106e2a:	2b00      	cmp	r3, #0
 8106e2c:	d007      	beq.n	8106e3e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8106e2e:	687b      	ldr	r3, [r7, #4]
 8106e30:	681b      	ldr	r3, [r3, #0]
 8106e32:	f06f 0220 	mvn.w	r2, #32
 8106e36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8106e38:	6878      	ldr	r0, [r7, #4]
 8106e3a:	f001 fa31 	bl	81082a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8106e3e:	bf00      	nop
 8106e40:	3710      	adds	r7, #16
 8106e42:	46bd      	mov	sp, r7
 8106e44:	bd80      	pop	{r7, pc}

08106e46 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8106e46:	b580      	push	{r7, lr}
 8106e48:	b086      	sub	sp, #24
 8106e4a:	af00      	add	r7, sp, #0
 8106e4c:	60f8      	str	r0, [r7, #12]
 8106e4e:	60b9      	str	r1, [r7, #8]
 8106e50:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8106e52:	2300      	movs	r3, #0
 8106e54:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8106e56:	68fb      	ldr	r3, [r7, #12]
 8106e58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8106e5c:	2b01      	cmp	r3, #1
 8106e5e:	d101      	bne.n	8106e64 <HAL_TIM_IC_ConfigChannel+0x1e>
 8106e60:	2302      	movs	r3, #2
 8106e62:	e088      	b.n	8106f76 <HAL_TIM_IC_ConfigChannel+0x130>
 8106e64:	68fb      	ldr	r3, [r7, #12]
 8106e66:	2201      	movs	r2, #1
 8106e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8106e6c:	687b      	ldr	r3, [r7, #4]
 8106e6e:	2b00      	cmp	r3, #0
 8106e70:	d11b      	bne.n	8106eaa <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8106e72:	68fb      	ldr	r3, [r7, #12]
 8106e74:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8106e76:	68bb      	ldr	r3, [r7, #8]
 8106e78:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8106e7a:	68bb      	ldr	r3, [r7, #8]
 8106e7c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8106e7e:	68bb      	ldr	r3, [r7, #8]
 8106e80:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8106e82:	f000 ff93 	bl	8107dac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8106e86:	68fb      	ldr	r3, [r7, #12]
 8106e88:	681b      	ldr	r3, [r3, #0]
 8106e8a:	699a      	ldr	r2, [r3, #24]
 8106e8c:	68fb      	ldr	r3, [r7, #12]
 8106e8e:	681b      	ldr	r3, [r3, #0]
 8106e90:	f022 020c 	bic.w	r2, r2, #12
 8106e94:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8106e96:	68fb      	ldr	r3, [r7, #12]
 8106e98:	681b      	ldr	r3, [r3, #0]
 8106e9a:	6999      	ldr	r1, [r3, #24]
 8106e9c:	68bb      	ldr	r3, [r7, #8]
 8106e9e:	689a      	ldr	r2, [r3, #8]
 8106ea0:	68fb      	ldr	r3, [r7, #12]
 8106ea2:	681b      	ldr	r3, [r3, #0]
 8106ea4:	430a      	orrs	r2, r1
 8106ea6:	619a      	str	r2, [r3, #24]
 8106ea8:	e060      	b.n	8106f6c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8106eaa:	687b      	ldr	r3, [r7, #4]
 8106eac:	2b04      	cmp	r3, #4
 8106eae:	d11c      	bne.n	8106eea <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8106eb0:	68fb      	ldr	r3, [r7, #12]
 8106eb2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8106eb4:	68bb      	ldr	r3, [r7, #8]
 8106eb6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8106eb8:	68bb      	ldr	r3, [r7, #8]
 8106eba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8106ebc:	68bb      	ldr	r3, [r7, #8]
 8106ebe:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8106ec0:	f001 f817 	bl	8107ef2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8106ec4:	68fb      	ldr	r3, [r7, #12]
 8106ec6:	681b      	ldr	r3, [r3, #0]
 8106ec8:	699a      	ldr	r2, [r3, #24]
 8106eca:	68fb      	ldr	r3, [r7, #12]
 8106ecc:	681b      	ldr	r3, [r3, #0]
 8106ece:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8106ed2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8106ed4:	68fb      	ldr	r3, [r7, #12]
 8106ed6:	681b      	ldr	r3, [r3, #0]
 8106ed8:	6999      	ldr	r1, [r3, #24]
 8106eda:	68bb      	ldr	r3, [r7, #8]
 8106edc:	689b      	ldr	r3, [r3, #8]
 8106ede:	021a      	lsls	r2, r3, #8
 8106ee0:	68fb      	ldr	r3, [r7, #12]
 8106ee2:	681b      	ldr	r3, [r3, #0]
 8106ee4:	430a      	orrs	r2, r1
 8106ee6:	619a      	str	r2, [r3, #24]
 8106ee8:	e040      	b.n	8106f6c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8106eea:	687b      	ldr	r3, [r7, #4]
 8106eec:	2b08      	cmp	r3, #8
 8106eee:	d11b      	bne.n	8106f28 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8106ef0:	68fb      	ldr	r3, [r7, #12]
 8106ef2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8106ef4:	68bb      	ldr	r3, [r7, #8]
 8106ef6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8106ef8:	68bb      	ldr	r3, [r7, #8]
 8106efa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8106efc:	68bb      	ldr	r3, [r7, #8]
 8106efe:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8106f00:	f001 f864 	bl	8107fcc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8106f04:	68fb      	ldr	r3, [r7, #12]
 8106f06:	681b      	ldr	r3, [r3, #0]
 8106f08:	69da      	ldr	r2, [r3, #28]
 8106f0a:	68fb      	ldr	r3, [r7, #12]
 8106f0c:	681b      	ldr	r3, [r3, #0]
 8106f0e:	f022 020c 	bic.w	r2, r2, #12
 8106f12:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8106f14:	68fb      	ldr	r3, [r7, #12]
 8106f16:	681b      	ldr	r3, [r3, #0]
 8106f18:	69d9      	ldr	r1, [r3, #28]
 8106f1a:	68bb      	ldr	r3, [r7, #8]
 8106f1c:	689a      	ldr	r2, [r3, #8]
 8106f1e:	68fb      	ldr	r3, [r7, #12]
 8106f20:	681b      	ldr	r3, [r3, #0]
 8106f22:	430a      	orrs	r2, r1
 8106f24:	61da      	str	r2, [r3, #28]
 8106f26:	e021      	b.n	8106f6c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8106f28:	687b      	ldr	r3, [r7, #4]
 8106f2a:	2b0c      	cmp	r3, #12
 8106f2c:	d11c      	bne.n	8106f68 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8106f2e:	68fb      	ldr	r3, [r7, #12]
 8106f30:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8106f32:	68bb      	ldr	r3, [r7, #8]
 8106f34:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8106f36:	68bb      	ldr	r3, [r7, #8]
 8106f38:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8106f3a:	68bb      	ldr	r3, [r7, #8]
 8106f3c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8106f3e:	f001 f881 	bl	8108044 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8106f42:	68fb      	ldr	r3, [r7, #12]
 8106f44:	681b      	ldr	r3, [r3, #0]
 8106f46:	69da      	ldr	r2, [r3, #28]
 8106f48:	68fb      	ldr	r3, [r7, #12]
 8106f4a:	681b      	ldr	r3, [r3, #0]
 8106f4c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8106f50:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8106f52:	68fb      	ldr	r3, [r7, #12]
 8106f54:	681b      	ldr	r3, [r3, #0]
 8106f56:	69d9      	ldr	r1, [r3, #28]
 8106f58:	68bb      	ldr	r3, [r7, #8]
 8106f5a:	689b      	ldr	r3, [r3, #8]
 8106f5c:	021a      	lsls	r2, r3, #8
 8106f5e:	68fb      	ldr	r3, [r7, #12]
 8106f60:	681b      	ldr	r3, [r3, #0]
 8106f62:	430a      	orrs	r2, r1
 8106f64:	61da      	str	r2, [r3, #28]
 8106f66:	e001      	b.n	8106f6c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8106f68:	2301      	movs	r3, #1
 8106f6a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8106f6c:	68fb      	ldr	r3, [r7, #12]
 8106f6e:	2200      	movs	r2, #0
 8106f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8106f74:	7dfb      	ldrb	r3, [r7, #23]
}
 8106f76:	4618      	mov	r0, r3
 8106f78:	3718      	adds	r7, #24
 8106f7a:	46bd      	mov	sp, r7
 8106f7c:	bd80      	pop	{r7, pc}
	...

08106f80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8106f80:	b580      	push	{r7, lr}
 8106f82:	b086      	sub	sp, #24
 8106f84:	af00      	add	r7, sp, #0
 8106f86:	60f8      	str	r0, [r7, #12]
 8106f88:	60b9      	str	r1, [r7, #8]
 8106f8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8106f8c:	2300      	movs	r3, #0
 8106f8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8106f90:	68fb      	ldr	r3, [r7, #12]
 8106f92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8106f96:	2b01      	cmp	r3, #1
 8106f98:	d101      	bne.n	8106f9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8106f9a:	2302      	movs	r3, #2
 8106f9c:	e0ff      	b.n	810719e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8106f9e:	68fb      	ldr	r3, [r7, #12]
 8106fa0:	2201      	movs	r2, #1
 8106fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8106fa6:	687b      	ldr	r3, [r7, #4]
 8106fa8:	2b14      	cmp	r3, #20
 8106faa:	f200 80f0 	bhi.w	810718e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8106fae:	a201      	add	r2, pc, #4	@ (adr r2, 8106fb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8106fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106fb4:	08107009 	.word	0x08107009
 8106fb8:	0810718f 	.word	0x0810718f
 8106fbc:	0810718f 	.word	0x0810718f
 8106fc0:	0810718f 	.word	0x0810718f
 8106fc4:	08107049 	.word	0x08107049
 8106fc8:	0810718f 	.word	0x0810718f
 8106fcc:	0810718f 	.word	0x0810718f
 8106fd0:	0810718f 	.word	0x0810718f
 8106fd4:	0810708b 	.word	0x0810708b
 8106fd8:	0810718f 	.word	0x0810718f
 8106fdc:	0810718f 	.word	0x0810718f
 8106fe0:	0810718f 	.word	0x0810718f
 8106fe4:	081070cb 	.word	0x081070cb
 8106fe8:	0810718f 	.word	0x0810718f
 8106fec:	0810718f 	.word	0x0810718f
 8106ff0:	0810718f 	.word	0x0810718f
 8106ff4:	0810710d 	.word	0x0810710d
 8106ff8:	0810718f 	.word	0x0810718f
 8106ffc:	0810718f 	.word	0x0810718f
 8107000:	0810718f 	.word	0x0810718f
 8107004:	0810714d 	.word	0x0810714d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8107008:	68fb      	ldr	r3, [r7, #12]
 810700a:	681b      	ldr	r3, [r3, #0]
 810700c:	68b9      	ldr	r1, [r7, #8]
 810700e:	4618      	mov	r0, r3
 8107010:	f000 fb0c 	bl	810762c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8107014:	68fb      	ldr	r3, [r7, #12]
 8107016:	681b      	ldr	r3, [r3, #0]
 8107018:	699a      	ldr	r2, [r3, #24]
 810701a:	68fb      	ldr	r3, [r7, #12]
 810701c:	681b      	ldr	r3, [r3, #0]
 810701e:	f042 0208 	orr.w	r2, r2, #8
 8107022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8107024:	68fb      	ldr	r3, [r7, #12]
 8107026:	681b      	ldr	r3, [r3, #0]
 8107028:	699a      	ldr	r2, [r3, #24]
 810702a:	68fb      	ldr	r3, [r7, #12]
 810702c:	681b      	ldr	r3, [r3, #0]
 810702e:	f022 0204 	bic.w	r2, r2, #4
 8107032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8107034:	68fb      	ldr	r3, [r7, #12]
 8107036:	681b      	ldr	r3, [r3, #0]
 8107038:	6999      	ldr	r1, [r3, #24]
 810703a:	68bb      	ldr	r3, [r7, #8]
 810703c:	691a      	ldr	r2, [r3, #16]
 810703e:	68fb      	ldr	r3, [r7, #12]
 8107040:	681b      	ldr	r3, [r3, #0]
 8107042:	430a      	orrs	r2, r1
 8107044:	619a      	str	r2, [r3, #24]
      break;
 8107046:	e0a5      	b.n	8107194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8107048:	68fb      	ldr	r3, [r7, #12]
 810704a:	681b      	ldr	r3, [r3, #0]
 810704c:	68b9      	ldr	r1, [r7, #8]
 810704e:	4618      	mov	r0, r3
 8107050:	f000 fb7c 	bl	810774c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8107054:	68fb      	ldr	r3, [r7, #12]
 8107056:	681b      	ldr	r3, [r3, #0]
 8107058:	699a      	ldr	r2, [r3, #24]
 810705a:	68fb      	ldr	r3, [r7, #12]
 810705c:	681b      	ldr	r3, [r3, #0]
 810705e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8107062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8107064:	68fb      	ldr	r3, [r7, #12]
 8107066:	681b      	ldr	r3, [r3, #0]
 8107068:	699a      	ldr	r2, [r3, #24]
 810706a:	68fb      	ldr	r3, [r7, #12]
 810706c:	681b      	ldr	r3, [r3, #0]
 810706e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8107072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8107074:	68fb      	ldr	r3, [r7, #12]
 8107076:	681b      	ldr	r3, [r3, #0]
 8107078:	6999      	ldr	r1, [r3, #24]
 810707a:	68bb      	ldr	r3, [r7, #8]
 810707c:	691b      	ldr	r3, [r3, #16]
 810707e:	021a      	lsls	r2, r3, #8
 8107080:	68fb      	ldr	r3, [r7, #12]
 8107082:	681b      	ldr	r3, [r3, #0]
 8107084:	430a      	orrs	r2, r1
 8107086:	619a      	str	r2, [r3, #24]
      break;
 8107088:	e084      	b.n	8107194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810708a:	68fb      	ldr	r3, [r7, #12]
 810708c:	681b      	ldr	r3, [r3, #0]
 810708e:	68b9      	ldr	r1, [r7, #8]
 8107090:	4618      	mov	r0, r3
 8107092:	f000 fbe5 	bl	8107860 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8107096:	68fb      	ldr	r3, [r7, #12]
 8107098:	681b      	ldr	r3, [r3, #0]
 810709a:	69da      	ldr	r2, [r3, #28]
 810709c:	68fb      	ldr	r3, [r7, #12]
 810709e:	681b      	ldr	r3, [r3, #0]
 81070a0:	f042 0208 	orr.w	r2, r2, #8
 81070a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 81070a6:	68fb      	ldr	r3, [r7, #12]
 81070a8:	681b      	ldr	r3, [r3, #0]
 81070aa:	69da      	ldr	r2, [r3, #28]
 81070ac:	68fb      	ldr	r3, [r7, #12]
 81070ae:	681b      	ldr	r3, [r3, #0]
 81070b0:	f022 0204 	bic.w	r2, r2, #4
 81070b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 81070b6:	68fb      	ldr	r3, [r7, #12]
 81070b8:	681b      	ldr	r3, [r3, #0]
 81070ba:	69d9      	ldr	r1, [r3, #28]
 81070bc:	68bb      	ldr	r3, [r7, #8]
 81070be:	691a      	ldr	r2, [r3, #16]
 81070c0:	68fb      	ldr	r3, [r7, #12]
 81070c2:	681b      	ldr	r3, [r3, #0]
 81070c4:	430a      	orrs	r2, r1
 81070c6:	61da      	str	r2, [r3, #28]
      break;
 81070c8:	e064      	b.n	8107194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81070ca:	68fb      	ldr	r3, [r7, #12]
 81070cc:	681b      	ldr	r3, [r3, #0]
 81070ce:	68b9      	ldr	r1, [r7, #8]
 81070d0:	4618      	mov	r0, r3
 81070d2:	f000 fc4d 	bl	8107970 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81070d6:	68fb      	ldr	r3, [r7, #12]
 81070d8:	681b      	ldr	r3, [r3, #0]
 81070da:	69da      	ldr	r2, [r3, #28]
 81070dc:	68fb      	ldr	r3, [r7, #12]
 81070de:	681b      	ldr	r3, [r3, #0]
 81070e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 81070e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81070e6:	68fb      	ldr	r3, [r7, #12]
 81070e8:	681b      	ldr	r3, [r3, #0]
 81070ea:	69da      	ldr	r2, [r3, #28]
 81070ec:	68fb      	ldr	r3, [r7, #12]
 81070ee:	681b      	ldr	r3, [r3, #0]
 81070f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 81070f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81070f6:	68fb      	ldr	r3, [r7, #12]
 81070f8:	681b      	ldr	r3, [r3, #0]
 81070fa:	69d9      	ldr	r1, [r3, #28]
 81070fc:	68bb      	ldr	r3, [r7, #8]
 81070fe:	691b      	ldr	r3, [r3, #16]
 8107100:	021a      	lsls	r2, r3, #8
 8107102:	68fb      	ldr	r3, [r7, #12]
 8107104:	681b      	ldr	r3, [r3, #0]
 8107106:	430a      	orrs	r2, r1
 8107108:	61da      	str	r2, [r3, #28]
      break;
 810710a:	e043      	b.n	8107194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 810710c:	68fb      	ldr	r3, [r7, #12]
 810710e:	681b      	ldr	r3, [r3, #0]
 8107110:	68b9      	ldr	r1, [r7, #8]
 8107112:	4618      	mov	r0, r3
 8107114:	f000 fc96 	bl	8107a44 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8107118:	68fb      	ldr	r3, [r7, #12]
 810711a:	681b      	ldr	r3, [r3, #0]
 810711c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810711e:	68fb      	ldr	r3, [r7, #12]
 8107120:	681b      	ldr	r3, [r3, #0]
 8107122:	f042 0208 	orr.w	r2, r2, #8
 8107126:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8107128:	68fb      	ldr	r3, [r7, #12]
 810712a:	681b      	ldr	r3, [r3, #0]
 810712c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810712e:	68fb      	ldr	r3, [r7, #12]
 8107130:	681b      	ldr	r3, [r3, #0]
 8107132:	f022 0204 	bic.w	r2, r2, #4
 8107136:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8107138:	68fb      	ldr	r3, [r7, #12]
 810713a:	681b      	ldr	r3, [r3, #0]
 810713c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 810713e:	68bb      	ldr	r3, [r7, #8]
 8107140:	691a      	ldr	r2, [r3, #16]
 8107142:	68fb      	ldr	r3, [r7, #12]
 8107144:	681b      	ldr	r3, [r3, #0]
 8107146:	430a      	orrs	r2, r1
 8107148:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 810714a:	e023      	b.n	8107194 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 810714c:	68fb      	ldr	r3, [r7, #12]
 810714e:	681b      	ldr	r3, [r3, #0]
 8107150:	68b9      	ldr	r1, [r7, #8]
 8107152:	4618      	mov	r0, r3
 8107154:	f000 fcda 	bl	8107b0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8107158:	68fb      	ldr	r3, [r7, #12]
 810715a:	681b      	ldr	r3, [r3, #0]
 810715c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810715e:	68fb      	ldr	r3, [r7, #12]
 8107160:	681b      	ldr	r3, [r3, #0]
 8107162:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8107166:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8107168:	68fb      	ldr	r3, [r7, #12]
 810716a:	681b      	ldr	r3, [r3, #0]
 810716c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810716e:	68fb      	ldr	r3, [r7, #12]
 8107170:	681b      	ldr	r3, [r3, #0]
 8107172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8107176:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8107178:	68fb      	ldr	r3, [r7, #12]
 810717a:	681b      	ldr	r3, [r3, #0]
 810717c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 810717e:	68bb      	ldr	r3, [r7, #8]
 8107180:	691b      	ldr	r3, [r3, #16]
 8107182:	021a      	lsls	r2, r3, #8
 8107184:	68fb      	ldr	r3, [r7, #12]
 8107186:	681b      	ldr	r3, [r3, #0]
 8107188:	430a      	orrs	r2, r1
 810718a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 810718c:	e002      	b.n	8107194 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 810718e:	2301      	movs	r3, #1
 8107190:	75fb      	strb	r3, [r7, #23]
      break;
 8107192:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8107194:	68fb      	ldr	r3, [r7, #12]
 8107196:	2200      	movs	r2, #0
 8107198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 810719c:	7dfb      	ldrb	r3, [r7, #23]
}
 810719e:	4618      	mov	r0, r3
 81071a0:	3718      	adds	r7, #24
 81071a2:	46bd      	mov	sp, r7
 81071a4:	bd80      	pop	{r7, pc}
 81071a6:	bf00      	nop

081071a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 81071a8:	b580      	push	{r7, lr}
 81071aa:	b084      	sub	sp, #16
 81071ac:	af00      	add	r7, sp, #0
 81071ae:	6078      	str	r0, [r7, #4]
 81071b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81071b2:	2300      	movs	r3, #0
 81071b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 81071b6:	687b      	ldr	r3, [r7, #4]
 81071b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 81071bc:	2b01      	cmp	r3, #1
 81071be:	d101      	bne.n	81071c4 <HAL_TIM_ConfigClockSource+0x1c>
 81071c0:	2302      	movs	r3, #2
 81071c2:	e0de      	b.n	8107382 <HAL_TIM_ConfigClockSource+0x1da>
 81071c4:	687b      	ldr	r3, [r7, #4]
 81071c6:	2201      	movs	r2, #1
 81071c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81071cc:	687b      	ldr	r3, [r7, #4]
 81071ce:	2202      	movs	r2, #2
 81071d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81071d4:	687b      	ldr	r3, [r7, #4]
 81071d6:	681b      	ldr	r3, [r3, #0]
 81071d8:	689b      	ldr	r3, [r3, #8]
 81071da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81071dc:	68bb      	ldr	r3, [r7, #8]
 81071de:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 81071e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 81071e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81071e8:	68bb      	ldr	r3, [r7, #8]
 81071ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81071ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 81071f0:	687b      	ldr	r3, [r7, #4]
 81071f2:	681b      	ldr	r3, [r3, #0]
 81071f4:	68ba      	ldr	r2, [r7, #8]
 81071f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 81071f8:	683b      	ldr	r3, [r7, #0]
 81071fa:	681b      	ldr	r3, [r3, #0]
 81071fc:	4a63      	ldr	r2, [pc, #396]	@ (810738c <HAL_TIM_ConfigClockSource+0x1e4>)
 81071fe:	4293      	cmp	r3, r2
 8107200:	f000 80a9 	beq.w	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 8107204:	4a61      	ldr	r2, [pc, #388]	@ (810738c <HAL_TIM_ConfigClockSource+0x1e4>)
 8107206:	4293      	cmp	r3, r2
 8107208:	f200 80ae 	bhi.w	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 810720c:	4a60      	ldr	r2, [pc, #384]	@ (8107390 <HAL_TIM_ConfigClockSource+0x1e8>)
 810720e:	4293      	cmp	r3, r2
 8107210:	f000 80a1 	beq.w	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 8107214:	4a5e      	ldr	r2, [pc, #376]	@ (8107390 <HAL_TIM_ConfigClockSource+0x1e8>)
 8107216:	4293      	cmp	r3, r2
 8107218:	f200 80a6 	bhi.w	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 810721c:	4a5d      	ldr	r2, [pc, #372]	@ (8107394 <HAL_TIM_ConfigClockSource+0x1ec>)
 810721e:	4293      	cmp	r3, r2
 8107220:	f000 8099 	beq.w	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 8107224:	4a5b      	ldr	r2, [pc, #364]	@ (8107394 <HAL_TIM_ConfigClockSource+0x1ec>)
 8107226:	4293      	cmp	r3, r2
 8107228:	f200 809e 	bhi.w	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 810722c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8107230:	f000 8091 	beq.w	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 8107234:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8107238:	f200 8096 	bhi.w	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 810723c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107240:	f000 8089 	beq.w	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 8107244:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107248:	f200 808e 	bhi.w	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 810724c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8107250:	d03e      	beq.n	81072d0 <HAL_TIM_ConfigClockSource+0x128>
 8107252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8107256:	f200 8087 	bhi.w	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 810725a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810725e:	f000 8086 	beq.w	810736e <HAL_TIM_ConfigClockSource+0x1c6>
 8107262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107266:	d87f      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107268:	2b70      	cmp	r3, #112	@ 0x70
 810726a:	d01a      	beq.n	81072a2 <HAL_TIM_ConfigClockSource+0xfa>
 810726c:	2b70      	cmp	r3, #112	@ 0x70
 810726e:	d87b      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107270:	2b60      	cmp	r3, #96	@ 0x60
 8107272:	d050      	beq.n	8107316 <HAL_TIM_ConfigClockSource+0x16e>
 8107274:	2b60      	cmp	r3, #96	@ 0x60
 8107276:	d877      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107278:	2b50      	cmp	r3, #80	@ 0x50
 810727a:	d03c      	beq.n	81072f6 <HAL_TIM_ConfigClockSource+0x14e>
 810727c:	2b50      	cmp	r3, #80	@ 0x50
 810727e:	d873      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107280:	2b40      	cmp	r3, #64	@ 0x40
 8107282:	d058      	beq.n	8107336 <HAL_TIM_ConfigClockSource+0x18e>
 8107284:	2b40      	cmp	r3, #64	@ 0x40
 8107286:	d86f      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107288:	2b30      	cmp	r3, #48	@ 0x30
 810728a:	d064      	beq.n	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 810728c:	2b30      	cmp	r3, #48	@ 0x30
 810728e:	d86b      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107290:	2b20      	cmp	r3, #32
 8107292:	d060      	beq.n	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 8107294:	2b20      	cmp	r3, #32
 8107296:	d867      	bhi.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
 8107298:	2b00      	cmp	r3, #0
 810729a:	d05c      	beq.n	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 810729c:	2b10      	cmp	r3, #16
 810729e:	d05a      	beq.n	8107356 <HAL_TIM_ConfigClockSource+0x1ae>
 81072a0:	e062      	b.n	8107368 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81072a2:	687b      	ldr	r3, [r7, #4]
 81072a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 81072a6:	683b      	ldr	r3, [r7, #0]
 81072a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 81072aa:	683b      	ldr	r3, [r7, #0]
 81072ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 81072ae:	683b      	ldr	r3, [r7, #0]
 81072b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 81072b2:	f000 ff21 	bl	81080f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 81072b6:	687b      	ldr	r3, [r7, #4]
 81072b8:	681b      	ldr	r3, [r3, #0]
 81072ba:	689b      	ldr	r3, [r3, #8]
 81072bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 81072be:	68bb      	ldr	r3, [r7, #8]
 81072c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 81072c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 81072c6:	687b      	ldr	r3, [r7, #4]
 81072c8:	681b      	ldr	r3, [r3, #0]
 81072ca:	68ba      	ldr	r2, [r7, #8]
 81072cc:	609a      	str	r2, [r3, #8]
      break;
 81072ce:	e04f      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81072d0:	687b      	ldr	r3, [r7, #4]
 81072d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 81072d4:	683b      	ldr	r3, [r7, #0]
 81072d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 81072d8:	683b      	ldr	r3, [r7, #0]
 81072da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 81072dc:	683b      	ldr	r3, [r7, #0]
 81072de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 81072e0:	f000 ff0a 	bl	81080f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81072e4:	687b      	ldr	r3, [r7, #4]
 81072e6:	681b      	ldr	r3, [r3, #0]
 81072e8:	689a      	ldr	r2, [r3, #8]
 81072ea:	687b      	ldr	r3, [r7, #4]
 81072ec:	681b      	ldr	r3, [r3, #0]
 81072ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 81072f2:	609a      	str	r2, [r3, #8]
      break;
 81072f4:	e03c      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 81072f6:	687b      	ldr	r3, [r7, #4]
 81072f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 81072fa:	683b      	ldr	r3, [r7, #0]
 81072fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 81072fe:	683b      	ldr	r3, [r7, #0]
 8107300:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8107302:	461a      	mov	r2, r3
 8107304:	f000 fdc6 	bl	8107e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8107308:	687b      	ldr	r3, [r7, #4]
 810730a:	681b      	ldr	r3, [r3, #0]
 810730c:	2150      	movs	r1, #80	@ 0x50
 810730e:	4618      	mov	r0, r3
 8107310:	f000 fed5 	bl	81080be <TIM_ITRx_SetConfig>
      break;
 8107314:	e02c      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8107316:	687b      	ldr	r3, [r7, #4]
 8107318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810731a:	683b      	ldr	r3, [r7, #0]
 810731c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810731e:	683b      	ldr	r3, [r7, #0]
 8107320:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8107322:	461a      	mov	r2, r3
 8107324:	f000 fe22 	bl	8107f6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8107328:	687b      	ldr	r3, [r7, #4]
 810732a:	681b      	ldr	r3, [r3, #0]
 810732c:	2160      	movs	r1, #96	@ 0x60
 810732e:	4618      	mov	r0, r3
 8107330:	f000 fec5 	bl	81080be <TIM_ITRx_SetConfig>
      break;
 8107334:	e01c      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8107336:	687b      	ldr	r3, [r7, #4]
 8107338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810733a:	683b      	ldr	r3, [r7, #0]
 810733c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810733e:	683b      	ldr	r3, [r7, #0]
 8107340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8107342:	461a      	mov	r2, r3
 8107344:	f000 fda6 	bl	8107e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8107348:	687b      	ldr	r3, [r7, #4]
 810734a:	681b      	ldr	r3, [r3, #0]
 810734c:	2140      	movs	r1, #64	@ 0x40
 810734e:	4618      	mov	r0, r3
 8107350:	f000 feb5 	bl	81080be <TIM_ITRx_SetConfig>
      break;
 8107354:	e00c      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8107356:	687b      	ldr	r3, [r7, #4]
 8107358:	681a      	ldr	r2, [r3, #0]
 810735a:	683b      	ldr	r3, [r7, #0]
 810735c:	681b      	ldr	r3, [r3, #0]
 810735e:	4619      	mov	r1, r3
 8107360:	4610      	mov	r0, r2
 8107362:	f000 feac 	bl	81080be <TIM_ITRx_SetConfig>
      break;
 8107366:	e003      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8107368:	2301      	movs	r3, #1
 810736a:	73fb      	strb	r3, [r7, #15]
      break;
 810736c:	e000      	b.n	8107370 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 810736e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8107370:	687b      	ldr	r3, [r7, #4]
 8107372:	2201      	movs	r2, #1
 8107374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8107378:	687b      	ldr	r3, [r7, #4]
 810737a:	2200      	movs	r2, #0
 810737c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8107380:	7bfb      	ldrb	r3, [r7, #15]
}
 8107382:	4618      	mov	r0, r3
 8107384:	3710      	adds	r7, #16
 8107386:	46bd      	mov	sp, r7
 8107388:	bd80      	pop	{r7, pc}
 810738a:	bf00      	nop
 810738c:	00100040 	.word	0x00100040
 8107390:	00100030 	.word	0x00100030
 8107394:	00100020 	.word	0x00100020

08107398 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8107398:	b580      	push	{r7, lr}
 810739a:	b082      	sub	sp, #8
 810739c:	af00      	add	r7, sp, #0
 810739e:	6078      	str	r0, [r7, #4]
 81073a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 81073a2:	687b      	ldr	r3, [r7, #4]
 81073a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 81073a8:	2b01      	cmp	r3, #1
 81073aa:	d101      	bne.n	81073b0 <HAL_TIM_SlaveConfigSynchro+0x18>
 81073ac:	2302      	movs	r3, #2
 81073ae:	e031      	b.n	8107414 <HAL_TIM_SlaveConfigSynchro+0x7c>
 81073b0:	687b      	ldr	r3, [r7, #4]
 81073b2:	2201      	movs	r2, #1
 81073b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81073b8:	687b      	ldr	r3, [r7, #4]
 81073ba:	2202      	movs	r2, #2
 81073bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 81073c0:	6839      	ldr	r1, [r7, #0]
 81073c2:	6878      	ldr	r0, [r7, #4]
 81073c4:	f000 fc08 	bl	8107bd8 <TIM_SlaveTimer_SetConfig>
 81073c8:	4603      	mov	r3, r0
 81073ca:	2b00      	cmp	r3, #0
 81073cc:	d009      	beq.n	81073e2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 81073ce:	687b      	ldr	r3, [r7, #4]
 81073d0:	2201      	movs	r2, #1
 81073d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 81073d6:	687b      	ldr	r3, [r7, #4]
 81073d8:	2200      	movs	r2, #0
 81073da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 81073de:	2301      	movs	r3, #1
 81073e0:	e018      	b.n	8107414 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 81073e2:	687b      	ldr	r3, [r7, #4]
 81073e4:	681b      	ldr	r3, [r3, #0]
 81073e6:	68da      	ldr	r2, [r3, #12]
 81073e8:	687b      	ldr	r3, [r7, #4]
 81073ea:	681b      	ldr	r3, [r3, #0]
 81073ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 81073f0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 81073f2:	687b      	ldr	r3, [r7, #4]
 81073f4:	681b      	ldr	r3, [r3, #0]
 81073f6:	68da      	ldr	r2, [r3, #12]
 81073f8:	687b      	ldr	r3, [r7, #4]
 81073fa:	681b      	ldr	r3, [r3, #0]
 81073fc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8107400:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8107402:	687b      	ldr	r3, [r7, #4]
 8107404:	2201      	movs	r2, #1
 8107406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810740a:	687b      	ldr	r3, [r7, #4]
 810740c:	2200      	movs	r2, #0
 810740e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8107412:	2300      	movs	r3, #0
}
 8107414:	4618      	mov	r0, r3
 8107416:	3708      	adds	r7, #8
 8107418:	46bd      	mov	sp, r7
 810741a:	bd80      	pop	{r7, pc}

0810741c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 810741c:	b480      	push	{r7}
 810741e:	b085      	sub	sp, #20
 8107420:	af00      	add	r7, sp, #0
 8107422:	6078      	str	r0, [r7, #4]
 8107424:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8107426:	2300      	movs	r3, #0
 8107428:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 810742a:	683b      	ldr	r3, [r7, #0]
 810742c:	2b0c      	cmp	r3, #12
 810742e:	d831      	bhi.n	8107494 <HAL_TIM_ReadCapturedValue+0x78>
 8107430:	a201      	add	r2, pc, #4	@ (adr r2, 8107438 <HAL_TIM_ReadCapturedValue+0x1c>)
 8107432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107436:	bf00      	nop
 8107438:	0810746d 	.word	0x0810746d
 810743c:	08107495 	.word	0x08107495
 8107440:	08107495 	.word	0x08107495
 8107444:	08107495 	.word	0x08107495
 8107448:	08107477 	.word	0x08107477
 810744c:	08107495 	.word	0x08107495
 8107450:	08107495 	.word	0x08107495
 8107454:	08107495 	.word	0x08107495
 8107458:	08107481 	.word	0x08107481
 810745c:	08107495 	.word	0x08107495
 8107460:	08107495 	.word	0x08107495
 8107464:	08107495 	.word	0x08107495
 8107468:	0810748b 	.word	0x0810748b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 810746c:	687b      	ldr	r3, [r7, #4]
 810746e:	681b      	ldr	r3, [r3, #0]
 8107470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8107472:	60fb      	str	r3, [r7, #12]

      break;
 8107474:	e00f      	b.n	8107496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8107476:	687b      	ldr	r3, [r7, #4]
 8107478:	681b      	ldr	r3, [r3, #0]
 810747a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810747c:	60fb      	str	r3, [r7, #12]

      break;
 810747e:	e00a      	b.n	8107496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8107480:	687b      	ldr	r3, [r7, #4]
 8107482:	681b      	ldr	r3, [r3, #0]
 8107484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107486:	60fb      	str	r3, [r7, #12]

      break;
 8107488:	e005      	b.n	8107496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 810748a:	687b      	ldr	r3, [r7, #4]
 810748c:	681b      	ldr	r3, [r3, #0]
 810748e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107490:	60fb      	str	r3, [r7, #12]

      break;
 8107492:	e000      	b.n	8107496 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8107494:	bf00      	nop
  }

  return tmpreg;
 8107496:	68fb      	ldr	r3, [r7, #12]
}
 8107498:	4618      	mov	r0, r3
 810749a:	3714      	adds	r7, #20
 810749c:	46bd      	mov	sp, r7
 810749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074a2:	4770      	bx	lr

081074a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 81074a4:	b480      	push	{r7}
 81074a6:	b083      	sub	sp, #12
 81074a8:	af00      	add	r7, sp, #0
 81074aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 81074ac:	bf00      	nop
 81074ae:	370c      	adds	r7, #12
 81074b0:	46bd      	mov	sp, r7
 81074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074b6:	4770      	bx	lr

081074b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 81074b8:	b480      	push	{r7}
 81074ba:	b083      	sub	sp, #12
 81074bc:	af00      	add	r7, sp, #0
 81074be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 81074c0:	bf00      	nop
 81074c2:	370c      	adds	r7, #12
 81074c4:	46bd      	mov	sp, r7
 81074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074ca:	4770      	bx	lr

081074cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 81074cc:	b480      	push	{r7}
 81074ce:	b083      	sub	sp, #12
 81074d0:	af00      	add	r7, sp, #0
 81074d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 81074d4:	bf00      	nop
 81074d6:	370c      	adds	r7, #12
 81074d8:	46bd      	mov	sp, r7
 81074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074de:	4770      	bx	lr

081074e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 81074e0:	b480      	push	{r7}
 81074e2:	b085      	sub	sp, #20
 81074e4:	af00      	add	r7, sp, #0
 81074e6:	6078      	str	r0, [r7, #4]
 81074e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81074ea:	687b      	ldr	r3, [r7, #4]
 81074ec:	681b      	ldr	r3, [r3, #0]
 81074ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81074f0:	687b      	ldr	r3, [r7, #4]
 81074f2:	4a46      	ldr	r2, [pc, #280]	@ (810760c <TIM_Base_SetConfig+0x12c>)
 81074f4:	4293      	cmp	r3, r2
 81074f6:	d013      	beq.n	8107520 <TIM_Base_SetConfig+0x40>
 81074f8:	687b      	ldr	r3, [r7, #4]
 81074fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81074fe:	d00f      	beq.n	8107520 <TIM_Base_SetConfig+0x40>
 8107500:	687b      	ldr	r3, [r7, #4]
 8107502:	4a43      	ldr	r2, [pc, #268]	@ (8107610 <TIM_Base_SetConfig+0x130>)
 8107504:	4293      	cmp	r3, r2
 8107506:	d00b      	beq.n	8107520 <TIM_Base_SetConfig+0x40>
 8107508:	687b      	ldr	r3, [r7, #4]
 810750a:	4a42      	ldr	r2, [pc, #264]	@ (8107614 <TIM_Base_SetConfig+0x134>)
 810750c:	4293      	cmp	r3, r2
 810750e:	d007      	beq.n	8107520 <TIM_Base_SetConfig+0x40>
 8107510:	687b      	ldr	r3, [r7, #4]
 8107512:	4a41      	ldr	r2, [pc, #260]	@ (8107618 <TIM_Base_SetConfig+0x138>)
 8107514:	4293      	cmp	r3, r2
 8107516:	d003      	beq.n	8107520 <TIM_Base_SetConfig+0x40>
 8107518:	687b      	ldr	r3, [r7, #4]
 810751a:	4a40      	ldr	r2, [pc, #256]	@ (810761c <TIM_Base_SetConfig+0x13c>)
 810751c:	4293      	cmp	r3, r2
 810751e:	d108      	bne.n	8107532 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8107520:	68fb      	ldr	r3, [r7, #12]
 8107522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8107526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8107528:	683b      	ldr	r3, [r7, #0]
 810752a:	685b      	ldr	r3, [r3, #4]
 810752c:	68fa      	ldr	r2, [r7, #12]
 810752e:	4313      	orrs	r3, r2
 8107530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8107532:	687b      	ldr	r3, [r7, #4]
 8107534:	4a35      	ldr	r2, [pc, #212]	@ (810760c <TIM_Base_SetConfig+0x12c>)
 8107536:	4293      	cmp	r3, r2
 8107538:	d01f      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 810753a:	687b      	ldr	r3, [r7, #4]
 810753c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8107540:	d01b      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 8107542:	687b      	ldr	r3, [r7, #4]
 8107544:	4a32      	ldr	r2, [pc, #200]	@ (8107610 <TIM_Base_SetConfig+0x130>)
 8107546:	4293      	cmp	r3, r2
 8107548:	d017      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 810754a:	687b      	ldr	r3, [r7, #4]
 810754c:	4a31      	ldr	r2, [pc, #196]	@ (8107614 <TIM_Base_SetConfig+0x134>)
 810754e:	4293      	cmp	r3, r2
 8107550:	d013      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 8107552:	687b      	ldr	r3, [r7, #4]
 8107554:	4a30      	ldr	r2, [pc, #192]	@ (8107618 <TIM_Base_SetConfig+0x138>)
 8107556:	4293      	cmp	r3, r2
 8107558:	d00f      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 810755a:	687b      	ldr	r3, [r7, #4]
 810755c:	4a2f      	ldr	r2, [pc, #188]	@ (810761c <TIM_Base_SetConfig+0x13c>)
 810755e:	4293      	cmp	r3, r2
 8107560:	d00b      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 8107562:	687b      	ldr	r3, [r7, #4]
 8107564:	4a2e      	ldr	r2, [pc, #184]	@ (8107620 <TIM_Base_SetConfig+0x140>)
 8107566:	4293      	cmp	r3, r2
 8107568:	d007      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 810756a:	687b      	ldr	r3, [r7, #4]
 810756c:	4a2d      	ldr	r2, [pc, #180]	@ (8107624 <TIM_Base_SetConfig+0x144>)
 810756e:	4293      	cmp	r3, r2
 8107570:	d003      	beq.n	810757a <TIM_Base_SetConfig+0x9a>
 8107572:	687b      	ldr	r3, [r7, #4]
 8107574:	4a2c      	ldr	r2, [pc, #176]	@ (8107628 <TIM_Base_SetConfig+0x148>)
 8107576:	4293      	cmp	r3, r2
 8107578:	d108      	bne.n	810758c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810757a:	68fb      	ldr	r3, [r7, #12]
 810757c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8107580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8107582:	683b      	ldr	r3, [r7, #0]
 8107584:	68db      	ldr	r3, [r3, #12]
 8107586:	68fa      	ldr	r2, [r7, #12]
 8107588:	4313      	orrs	r3, r2
 810758a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810758c:	68fb      	ldr	r3, [r7, #12]
 810758e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8107592:	683b      	ldr	r3, [r7, #0]
 8107594:	695b      	ldr	r3, [r3, #20]
 8107596:	4313      	orrs	r3, r2
 8107598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810759a:	687b      	ldr	r3, [r7, #4]
 810759c:	68fa      	ldr	r2, [r7, #12]
 810759e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81075a0:	683b      	ldr	r3, [r7, #0]
 81075a2:	689a      	ldr	r2, [r3, #8]
 81075a4:	687b      	ldr	r3, [r7, #4]
 81075a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81075a8:	683b      	ldr	r3, [r7, #0]
 81075aa:	681a      	ldr	r2, [r3, #0]
 81075ac:	687b      	ldr	r3, [r7, #4]
 81075ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81075b0:	687b      	ldr	r3, [r7, #4]
 81075b2:	4a16      	ldr	r2, [pc, #88]	@ (810760c <TIM_Base_SetConfig+0x12c>)
 81075b4:	4293      	cmp	r3, r2
 81075b6:	d00f      	beq.n	81075d8 <TIM_Base_SetConfig+0xf8>
 81075b8:	687b      	ldr	r3, [r7, #4]
 81075ba:	4a18      	ldr	r2, [pc, #96]	@ (810761c <TIM_Base_SetConfig+0x13c>)
 81075bc:	4293      	cmp	r3, r2
 81075be:	d00b      	beq.n	81075d8 <TIM_Base_SetConfig+0xf8>
 81075c0:	687b      	ldr	r3, [r7, #4]
 81075c2:	4a17      	ldr	r2, [pc, #92]	@ (8107620 <TIM_Base_SetConfig+0x140>)
 81075c4:	4293      	cmp	r3, r2
 81075c6:	d007      	beq.n	81075d8 <TIM_Base_SetConfig+0xf8>
 81075c8:	687b      	ldr	r3, [r7, #4]
 81075ca:	4a16      	ldr	r2, [pc, #88]	@ (8107624 <TIM_Base_SetConfig+0x144>)
 81075cc:	4293      	cmp	r3, r2
 81075ce:	d003      	beq.n	81075d8 <TIM_Base_SetConfig+0xf8>
 81075d0:	687b      	ldr	r3, [r7, #4]
 81075d2:	4a15      	ldr	r2, [pc, #84]	@ (8107628 <TIM_Base_SetConfig+0x148>)
 81075d4:	4293      	cmp	r3, r2
 81075d6:	d103      	bne.n	81075e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81075d8:	683b      	ldr	r3, [r7, #0]
 81075da:	691a      	ldr	r2, [r3, #16]
 81075dc:	687b      	ldr	r3, [r7, #4]
 81075de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81075e0:	687b      	ldr	r3, [r7, #4]
 81075e2:	2201      	movs	r2, #1
 81075e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 81075e6:	687b      	ldr	r3, [r7, #4]
 81075e8:	691b      	ldr	r3, [r3, #16]
 81075ea:	f003 0301 	and.w	r3, r3, #1
 81075ee:	2b01      	cmp	r3, #1
 81075f0:	d105      	bne.n	81075fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 81075f2:	687b      	ldr	r3, [r7, #4]
 81075f4:	691b      	ldr	r3, [r3, #16]
 81075f6:	f023 0201 	bic.w	r2, r3, #1
 81075fa:	687b      	ldr	r3, [r7, #4]
 81075fc:	611a      	str	r2, [r3, #16]
  }
}
 81075fe:	bf00      	nop
 8107600:	3714      	adds	r7, #20
 8107602:	46bd      	mov	sp, r7
 8107604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107608:	4770      	bx	lr
 810760a:	bf00      	nop
 810760c:	40010000 	.word	0x40010000
 8107610:	40000400 	.word	0x40000400
 8107614:	40000800 	.word	0x40000800
 8107618:	40000c00 	.word	0x40000c00
 810761c:	40010400 	.word	0x40010400
 8107620:	40014000 	.word	0x40014000
 8107624:	40014400 	.word	0x40014400
 8107628:	40014800 	.word	0x40014800

0810762c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 810762c:	b480      	push	{r7}
 810762e:	b087      	sub	sp, #28
 8107630:	af00      	add	r7, sp, #0
 8107632:	6078      	str	r0, [r7, #4]
 8107634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107636:	687b      	ldr	r3, [r7, #4]
 8107638:	6a1b      	ldr	r3, [r3, #32]
 810763a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810763c:	687b      	ldr	r3, [r7, #4]
 810763e:	6a1b      	ldr	r3, [r3, #32]
 8107640:	f023 0201 	bic.w	r2, r3, #1
 8107644:	687b      	ldr	r3, [r7, #4]
 8107646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107648:	687b      	ldr	r3, [r7, #4]
 810764a:	685b      	ldr	r3, [r3, #4]
 810764c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 810764e:	687b      	ldr	r3, [r7, #4]
 8107650:	699b      	ldr	r3, [r3, #24]
 8107652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8107654:	68fb      	ldr	r3, [r7, #12]
 8107656:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810765a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810765e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8107660:	68fb      	ldr	r3, [r7, #12]
 8107662:	f023 0303 	bic.w	r3, r3, #3
 8107666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107668:	683b      	ldr	r3, [r7, #0]
 810766a:	681b      	ldr	r3, [r3, #0]
 810766c:	68fa      	ldr	r2, [r7, #12]
 810766e:	4313      	orrs	r3, r2
 8107670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8107672:	697b      	ldr	r3, [r7, #20]
 8107674:	f023 0302 	bic.w	r3, r3, #2
 8107678:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 810767a:	683b      	ldr	r3, [r7, #0]
 810767c:	689b      	ldr	r3, [r3, #8]
 810767e:	697a      	ldr	r2, [r7, #20]
 8107680:	4313      	orrs	r3, r2
 8107682:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8107684:	687b      	ldr	r3, [r7, #4]
 8107686:	4a2c      	ldr	r2, [pc, #176]	@ (8107738 <TIM_OC1_SetConfig+0x10c>)
 8107688:	4293      	cmp	r3, r2
 810768a:	d00f      	beq.n	81076ac <TIM_OC1_SetConfig+0x80>
 810768c:	687b      	ldr	r3, [r7, #4]
 810768e:	4a2b      	ldr	r2, [pc, #172]	@ (810773c <TIM_OC1_SetConfig+0x110>)
 8107690:	4293      	cmp	r3, r2
 8107692:	d00b      	beq.n	81076ac <TIM_OC1_SetConfig+0x80>
 8107694:	687b      	ldr	r3, [r7, #4]
 8107696:	4a2a      	ldr	r2, [pc, #168]	@ (8107740 <TIM_OC1_SetConfig+0x114>)
 8107698:	4293      	cmp	r3, r2
 810769a:	d007      	beq.n	81076ac <TIM_OC1_SetConfig+0x80>
 810769c:	687b      	ldr	r3, [r7, #4]
 810769e:	4a29      	ldr	r2, [pc, #164]	@ (8107744 <TIM_OC1_SetConfig+0x118>)
 81076a0:	4293      	cmp	r3, r2
 81076a2:	d003      	beq.n	81076ac <TIM_OC1_SetConfig+0x80>
 81076a4:	687b      	ldr	r3, [r7, #4]
 81076a6:	4a28      	ldr	r2, [pc, #160]	@ (8107748 <TIM_OC1_SetConfig+0x11c>)
 81076a8:	4293      	cmp	r3, r2
 81076aa:	d10c      	bne.n	81076c6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 81076ac:	697b      	ldr	r3, [r7, #20]
 81076ae:	f023 0308 	bic.w	r3, r3, #8
 81076b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 81076b4:	683b      	ldr	r3, [r7, #0]
 81076b6:	68db      	ldr	r3, [r3, #12]
 81076b8:	697a      	ldr	r2, [r7, #20]
 81076ba:	4313      	orrs	r3, r2
 81076bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 81076be:	697b      	ldr	r3, [r7, #20]
 81076c0:	f023 0304 	bic.w	r3, r3, #4
 81076c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81076c6:	687b      	ldr	r3, [r7, #4]
 81076c8:	4a1b      	ldr	r2, [pc, #108]	@ (8107738 <TIM_OC1_SetConfig+0x10c>)
 81076ca:	4293      	cmp	r3, r2
 81076cc:	d00f      	beq.n	81076ee <TIM_OC1_SetConfig+0xc2>
 81076ce:	687b      	ldr	r3, [r7, #4]
 81076d0:	4a1a      	ldr	r2, [pc, #104]	@ (810773c <TIM_OC1_SetConfig+0x110>)
 81076d2:	4293      	cmp	r3, r2
 81076d4:	d00b      	beq.n	81076ee <TIM_OC1_SetConfig+0xc2>
 81076d6:	687b      	ldr	r3, [r7, #4]
 81076d8:	4a19      	ldr	r2, [pc, #100]	@ (8107740 <TIM_OC1_SetConfig+0x114>)
 81076da:	4293      	cmp	r3, r2
 81076dc:	d007      	beq.n	81076ee <TIM_OC1_SetConfig+0xc2>
 81076de:	687b      	ldr	r3, [r7, #4]
 81076e0:	4a18      	ldr	r2, [pc, #96]	@ (8107744 <TIM_OC1_SetConfig+0x118>)
 81076e2:	4293      	cmp	r3, r2
 81076e4:	d003      	beq.n	81076ee <TIM_OC1_SetConfig+0xc2>
 81076e6:	687b      	ldr	r3, [r7, #4]
 81076e8:	4a17      	ldr	r2, [pc, #92]	@ (8107748 <TIM_OC1_SetConfig+0x11c>)
 81076ea:	4293      	cmp	r3, r2
 81076ec:	d111      	bne.n	8107712 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 81076ee:	693b      	ldr	r3, [r7, #16]
 81076f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81076f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 81076f6:	693b      	ldr	r3, [r7, #16]
 81076f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 81076fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 81076fe:	683b      	ldr	r3, [r7, #0]
 8107700:	695b      	ldr	r3, [r3, #20]
 8107702:	693a      	ldr	r2, [r7, #16]
 8107704:	4313      	orrs	r3, r2
 8107706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8107708:	683b      	ldr	r3, [r7, #0]
 810770a:	699b      	ldr	r3, [r3, #24]
 810770c:	693a      	ldr	r2, [r7, #16]
 810770e:	4313      	orrs	r3, r2
 8107710:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107712:	687b      	ldr	r3, [r7, #4]
 8107714:	693a      	ldr	r2, [r7, #16]
 8107716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107718:	687b      	ldr	r3, [r7, #4]
 810771a:	68fa      	ldr	r2, [r7, #12]
 810771c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 810771e:	683b      	ldr	r3, [r7, #0]
 8107720:	685a      	ldr	r2, [r3, #4]
 8107722:	687b      	ldr	r3, [r7, #4]
 8107724:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107726:	687b      	ldr	r3, [r7, #4]
 8107728:	697a      	ldr	r2, [r7, #20]
 810772a:	621a      	str	r2, [r3, #32]
}
 810772c:	bf00      	nop
 810772e:	371c      	adds	r7, #28
 8107730:	46bd      	mov	sp, r7
 8107732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107736:	4770      	bx	lr
 8107738:	40010000 	.word	0x40010000
 810773c:	40010400 	.word	0x40010400
 8107740:	40014000 	.word	0x40014000
 8107744:	40014400 	.word	0x40014400
 8107748:	40014800 	.word	0x40014800

0810774c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 810774c:	b480      	push	{r7}
 810774e:	b087      	sub	sp, #28
 8107750:	af00      	add	r7, sp, #0
 8107752:	6078      	str	r0, [r7, #4]
 8107754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107756:	687b      	ldr	r3, [r7, #4]
 8107758:	6a1b      	ldr	r3, [r3, #32]
 810775a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810775c:	687b      	ldr	r3, [r7, #4]
 810775e:	6a1b      	ldr	r3, [r3, #32]
 8107760:	f023 0210 	bic.w	r2, r3, #16
 8107764:	687b      	ldr	r3, [r7, #4]
 8107766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107768:	687b      	ldr	r3, [r7, #4]
 810776a:	685b      	ldr	r3, [r3, #4]
 810776c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 810776e:	687b      	ldr	r3, [r7, #4]
 8107770:	699b      	ldr	r3, [r3, #24]
 8107772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8107774:	68fb      	ldr	r3, [r7, #12]
 8107776:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 810777a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 810777e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8107780:	68fb      	ldr	r3, [r7, #12]
 8107782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8107786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107788:	683b      	ldr	r3, [r7, #0]
 810778a:	681b      	ldr	r3, [r3, #0]
 810778c:	021b      	lsls	r3, r3, #8
 810778e:	68fa      	ldr	r2, [r7, #12]
 8107790:	4313      	orrs	r3, r2
 8107792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8107794:	697b      	ldr	r3, [r7, #20]
 8107796:	f023 0320 	bic.w	r3, r3, #32
 810779a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 810779c:	683b      	ldr	r3, [r7, #0]
 810779e:	689b      	ldr	r3, [r3, #8]
 81077a0:	011b      	lsls	r3, r3, #4
 81077a2:	697a      	ldr	r2, [r7, #20]
 81077a4:	4313      	orrs	r3, r2
 81077a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 81077a8:	687b      	ldr	r3, [r7, #4]
 81077aa:	4a28      	ldr	r2, [pc, #160]	@ (810784c <TIM_OC2_SetConfig+0x100>)
 81077ac:	4293      	cmp	r3, r2
 81077ae:	d003      	beq.n	81077b8 <TIM_OC2_SetConfig+0x6c>
 81077b0:	687b      	ldr	r3, [r7, #4]
 81077b2:	4a27      	ldr	r2, [pc, #156]	@ (8107850 <TIM_OC2_SetConfig+0x104>)
 81077b4:	4293      	cmp	r3, r2
 81077b6:	d10d      	bne.n	81077d4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 81077b8:	697b      	ldr	r3, [r7, #20]
 81077ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 81077be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 81077c0:	683b      	ldr	r3, [r7, #0]
 81077c2:	68db      	ldr	r3, [r3, #12]
 81077c4:	011b      	lsls	r3, r3, #4
 81077c6:	697a      	ldr	r2, [r7, #20]
 81077c8:	4313      	orrs	r3, r2
 81077ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 81077cc:	697b      	ldr	r3, [r7, #20]
 81077ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 81077d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81077d4:	687b      	ldr	r3, [r7, #4]
 81077d6:	4a1d      	ldr	r2, [pc, #116]	@ (810784c <TIM_OC2_SetConfig+0x100>)
 81077d8:	4293      	cmp	r3, r2
 81077da:	d00f      	beq.n	81077fc <TIM_OC2_SetConfig+0xb0>
 81077dc:	687b      	ldr	r3, [r7, #4]
 81077de:	4a1c      	ldr	r2, [pc, #112]	@ (8107850 <TIM_OC2_SetConfig+0x104>)
 81077e0:	4293      	cmp	r3, r2
 81077e2:	d00b      	beq.n	81077fc <TIM_OC2_SetConfig+0xb0>
 81077e4:	687b      	ldr	r3, [r7, #4]
 81077e6:	4a1b      	ldr	r2, [pc, #108]	@ (8107854 <TIM_OC2_SetConfig+0x108>)
 81077e8:	4293      	cmp	r3, r2
 81077ea:	d007      	beq.n	81077fc <TIM_OC2_SetConfig+0xb0>
 81077ec:	687b      	ldr	r3, [r7, #4]
 81077ee:	4a1a      	ldr	r2, [pc, #104]	@ (8107858 <TIM_OC2_SetConfig+0x10c>)
 81077f0:	4293      	cmp	r3, r2
 81077f2:	d003      	beq.n	81077fc <TIM_OC2_SetConfig+0xb0>
 81077f4:	687b      	ldr	r3, [r7, #4]
 81077f6:	4a19      	ldr	r2, [pc, #100]	@ (810785c <TIM_OC2_SetConfig+0x110>)
 81077f8:	4293      	cmp	r3, r2
 81077fa:	d113      	bne.n	8107824 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 81077fc:	693b      	ldr	r3, [r7, #16]
 81077fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8107802:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8107804:	693b      	ldr	r3, [r7, #16]
 8107806:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 810780a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 810780c:	683b      	ldr	r3, [r7, #0]
 810780e:	695b      	ldr	r3, [r3, #20]
 8107810:	009b      	lsls	r3, r3, #2
 8107812:	693a      	ldr	r2, [r7, #16]
 8107814:	4313      	orrs	r3, r2
 8107816:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8107818:	683b      	ldr	r3, [r7, #0]
 810781a:	699b      	ldr	r3, [r3, #24]
 810781c:	009b      	lsls	r3, r3, #2
 810781e:	693a      	ldr	r2, [r7, #16]
 8107820:	4313      	orrs	r3, r2
 8107822:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107824:	687b      	ldr	r3, [r7, #4]
 8107826:	693a      	ldr	r2, [r7, #16]
 8107828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810782a:	687b      	ldr	r3, [r7, #4]
 810782c:	68fa      	ldr	r2, [r7, #12]
 810782e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8107830:	683b      	ldr	r3, [r7, #0]
 8107832:	685a      	ldr	r2, [r3, #4]
 8107834:	687b      	ldr	r3, [r7, #4]
 8107836:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107838:	687b      	ldr	r3, [r7, #4]
 810783a:	697a      	ldr	r2, [r7, #20]
 810783c:	621a      	str	r2, [r3, #32]
}
 810783e:	bf00      	nop
 8107840:	371c      	adds	r7, #28
 8107842:	46bd      	mov	sp, r7
 8107844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107848:	4770      	bx	lr
 810784a:	bf00      	nop
 810784c:	40010000 	.word	0x40010000
 8107850:	40010400 	.word	0x40010400
 8107854:	40014000 	.word	0x40014000
 8107858:	40014400 	.word	0x40014400
 810785c:	40014800 	.word	0x40014800

08107860 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8107860:	b480      	push	{r7}
 8107862:	b087      	sub	sp, #28
 8107864:	af00      	add	r7, sp, #0
 8107866:	6078      	str	r0, [r7, #4]
 8107868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810786a:	687b      	ldr	r3, [r7, #4]
 810786c:	6a1b      	ldr	r3, [r3, #32]
 810786e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8107870:	687b      	ldr	r3, [r7, #4]
 8107872:	6a1b      	ldr	r3, [r3, #32]
 8107874:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8107878:	687b      	ldr	r3, [r7, #4]
 810787a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810787c:	687b      	ldr	r3, [r7, #4]
 810787e:	685b      	ldr	r3, [r3, #4]
 8107880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107882:	687b      	ldr	r3, [r7, #4]
 8107884:	69db      	ldr	r3, [r3, #28]
 8107886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8107888:	68fb      	ldr	r3, [r7, #12]
 810788a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810788e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8107892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8107894:	68fb      	ldr	r3, [r7, #12]
 8107896:	f023 0303 	bic.w	r3, r3, #3
 810789a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810789c:	683b      	ldr	r3, [r7, #0]
 810789e:	681b      	ldr	r3, [r3, #0]
 81078a0:	68fa      	ldr	r2, [r7, #12]
 81078a2:	4313      	orrs	r3, r2
 81078a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 81078a6:	697b      	ldr	r3, [r7, #20]
 81078a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 81078ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 81078ae:	683b      	ldr	r3, [r7, #0]
 81078b0:	689b      	ldr	r3, [r3, #8]
 81078b2:	021b      	lsls	r3, r3, #8
 81078b4:	697a      	ldr	r2, [r7, #20]
 81078b6:	4313      	orrs	r3, r2
 81078b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 81078ba:	687b      	ldr	r3, [r7, #4]
 81078bc:	4a27      	ldr	r2, [pc, #156]	@ (810795c <TIM_OC3_SetConfig+0xfc>)
 81078be:	4293      	cmp	r3, r2
 81078c0:	d003      	beq.n	81078ca <TIM_OC3_SetConfig+0x6a>
 81078c2:	687b      	ldr	r3, [r7, #4]
 81078c4:	4a26      	ldr	r2, [pc, #152]	@ (8107960 <TIM_OC3_SetConfig+0x100>)
 81078c6:	4293      	cmp	r3, r2
 81078c8:	d10d      	bne.n	81078e6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 81078ca:	697b      	ldr	r3, [r7, #20]
 81078cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 81078d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 81078d2:	683b      	ldr	r3, [r7, #0]
 81078d4:	68db      	ldr	r3, [r3, #12]
 81078d6:	021b      	lsls	r3, r3, #8
 81078d8:	697a      	ldr	r2, [r7, #20]
 81078da:	4313      	orrs	r3, r2
 81078dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 81078de:	697b      	ldr	r3, [r7, #20]
 81078e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 81078e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81078e6:	687b      	ldr	r3, [r7, #4]
 81078e8:	4a1c      	ldr	r2, [pc, #112]	@ (810795c <TIM_OC3_SetConfig+0xfc>)
 81078ea:	4293      	cmp	r3, r2
 81078ec:	d00f      	beq.n	810790e <TIM_OC3_SetConfig+0xae>
 81078ee:	687b      	ldr	r3, [r7, #4]
 81078f0:	4a1b      	ldr	r2, [pc, #108]	@ (8107960 <TIM_OC3_SetConfig+0x100>)
 81078f2:	4293      	cmp	r3, r2
 81078f4:	d00b      	beq.n	810790e <TIM_OC3_SetConfig+0xae>
 81078f6:	687b      	ldr	r3, [r7, #4]
 81078f8:	4a1a      	ldr	r2, [pc, #104]	@ (8107964 <TIM_OC3_SetConfig+0x104>)
 81078fa:	4293      	cmp	r3, r2
 81078fc:	d007      	beq.n	810790e <TIM_OC3_SetConfig+0xae>
 81078fe:	687b      	ldr	r3, [r7, #4]
 8107900:	4a19      	ldr	r2, [pc, #100]	@ (8107968 <TIM_OC3_SetConfig+0x108>)
 8107902:	4293      	cmp	r3, r2
 8107904:	d003      	beq.n	810790e <TIM_OC3_SetConfig+0xae>
 8107906:	687b      	ldr	r3, [r7, #4]
 8107908:	4a18      	ldr	r2, [pc, #96]	@ (810796c <TIM_OC3_SetConfig+0x10c>)
 810790a:	4293      	cmp	r3, r2
 810790c:	d113      	bne.n	8107936 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 810790e:	693b      	ldr	r3, [r7, #16]
 8107910:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8107914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8107916:	693b      	ldr	r3, [r7, #16]
 8107918:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 810791c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 810791e:	683b      	ldr	r3, [r7, #0]
 8107920:	695b      	ldr	r3, [r3, #20]
 8107922:	011b      	lsls	r3, r3, #4
 8107924:	693a      	ldr	r2, [r7, #16]
 8107926:	4313      	orrs	r3, r2
 8107928:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 810792a:	683b      	ldr	r3, [r7, #0]
 810792c:	699b      	ldr	r3, [r3, #24]
 810792e:	011b      	lsls	r3, r3, #4
 8107930:	693a      	ldr	r2, [r7, #16]
 8107932:	4313      	orrs	r3, r2
 8107934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107936:	687b      	ldr	r3, [r7, #4]
 8107938:	693a      	ldr	r2, [r7, #16]
 810793a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 810793c:	687b      	ldr	r3, [r7, #4]
 810793e:	68fa      	ldr	r2, [r7, #12]
 8107940:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8107942:	683b      	ldr	r3, [r7, #0]
 8107944:	685a      	ldr	r2, [r3, #4]
 8107946:	687b      	ldr	r3, [r7, #4]
 8107948:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810794a:	687b      	ldr	r3, [r7, #4]
 810794c:	697a      	ldr	r2, [r7, #20]
 810794e:	621a      	str	r2, [r3, #32]
}
 8107950:	bf00      	nop
 8107952:	371c      	adds	r7, #28
 8107954:	46bd      	mov	sp, r7
 8107956:	f85d 7b04 	ldr.w	r7, [sp], #4
 810795a:	4770      	bx	lr
 810795c:	40010000 	.word	0x40010000
 8107960:	40010400 	.word	0x40010400
 8107964:	40014000 	.word	0x40014000
 8107968:	40014400 	.word	0x40014400
 810796c:	40014800 	.word	0x40014800

08107970 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8107970:	b480      	push	{r7}
 8107972:	b087      	sub	sp, #28
 8107974:	af00      	add	r7, sp, #0
 8107976:	6078      	str	r0, [r7, #4]
 8107978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810797a:	687b      	ldr	r3, [r7, #4]
 810797c:	6a1b      	ldr	r3, [r3, #32]
 810797e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8107980:	687b      	ldr	r3, [r7, #4]
 8107982:	6a1b      	ldr	r3, [r3, #32]
 8107984:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8107988:	687b      	ldr	r3, [r7, #4]
 810798a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810798c:	687b      	ldr	r3, [r7, #4]
 810798e:	685b      	ldr	r3, [r3, #4]
 8107990:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107992:	687b      	ldr	r3, [r7, #4]
 8107994:	69db      	ldr	r3, [r3, #28]
 8107996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8107998:	68fb      	ldr	r3, [r7, #12]
 810799a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 810799e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 81079a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 81079a4:	68fb      	ldr	r3, [r7, #12]
 81079a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81079aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 81079ac:	683b      	ldr	r3, [r7, #0]
 81079ae:	681b      	ldr	r3, [r3, #0]
 81079b0:	021b      	lsls	r3, r3, #8
 81079b2:	68fa      	ldr	r2, [r7, #12]
 81079b4:	4313      	orrs	r3, r2
 81079b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 81079b8:	693b      	ldr	r3, [r7, #16]
 81079ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 81079be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 81079c0:	683b      	ldr	r3, [r7, #0]
 81079c2:	689b      	ldr	r3, [r3, #8]
 81079c4:	031b      	lsls	r3, r3, #12
 81079c6:	693a      	ldr	r2, [r7, #16]
 81079c8:	4313      	orrs	r3, r2
 81079ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81079cc:	687b      	ldr	r3, [r7, #4]
 81079ce:	4a18      	ldr	r2, [pc, #96]	@ (8107a30 <TIM_OC4_SetConfig+0xc0>)
 81079d0:	4293      	cmp	r3, r2
 81079d2:	d00f      	beq.n	81079f4 <TIM_OC4_SetConfig+0x84>
 81079d4:	687b      	ldr	r3, [r7, #4]
 81079d6:	4a17      	ldr	r2, [pc, #92]	@ (8107a34 <TIM_OC4_SetConfig+0xc4>)
 81079d8:	4293      	cmp	r3, r2
 81079da:	d00b      	beq.n	81079f4 <TIM_OC4_SetConfig+0x84>
 81079dc:	687b      	ldr	r3, [r7, #4]
 81079de:	4a16      	ldr	r2, [pc, #88]	@ (8107a38 <TIM_OC4_SetConfig+0xc8>)
 81079e0:	4293      	cmp	r3, r2
 81079e2:	d007      	beq.n	81079f4 <TIM_OC4_SetConfig+0x84>
 81079e4:	687b      	ldr	r3, [r7, #4]
 81079e6:	4a15      	ldr	r2, [pc, #84]	@ (8107a3c <TIM_OC4_SetConfig+0xcc>)
 81079e8:	4293      	cmp	r3, r2
 81079ea:	d003      	beq.n	81079f4 <TIM_OC4_SetConfig+0x84>
 81079ec:	687b      	ldr	r3, [r7, #4]
 81079ee:	4a14      	ldr	r2, [pc, #80]	@ (8107a40 <TIM_OC4_SetConfig+0xd0>)
 81079f0:	4293      	cmp	r3, r2
 81079f2:	d109      	bne.n	8107a08 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 81079f4:	697b      	ldr	r3, [r7, #20]
 81079f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 81079fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 81079fc:	683b      	ldr	r3, [r7, #0]
 81079fe:	695b      	ldr	r3, [r3, #20]
 8107a00:	019b      	lsls	r3, r3, #6
 8107a02:	697a      	ldr	r2, [r7, #20]
 8107a04:	4313      	orrs	r3, r2
 8107a06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107a08:	687b      	ldr	r3, [r7, #4]
 8107a0a:	697a      	ldr	r2, [r7, #20]
 8107a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107a0e:	687b      	ldr	r3, [r7, #4]
 8107a10:	68fa      	ldr	r2, [r7, #12]
 8107a12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8107a14:	683b      	ldr	r3, [r7, #0]
 8107a16:	685a      	ldr	r2, [r3, #4]
 8107a18:	687b      	ldr	r3, [r7, #4]
 8107a1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107a1c:	687b      	ldr	r3, [r7, #4]
 8107a1e:	693a      	ldr	r2, [r7, #16]
 8107a20:	621a      	str	r2, [r3, #32]
}
 8107a22:	bf00      	nop
 8107a24:	371c      	adds	r7, #28
 8107a26:	46bd      	mov	sp, r7
 8107a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a2c:	4770      	bx	lr
 8107a2e:	bf00      	nop
 8107a30:	40010000 	.word	0x40010000
 8107a34:	40010400 	.word	0x40010400
 8107a38:	40014000 	.word	0x40014000
 8107a3c:	40014400 	.word	0x40014400
 8107a40:	40014800 	.word	0x40014800

08107a44 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8107a44:	b480      	push	{r7}
 8107a46:	b087      	sub	sp, #28
 8107a48:	af00      	add	r7, sp, #0
 8107a4a:	6078      	str	r0, [r7, #4]
 8107a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107a4e:	687b      	ldr	r3, [r7, #4]
 8107a50:	6a1b      	ldr	r3, [r3, #32]
 8107a52:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8107a54:	687b      	ldr	r3, [r7, #4]
 8107a56:	6a1b      	ldr	r3, [r3, #32]
 8107a58:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8107a5c:	687b      	ldr	r3, [r7, #4]
 8107a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107a60:	687b      	ldr	r3, [r7, #4]
 8107a62:	685b      	ldr	r3, [r3, #4]
 8107a64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107a66:	687b      	ldr	r3, [r7, #4]
 8107a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8107a6c:	68fb      	ldr	r3, [r7, #12]
 8107a6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8107a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8107a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107a78:	683b      	ldr	r3, [r7, #0]
 8107a7a:	681b      	ldr	r3, [r3, #0]
 8107a7c:	68fa      	ldr	r2, [r7, #12]
 8107a7e:	4313      	orrs	r3, r2
 8107a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8107a82:	693b      	ldr	r3, [r7, #16]
 8107a84:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8107a88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8107a8a:	683b      	ldr	r3, [r7, #0]
 8107a8c:	689b      	ldr	r3, [r3, #8]
 8107a8e:	041b      	lsls	r3, r3, #16
 8107a90:	693a      	ldr	r2, [r7, #16]
 8107a92:	4313      	orrs	r3, r2
 8107a94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107a96:	687b      	ldr	r3, [r7, #4]
 8107a98:	4a17      	ldr	r2, [pc, #92]	@ (8107af8 <TIM_OC5_SetConfig+0xb4>)
 8107a9a:	4293      	cmp	r3, r2
 8107a9c:	d00f      	beq.n	8107abe <TIM_OC5_SetConfig+0x7a>
 8107a9e:	687b      	ldr	r3, [r7, #4]
 8107aa0:	4a16      	ldr	r2, [pc, #88]	@ (8107afc <TIM_OC5_SetConfig+0xb8>)
 8107aa2:	4293      	cmp	r3, r2
 8107aa4:	d00b      	beq.n	8107abe <TIM_OC5_SetConfig+0x7a>
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	4a15      	ldr	r2, [pc, #84]	@ (8107b00 <TIM_OC5_SetConfig+0xbc>)
 8107aaa:	4293      	cmp	r3, r2
 8107aac:	d007      	beq.n	8107abe <TIM_OC5_SetConfig+0x7a>
 8107aae:	687b      	ldr	r3, [r7, #4]
 8107ab0:	4a14      	ldr	r2, [pc, #80]	@ (8107b04 <TIM_OC5_SetConfig+0xc0>)
 8107ab2:	4293      	cmp	r3, r2
 8107ab4:	d003      	beq.n	8107abe <TIM_OC5_SetConfig+0x7a>
 8107ab6:	687b      	ldr	r3, [r7, #4]
 8107ab8:	4a13      	ldr	r2, [pc, #76]	@ (8107b08 <TIM_OC5_SetConfig+0xc4>)
 8107aba:	4293      	cmp	r3, r2
 8107abc:	d109      	bne.n	8107ad2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8107abe:	697b      	ldr	r3, [r7, #20]
 8107ac0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8107ac4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8107ac6:	683b      	ldr	r3, [r7, #0]
 8107ac8:	695b      	ldr	r3, [r3, #20]
 8107aca:	021b      	lsls	r3, r3, #8
 8107acc:	697a      	ldr	r2, [r7, #20]
 8107ace:	4313      	orrs	r3, r2
 8107ad0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107ad2:	687b      	ldr	r3, [r7, #4]
 8107ad4:	697a      	ldr	r2, [r7, #20]
 8107ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107ad8:	687b      	ldr	r3, [r7, #4]
 8107ada:	68fa      	ldr	r2, [r7, #12]
 8107adc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8107ade:	683b      	ldr	r3, [r7, #0]
 8107ae0:	685a      	ldr	r2, [r3, #4]
 8107ae2:	687b      	ldr	r3, [r7, #4]
 8107ae4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107ae6:	687b      	ldr	r3, [r7, #4]
 8107ae8:	693a      	ldr	r2, [r7, #16]
 8107aea:	621a      	str	r2, [r3, #32]
}
 8107aec:	bf00      	nop
 8107aee:	371c      	adds	r7, #28
 8107af0:	46bd      	mov	sp, r7
 8107af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107af6:	4770      	bx	lr
 8107af8:	40010000 	.word	0x40010000
 8107afc:	40010400 	.word	0x40010400
 8107b00:	40014000 	.word	0x40014000
 8107b04:	40014400 	.word	0x40014400
 8107b08:	40014800 	.word	0x40014800

08107b0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8107b0c:	b480      	push	{r7}
 8107b0e:	b087      	sub	sp, #28
 8107b10:	af00      	add	r7, sp, #0
 8107b12:	6078      	str	r0, [r7, #4]
 8107b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107b16:	687b      	ldr	r3, [r7, #4]
 8107b18:	6a1b      	ldr	r3, [r3, #32]
 8107b1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8107b1c:	687b      	ldr	r3, [r7, #4]
 8107b1e:	6a1b      	ldr	r3, [r3, #32]
 8107b20:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8107b24:	687b      	ldr	r3, [r7, #4]
 8107b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107b28:	687b      	ldr	r3, [r7, #4]
 8107b2a:	685b      	ldr	r3, [r3, #4]
 8107b2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107b2e:	687b      	ldr	r3, [r7, #4]
 8107b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8107b34:	68fb      	ldr	r3, [r7, #12]
 8107b36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8107b3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8107b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107b40:	683b      	ldr	r3, [r7, #0]
 8107b42:	681b      	ldr	r3, [r3, #0]
 8107b44:	021b      	lsls	r3, r3, #8
 8107b46:	68fa      	ldr	r2, [r7, #12]
 8107b48:	4313      	orrs	r3, r2
 8107b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8107b4c:	693b      	ldr	r3, [r7, #16]
 8107b4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8107b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8107b54:	683b      	ldr	r3, [r7, #0]
 8107b56:	689b      	ldr	r3, [r3, #8]
 8107b58:	051b      	lsls	r3, r3, #20
 8107b5a:	693a      	ldr	r2, [r7, #16]
 8107b5c:	4313      	orrs	r3, r2
 8107b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107b60:	687b      	ldr	r3, [r7, #4]
 8107b62:	4a18      	ldr	r2, [pc, #96]	@ (8107bc4 <TIM_OC6_SetConfig+0xb8>)
 8107b64:	4293      	cmp	r3, r2
 8107b66:	d00f      	beq.n	8107b88 <TIM_OC6_SetConfig+0x7c>
 8107b68:	687b      	ldr	r3, [r7, #4]
 8107b6a:	4a17      	ldr	r2, [pc, #92]	@ (8107bc8 <TIM_OC6_SetConfig+0xbc>)
 8107b6c:	4293      	cmp	r3, r2
 8107b6e:	d00b      	beq.n	8107b88 <TIM_OC6_SetConfig+0x7c>
 8107b70:	687b      	ldr	r3, [r7, #4]
 8107b72:	4a16      	ldr	r2, [pc, #88]	@ (8107bcc <TIM_OC6_SetConfig+0xc0>)
 8107b74:	4293      	cmp	r3, r2
 8107b76:	d007      	beq.n	8107b88 <TIM_OC6_SetConfig+0x7c>
 8107b78:	687b      	ldr	r3, [r7, #4]
 8107b7a:	4a15      	ldr	r2, [pc, #84]	@ (8107bd0 <TIM_OC6_SetConfig+0xc4>)
 8107b7c:	4293      	cmp	r3, r2
 8107b7e:	d003      	beq.n	8107b88 <TIM_OC6_SetConfig+0x7c>
 8107b80:	687b      	ldr	r3, [r7, #4]
 8107b82:	4a14      	ldr	r2, [pc, #80]	@ (8107bd4 <TIM_OC6_SetConfig+0xc8>)
 8107b84:	4293      	cmp	r3, r2
 8107b86:	d109      	bne.n	8107b9c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8107b88:	697b      	ldr	r3, [r7, #20]
 8107b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8107b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8107b90:	683b      	ldr	r3, [r7, #0]
 8107b92:	695b      	ldr	r3, [r3, #20]
 8107b94:	029b      	lsls	r3, r3, #10
 8107b96:	697a      	ldr	r2, [r7, #20]
 8107b98:	4313      	orrs	r3, r2
 8107b9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107b9c:	687b      	ldr	r3, [r7, #4]
 8107b9e:	697a      	ldr	r2, [r7, #20]
 8107ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107ba2:	687b      	ldr	r3, [r7, #4]
 8107ba4:	68fa      	ldr	r2, [r7, #12]
 8107ba6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8107ba8:	683b      	ldr	r3, [r7, #0]
 8107baa:	685a      	ldr	r2, [r3, #4]
 8107bac:	687b      	ldr	r3, [r7, #4]
 8107bae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107bb0:	687b      	ldr	r3, [r7, #4]
 8107bb2:	693a      	ldr	r2, [r7, #16]
 8107bb4:	621a      	str	r2, [r3, #32]
}
 8107bb6:	bf00      	nop
 8107bb8:	371c      	adds	r7, #28
 8107bba:	46bd      	mov	sp, r7
 8107bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bc0:	4770      	bx	lr
 8107bc2:	bf00      	nop
 8107bc4:	40010000 	.word	0x40010000
 8107bc8:	40010400 	.word	0x40010400
 8107bcc:	40014000 	.word	0x40014000
 8107bd0:	40014400 	.word	0x40014400
 8107bd4:	40014800 	.word	0x40014800

08107bd8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8107bd8:	b580      	push	{r7, lr}
 8107bda:	b086      	sub	sp, #24
 8107bdc:	af00      	add	r7, sp, #0
 8107bde:	6078      	str	r0, [r7, #4]
 8107be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8107be2:	2300      	movs	r3, #0
 8107be4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107be6:	687b      	ldr	r3, [r7, #4]
 8107be8:	681b      	ldr	r3, [r3, #0]
 8107bea:	689b      	ldr	r3, [r3, #8]
 8107bec:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8107bee:	693b      	ldr	r3, [r7, #16]
 8107bf0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8107bf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8107bf8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8107bfa:	683b      	ldr	r3, [r7, #0]
 8107bfc:	685b      	ldr	r3, [r3, #4]
 8107bfe:	693a      	ldr	r2, [r7, #16]
 8107c00:	4313      	orrs	r3, r2
 8107c02:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8107c04:	693b      	ldr	r3, [r7, #16]
 8107c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8107c0a:	f023 0307 	bic.w	r3, r3, #7
 8107c0e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8107c10:	683b      	ldr	r3, [r7, #0]
 8107c12:	681b      	ldr	r3, [r3, #0]
 8107c14:	693a      	ldr	r2, [r7, #16]
 8107c16:	4313      	orrs	r3, r2
 8107c18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8107c1a:	687b      	ldr	r3, [r7, #4]
 8107c1c:	681b      	ldr	r3, [r3, #0]
 8107c1e:	693a      	ldr	r2, [r7, #16]
 8107c20:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8107c22:	683b      	ldr	r3, [r7, #0]
 8107c24:	685b      	ldr	r3, [r3, #4]
 8107c26:	4a5a      	ldr	r2, [pc, #360]	@ (8107d90 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8107c28:	4293      	cmp	r3, r2
 8107c2a:	f000 80ab 	beq.w	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c2e:	4a58      	ldr	r2, [pc, #352]	@ (8107d90 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8107c30:	4293      	cmp	r3, r2
 8107c32:	f200 80a4 	bhi.w	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8107c3a:	f000 80a3 	beq.w	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8107c42:	f200 809c 	bhi.w	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c46:	4a53      	ldr	r2, [pc, #332]	@ (8107d94 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8107c48:	4293      	cmp	r3, r2
 8107c4a:	f000 809b 	beq.w	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c4e:	4a51      	ldr	r2, [pc, #324]	@ (8107d94 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8107c50:	4293      	cmp	r3, r2
 8107c52:	f200 8094 	bhi.w	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c56:	4a50      	ldr	r2, [pc, #320]	@ (8107d98 <TIM_SlaveTimer_SetConfig+0x1c0>)
 8107c58:	4293      	cmp	r3, r2
 8107c5a:	f000 8093 	beq.w	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c5e:	4a4e      	ldr	r2, [pc, #312]	@ (8107d98 <TIM_SlaveTimer_SetConfig+0x1c0>)
 8107c60:	4293      	cmp	r3, r2
 8107c62:	f200 808c 	bhi.w	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c66:	4a4d      	ldr	r2, [pc, #308]	@ (8107d9c <TIM_SlaveTimer_SetConfig+0x1c4>)
 8107c68:	4293      	cmp	r3, r2
 8107c6a:	f000 808b 	beq.w	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c6e:	4a4b      	ldr	r2, [pc, #300]	@ (8107d9c <TIM_SlaveTimer_SetConfig+0x1c4>)
 8107c70:	4293      	cmp	r3, r2
 8107c72:	f200 8084 	bhi.w	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c76:	4a4a      	ldr	r2, [pc, #296]	@ (8107da0 <TIM_SlaveTimer_SetConfig+0x1c8>)
 8107c78:	4293      	cmp	r3, r2
 8107c7a:	f000 8083 	beq.w	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c7e:	4a48      	ldr	r2, [pc, #288]	@ (8107da0 <TIM_SlaveTimer_SetConfig+0x1c8>)
 8107c80:	4293      	cmp	r3, r2
 8107c82:	d87c      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c84:	4a47      	ldr	r2, [pc, #284]	@ (8107da4 <TIM_SlaveTimer_SetConfig+0x1cc>)
 8107c86:	4293      	cmp	r3, r2
 8107c88:	d07c      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c8a:	4a46      	ldr	r2, [pc, #280]	@ (8107da4 <TIM_SlaveTimer_SetConfig+0x1cc>)
 8107c8c:	4293      	cmp	r3, r2
 8107c8e:	d876      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c90:	4a45      	ldr	r2, [pc, #276]	@ (8107da8 <TIM_SlaveTimer_SetConfig+0x1d0>)
 8107c92:	4293      	cmp	r3, r2
 8107c94:	d076      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107c96:	4a44      	ldr	r2, [pc, #272]	@ (8107da8 <TIM_SlaveTimer_SetConfig+0x1d0>)
 8107c98:	4293      	cmp	r3, r2
 8107c9a:	d870      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107c9c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8107ca0:	d070      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107ca2:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8107ca6:	d86a      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107ca8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107cac:	d06a      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107cae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8107cb2:	d864      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107cb4:	2b70      	cmp	r3, #112	@ 0x70
 8107cb6:	d01a      	beq.n	8107cee <TIM_SlaveTimer_SetConfig+0x116>
 8107cb8:	2b70      	cmp	r3, #112	@ 0x70
 8107cba:	d860      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107cbc:	2b60      	cmp	r3, #96	@ 0x60
 8107cbe:	d054      	beq.n	8107d6a <TIM_SlaveTimer_SetConfig+0x192>
 8107cc0:	2b60      	cmp	r3, #96	@ 0x60
 8107cc2:	d85c      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107cc4:	2b50      	cmp	r3, #80	@ 0x50
 8107cc6:	d046      	beq.n	8107d56 <TIM_SlaveTimer_SetConfig+0x17e>
 8107cc8:	2b50      	cmp	r3, #80	@ 0x50
 8107cca:	d858      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107ccc:	2b40      	cmp	r3, #64	@ 0x40
 8107cce:	d019      	beq.n	8107d04 <TIM_SlaveTimer_SetConfig+0x12c>
 8107cd0:	2b40      	cmp	r3, #64	@ 0x40
 8107cd2:	d854      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107cd4:	2b30      	cmp	r3, #48	@ 0x30
 8107cd6:	d055      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107cd8:	2b30      	cmp	r3, #48	@ 0x30
 8107cda:	d850      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107cdc:	2b20      	cmp	r3, #32
 8107cde:	d051      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107ce0:	2b20      	cmp	r3, #32
 8107ce2:	d84c      	bhi.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
 8107ce4:	2b00      	cmp	r3, #0
 8107ce6:	d04d      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107ce8:	2b10      	cmp	r3, #16
 8107cea:	d04b      	beq.n	8107d84 <TIM_SlaveTimer_SetConfig+0x1ac>
 8107cec:	e047      	b.n	8107d7e <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8107cee:	687b      	ldr	r3, [r7, #4]
 8107cf0:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8107cf2:	683b      	ldr	r3, [r7, #0]
 8107cf4:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8107cf6:	683b      	ldr	r3, [r7, #0]
 8107cf8:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8107cfa:	683b      	ldr	r3, [r7, #0]
 8107cfc:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8107cfe:	f000 f9fb 	bl	81080f8 <TIM_ETR_SetConfig>
      break;
 8107d02:	e040      	b.n	8107d86 <TIM_SlaveTimer_SetConfig+0x1ae>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8107d04:	683b      	ldr	r3, [r7, #0]
 8107d06:	681b      	ldr	r3, [r3, #0]
 8107d08:	2b05      	cmp	r3, #5
 8107d0a:	d101      	bne.n	8107d10 <TIM_SlaveTimer_SetConfig+0x138>
      {
        return HAL_ERROR;
 8107d0c:	2301      	movs	r3, #1
 8107d0e:	e03b      	b.n	8107d88 <TIM_SlaveTimer_SetConfig+0x1b0>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8107d10:	687b      	ldr	r3, [r7, #4]
 8107d12:	681b      	ldr	r3, [r3, #0]
 8107d14:	6a1b      	ldr	r3, [r3, #32]
 8107d16:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8107d18:	687b      	ldr	r3, [r7, #4]
 8107d1a:	681b      	ldr	r3, [r3, #0]
 8107d1c:	6a1a      	ldr	r2, [r3, #32]
 8107d1e:	687b      	ldr	r3, [r7, #4]
 8107d20:	681b      	ldr	r3, [r3, #0]
 8107d22:	f022 0201 	bic.w	r2, r2, #1
 8107d26:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8107d28:	687b      	ldr	r3, [r7, #4]
 8107d2a:	681b      	ldr	r3, [r3, #0]
 8107d2c:	699b      	ldr	r3, [r3, #24]
 8107d2e:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8107d30:	68bb      	ldr	r3, [r7, #8]
 8107d32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8107d36:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8107d38:	683b      	ldr	r3, [r7, #0]
 8107d3a:	691b      	ldr	r3, [r3, #16]
 8107d3c:	011b      	lsls	r3, r3, #4
 8107d3e:	68ba      	ldr	r2, [r7, #8]
 8107d40:	4313      	orrs	r3, r2
 8107d42:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8107d44:	687b      	ldr	r3, [r7, #4]
 8107d46:	681b      	ldr	r3, [r3, #0]
 8107d48:	68ba      	ldr	r2, [r7, #8]
 8107d4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8107d4c:	687b      	ldr	r3, [r7, #4]
 8107d4e:	681b      	ldr	r3, [r3, #0]
 8107d50:	68fa      	ldr	r2, [r7, #12]
 8107d52:	621a      	str	r2, [r3, #32]
      break;
 8107d54:	e017      	b.n	8107d86 <TIM_SlaveTimer_SetConfig+0x1ae>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8107d56:	687b      	ldr	r3, [r7, #4]
 8107d58:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8107d5a:	683b      	ldr	r3, [r7, #0]
 8107d5c:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8107d5e:	683b      	ldr	r3, [r7, #0]
 8107d60:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8107d62:	461a      	mov	r2, r3
 8107d64:	f000 f896 	bl	8107e94 <TIM_TI1_ConfigInputStage>
      break;
 8107d68:	e00d      	b.n	8107d86 <TIM_SlaveTimer_SetConfig+0x1ae>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8107d6a:	687b      	ldr	r3, [r7, #4]
 8107d6c:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8107d6e:	683b      	ldr	r3, [r7, #0]
 8107d70:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8107d72:	683b      	ldr	r3, [r7, #0]
 8107d74:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8107d76:	461a      	mov	r2, r3
 8107d78:	f000 f8f8 	bl	8107f6c <TIM_TI2_ConfigInputStage>
      break;
 8107d7c:	e003      	b.n	8107d86 <TIM_SlaveTimer_SetConfig+0x1ae>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8107d7e:	2301      	movs	r3, #1
 8107d80:	75fb      	strb	r3, [r7, #23]
      break;
 8107d82:	e000      	b.n	8107d86 <TIM_SlaveTimer_SetConfig+0x1ae>
      break;
 8107d84:	bf00      	nop
  }

  return status;
 8107d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8107d88:	4618      	mov	r0, r3
 8107d8a:	3718      	adds	r7, #24
 8107d8c:	46bd      	mov	sp, r7
 8107d8e:	bd80      	pop	{r7, pc}
 8107d90:	00200010 	.word	0x00200010
 8107d94:	00100070 	.word	0x00100070
 8107d98:	00100060 	.word	0x00100060
 8107d9c:	00100050 	.word	0x00100050
 8107da0:	00100040 	.word	0x00100040
 8107da4:	00100030 	.word	0x00100030
 8107da8:	00100020 	.word	0x00100020

08107dac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8107dac:	b480      	push	{r7}
 8107dae:	b087      	sub	sp, #28
 8107db0:	af00      	add	r7, sp, #0
 8107db2:	60f8      	str	r0, [r7, #12]
 8107db4:	60b9      	str	r1, [r7, #8]
 8107db6:	607a      	str	r2, [r7, #4]
 8107db8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8107dba:	68fb      	ldr	r3, [r7, #12]
 8107dbc:	6a1b      	ldr	r3, [r3, #32]
 8107dbe:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8107dc0:	68fb      	ldr	r3, [r7, #12]
 8107dc2:	6a1b      	ldr	r3, [r3, #32]
 8107dc4:	f023 0201 	bic.w	r2, r3, #1
 8107dc8:	68fb      	ldr	r3, [r7, #12]
 8107dca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8107dcc:	68fb      	ldr	r3, [r7, #12]
 8107dce:	699b      	ldr	r3, [r3, #24]
 8107dd0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8107dd2:	68fb      	ldr	r3, [r7, #12]
 8107dd4:	4a28      	ldr	r2, [pc, #160]	@ (8107e78 <TIM_TI1_SetConfig+0xcc>)
 8107dd6:	4293      	cmp	r3, r2
 8107dd8:	d01b      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107dda:	68fb      	ldr	r3, [r7, #12]
 8107ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8107de0:	d017      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107de2:	68fb      	ldr	r3, [r7, #12]
 8107de4:	4a25      	ldr	r2, [pc, #148]	@ (8107e7c <TIM_TI1_SetConfig+0xd0>)
 8107de6:	4293      	cmp	r3, r2
 8107de8:	d013      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107dea:	68fb      	ldr	r3, [r7, #12]
 8107dec:	4a24      	ldr	r2, [pc, #144]	@ (8107e80 <TIM_TI1_SetConfig+0xd4>)
 8107dee:	4293      	cmp	r3, r2
 8107df0:	d00f      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107df2:	68fb      	ldr	r3, [r7, #12]
 8107df4:	4a23      	ldr	r2, [pc, #140]	@ (8107e84 <TIM_TI1_SetConfig+0xd8>)
 8107df6:	4293      	cmp	r3, r2
 8107df8:	d00b      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107dfa:	68fb      	ldr	r3, [r7, #12]
 8107dfc:	4a22      	ldr	r2, [pc, #136]	@ (8107e88 <TIM_TI1_SetConfig+0xdc>)
 8107dfe:	4293      	cmp	r3, r2
 8107e00:	d007      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107e02:	68fb      	ldr	r3, [r7, #12]
 8107e04:	4a21      	ldr	r2, [pc, #132]	@ (8107e8c <TIM_TI1_SetConfig+0xe0>)
 8107e06:	4293      	cmp	r3, r2
 8107e08:	d003      	beq.n	8107e12 <TIM_TI1_SetConfig+0x66>
 8107e0a:	68fb      	ldr	r3, [r7, #12]
 8107e0c:	4a20      	ldr	r2, [pc, #128]	@ (8107e90 <TIM_TI1_SetConfig+0xe4>)
 8107e0e:	4293      	cmp	r3, r2
 8107e10:	d101      	bne.n	8107e16 <TIM_TI1_SetConfig+0x6a>
 8107e12:	2301      	movs	r3, #1
 8107e14:	e000      	b.n	8107e18 <TIM_TI1_SetConfig+0x6c>
 8107e16:	2300      	movs	r3, #0
 8107e18:	2b00      	cmp	r3, #0
 8107e1a:	d008      	beq.n	8107e2e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8107e1c:	697b      	ldr	r3, [r7, #20]
 8107e1e:	f023 0303 	bic.w	r3, r3, #3
 8107e22:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8107e24:	697a      	ldr	r2, [r7, #20]
 8107e26:	687b      	ldr	r3, [r7, #4]
 8107e28:	4313      	orrs	r3, r2
 8107e2a:	617b      	str	r3, [r7, #20]
 8107e2c:	e003      	b.n	8107e36 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8107e2e:	697b      	ldr	r3, [r7, #20]
 8107e30:	f043 0301 	orr.w	r3, r3, #1
 8107e34:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8107e36:	697b      	ldr	r3, [r7, #20]
 8107e38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8107e3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8107e3e:	683b      	ldr	r3, [r7, #0]
 8107e40:	011b      	lsls	r3, r3, #4
 8107e42:	b2db      	uxtb	r3, r3
 8107e44:	697a      	ldr	r2, [r7, #20]
 8107e46:	4313      	orrs	r3, r2
 8107e48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8107e4a:	693b      	ldr	r3, [r7, #16]
 8107e4c:	f023 030a 	bic.w	r3, r3, #10
 8107e50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8107e52:	68bb      	ldr	r3, [r7, #8]
 8107e54:	f003 030a 	and.w	r3, r3, #10
 8107e58:	693a      	ldr	r2, [r7, #16]
 8107e5a:	4313      	orrs	r3, r2
 8107e5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8107e5e:	68fb      	ldr	r3, [r7, #12]
 8107e60:	697a      	ldr	r2, [r7, #20]
 8107e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8107e64:	68fb      	ldr	r3, [r7, #12]
 8107e66:	693a      	ldr	r2, [r7, #16]
 8107e68:	621a      	str	r2, [r3, #32]
}
 8107e6a:	bf00      	nop
 8107e6c:	371c      	adds	r7, #28
 8107e6e:	46bd      	mov	sp, r7
 8107e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e74:	4770      	bx	lr
 8107e76:	bf00      	nop
 8107e78:	40010000 	.word	0x40010000
 8107e7c:	40000400 	.word	0x40000400
 8107e80:	40000800 	.word	0x40000800
 8107e84:	40000c00 	.word	0x40000c00
 8107e88:	40010400 	.word	0x40010400
 8107e8c:	40001800 	.word	0x40001800
 8107e90:	40014000 	.word	0x40014000

08107e94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8107e94:	b480      	push	{r7}
 8107e96:	b087      	sub	sp, #28
 8107e98:	af00      	add	r7, sp, #0
 8107e9a:	60f8      	str	r0, [r7, #12]
 8107e9c:	60b9      	str	r1, [r7, #8]
 8107e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8107ea0:	68fb      	ldr	r3, [r7, #12]
 8107ea2:	6a1b      	ldr	r3, [r3, #32]
 8107ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8107ea6:	68fb      	ldr	r3, [r7, #12]
 8107ea8:	6a1b      	ldr	r3, [r3, #32]
 8107eaa:	f023 0201 	bic.w	r2, r3, #1
 8107eae:	68fb      	ldr	r3, [r7, #12]
 8107eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8107eb2:	68fb      	ldr	r3, [r7, #12]
 8107eb4:	699b      	ldr	r3, [r3, #24]
 8107eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8107eb8:	693b      	ldr	r3, [r7, #16]
 8107eba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8107ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8107ec0:	687b      	ldr	r3, [r7, #4]
 8107ec2:	011b      	lsls	r3, r3, #4
 8107ec4:	693a      	ldr	r2, [r7, #16]
 8107ec6:	4313      	orrs	r3, r2
 8107ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8107eca:	697b      	ldr	r3, [r7, #20]
 8107ecc:	f023 030a 	bic.w	r3, r3, #10
 8107ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8107ed2:	697a      	ldr	r2, [r7, #20]
 8107ed4:	68bb      	ldr	r3, [r7, #8]
 8107ed6:	4313      	orrs	r3, r2
 8107ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8107eda:	68fb      	ldr	r3, [r7, #12]
 8107edc:	693a      	ldr	r2, [r7, #16]
 8107ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8107ee0:	68fb      	ldr	r3, [r7, #12]
 8107ee2:	697a      	ldr	r2, [r7, #20]
 8107ee4:	621a      	str	r2, [r3, #32]
}
 8107ee6:	bf00      	nop
 8107ee8:	371c      	adds	r7, #28
 8107eea:	46bd      	mov	sp, r7
 8107eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ef0:	4770      	bx	lr

08107ef2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8107ef2:	b480      	push	{r7}
 8107ef4:	b087      	sub	sp, #28
 8107ef6:	af00      	add	r7, sp, #0
 8107ef8:	60f8      	str	r0, [r7, #12]
 8107efa:	60b9      	str	r1, [r7, #8]
 8107efc:	607a      	str	r2, [r7, #4]
 8107efe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8107f00:	68fb      	ldr	r3, [r7, #12]
 8107f02:	6a1b      	ldr	r3, [r3, #32]
 8107f04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8107f06:	68fb      	ldr	r3, [r7, #12]
 8107f08:	6a1b      	ldr	r3, [r3, #32]
 8107f0a:	f023 0210 	bic.w	r2, r3, #16
 8107f0e:	68fb      	ldr	r3, [r7, #12]
 8107f10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8107f12:	68fb      	ldr	r3, [r7, #12]
 8107f14:	699b      	ldr	r3, [r3, #24]
 8107f16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8107f18:	693b      	ldr	r3, [r7, #16]
 8107f1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8107f1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8107f20:	687b      	ldr	r3, [r7, #4]
 8107f22:	021b      	lsls	r3, r3, #8
 8107f24:	693a      	ldr	r2, [r7, #16]
 8107f26:	4313      	orrs	r3, r2
 8107f28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8107f2a:	693b      	ldr	r3, [r7, #16]
 8107f2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8107f30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8107f32:	683b      	ldr	r3, [r7, #0]
 8107f34:	031b      	lsls	r3, r3, #12
 8107f36:	b29b      	uxth	r3, r3
 8107f38:	693a      	ldr	r2, [r7, #16]
 8107f3a:	4313      	orrs	r3, r2
 8107f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8107f3e:	697b      	ldr	r3, [r7, #20]
 8107f40:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8107f44:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8107f46:	68bb      	ldr	r3, [r7, #8]
 8107f48:	011b      	lsls	r3, r3, #4
 8107f4a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8107f4e:	697a      	ldr	r2, [r7, #20]
 8107f50:	4313      	orrs	r3, r2
 8107f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8107f54:	68fb      	ldr	r3, [r7, #12]
 8107f56:	693a      	ldr	r2, [r7, #16]
 8107f58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8107f5a:	68fb      	ldr	r3, [r7, #12]
 8107f5c:	697a      	ldr	r2, [r7, #20]
 8107f5e:	621a      	str	r2, [r3, #32]
}
 8107f60:	bf00      	nop
 8107f62:	371c      	adds	r7, #28
 8107f64:	46bd      	mov	sp, r7
 8107f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107f6a:	4770      	bx	lr

08107f6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8107f6c:	b480      	push	{r7}
 8107f6e:	b087      	sub	sp, #28
 8107f70:	af00      	add	r7, sp, #0
 8107f72:	60f8      	str	r0, [r7, #12]
 8107f74:	60b9      	str	r1, [r7, #8]
 8107f76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8107f78:	68fb      	ldr	r3, [r7, #12]
 8107f7a:	6a1b      	ldr	r3, [r3, #32]
 8107f7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8107f7e:	68fb      	ldr	r3, [r7, #12]
 8107f80:	6a1b      	ldr	r3, [r3, #32]
 8107f82:	f023 0210 	bic.w	r2, r3, #16
 8107f86:	68fb      	ldr	r3, [r7, #12]
 8107f88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8107f8a:	68fb      	ldr	r3, [r7, #12]
 8107f8c:	699b      	ldr	r3, [r3, #24]
 8107f8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8107f90:	693b      	ldr	r3, [r7, #16]
 8107f92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8107f96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8107f98:	687b      	ldr	r3, [r7, #4]
 8107f9a:	031b      	lsls	r3, r3, #12
 8107f9c:	693a      	ldr	r2, [r7, #16]
 8107f9e:	4313      	orrs	r3, r2
 8107fa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8107fa2:	697b      	ldr	r3, [r7, #20]
 8107fa4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8107fa8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8107faa:	68bb      	ldr	r3, [r7, #8]
 8107fac:	011b      	lsls	r3, r3, #4
 8107fae:	697a      	ldr	r2, [r7, #20]
 8107fb0:	4313      	orrs	r3, r2
 8107fb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8107fb4:	68fb      	ldr	r3, [r7, #12]
 8107fb6:	693a      	ldr	r2, [r7, #16]
 8107fb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8107fba:	68fb      	ldr	r3, [r7, #12]
 8107fbc:	697a      	ldr	r2, [r7, #20]
 8107fbe:	621a      	str	r2, [r3, #32]
}
 8107fc0:	bf00      	nop
 8107fc2:	371c      	adds	r7, #28
 8107fc4:	46bd      	mov	sp, r7
 8107fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fca:	4770      	bx	lr

08107fcc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8107fcc:	b480      	push	{r7}
 8107fce:	b087      	sub	sp, #28
 8107fd0:	af00      	add	r7, sp, #0
 8107fd2:	60f8      	str	r0, [r7, #12]
 8107fd4:	60b9      	str	r1, [r7, #8]
 8107fd6:	607a      	str	r2, [r7, #4]
 8107fd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8107fda:	68fb      	ldr	r3, [r7, #12]
 8107fdc:	6a1b      	ldr	r3, [r3, #32]
 8107fde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8107fe0:	68fb      	ldr	r3, [r7, #12]
 8107fe2:	6a1b      	ldr	r3, [r3, #32]
 8107fe4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8107fe8:	68fb      	ldr	r3, [r7, #12]
 8107fea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8107fec:	68fb      	ldr	r3, [r7, #12]
 8107fee:	69db      	ldr	r3, [r3, #28]
 8107ff0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8107ff2:	693b      	ldr	r3, [r7, #16]
 8107ff4:	f023 0303 	bic.w	r3, r3, #3
 8107ff8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8107ffa:	693a      	ldr	r2, [r7, #16]
 8107ffc:	687b      	ldr	r3, [r7, #4]
 8107ffe:	4313      	orrs	r3, r2
 8108000:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8108002:	693b      	ldr	r3, [r7, #16]
 8108004:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8108008:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 810800a:	683b      	ldr	r3, [r7, #0]
 810800c:	011b      	lsls	r3, r3, #4
 810800e:	b2db      	uxtb	r3, r3
 8108010:	693a      	ldr	r2, [r7, #16]
 8108012:	4313      	orrs	r3, r2
 8108014:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8108016:	697b      	ldr	r3, [r7, #20]
 8108018:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 810801c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 810801e:	68bb      	ldr	r3, [r7, #8]
 8108020:	021b      	lsls	r3, r3, #8
 8108022:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8108026:	697a      	ldr	r2, [r7, #20]
 8108028:	4313      	orrs	r3, r2
 810802a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810802c:	68fb      	ldr	r3, [r7, #12]
 810802e:	693a      	ldr	r2, [r7, #16]
 8108030:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8108032:	68fb      	ldr	r3, [r7, #12]
 8108034:	697a      	ldr	r2, [r7, #20]
 8108036:	621a      	str	r2, [r3, #32]
}
 8108038:	bf00      	nop
 810803a:	371c      	adds	r7, #28
 810803c:	46bd      	mov	sp, r7
 810803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108042:	4770      	bx	lr

08108044 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8108044:	b480      	push	{r7}
 8108046:	b087      	sub	sp, #28
 8108048:	af00      	add	r7, sp, #0
 810804a:	60f8      	str	r0, [r7, #12]
 810804c:	60b9      	str	r1, [r7, #8]
 810804e:	607a      	str	r2, [r7, #4]
 8108050:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8108052:	68fb      	ldr	r3, [r7, #12]
 8108054:	6a1b      	ldr	r3, [r3, #32]
 8108056:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8108058:	68fb      	ldr	r3, [r7, #12]
 810805a:	6a1b      	ldr	r3, [r3, #32]
 810805c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8108060:	68fb      	ldr	r3, [r7, #12]
 8108062:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8108064:	68fb      	ldr	r3, [r7, #12]
 8108066:	69db      	ldr	r3, [r3, #28]
 8108068:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 810806a:	693b      	ldr	r3, [r7, #16]
 810806c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8108070:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8108072:	687b      	ldr	r3, [r7, #4]
 8108074:	021b      	lsls	r3, r3, #8
 8108076:	693a      	ldr	r2, [r7, #16]
 8108078:	4313      	orrs	r3, r2
 810807a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 810807c:	693b      	ldr	r3, [r7, #16]
 810807e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8108082:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8108084:	683b      	ldr	r3, [r7, #0]
 8108086:	031b      	lsls	r3, r3, #12
 8108088:	b29b      	uxth	r3, r3
 810808a:	693a      	ldr	r2, [r7, #16]
 810808c:	4313      	orrs	r3, r2
 810808e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8108090:	697b      	ldr	r3, [r7, #20]
 8108092:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8108096:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8108098:	68bb      	ldr	r3, [r7, #8]
 810809a:	031b      	lsls	r3, r3, #12
 810809c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 81080a0:	697a      	ldr	r2, [r7, #20]
 81080a2:	4313      	orrs	r3, r2
 81080a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 81080a6:	68fb      	ldr	r3, [r7, #12]
 81080a8:	693a      	ldr	r2, [r7, #16]
 81080aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 81080ac:	68fb      	ldr	r3, [r7, #12]
 81080ae:	697a      	ldr	r2, [r7, #20]
 81080b0:	621a      	str	r2, [r3, #32]
}
 81080b2:	bf00      	nop
 81080b4:	371c      	adds	r7, #28
 81080b6:	46bd      	mov	sp, r7
 81080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81080bc:	4770      	bx	lr

081080be <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 81080be:	b480      	push	{r7}
 81080c0:	b085      	sub	sp, #20
 81080c2:	af00      	add	r7, sp, #0
 81080c4:	6078      	str	r0, [r7, #4]
 81080c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 81080c8:	687b      	ldr	r3, [r7, #4]
 81080ca:	689b      	ldr	r3, [r3, #8]
 81080cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 81080ce:	68fb      	ldr	r3, [r7, #12]
 81080d0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 81080d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 81080d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 81080da:	683a      	ldr	r2, [r7, #0]
 81080dc:	68fb      	ldr	r3, [r7, #12]
 81080de:	4313      	orrs	r3, r2
 81080e0:	f043 0307 	orr.w	r3, r3, #7
 81080e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81080e6:	687b      	ldr	r3, [r7, #4]
 81080e8:	68fa      	ldr	r2, [r7, #12]
 81080ea:	609a      	str	r2, [r3, #8]
}
 81080ec:	bf00      	nop
 81080ee:	3714      	adds	r7, #20
 81080f0:	46bd      	mov	sp, r7
 81080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81080f6:	4770      	bx	lr

081080f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 81080f8:	b480      	push	{r7}
 81080fa:	b087      	sub	sp, #28
 81080fc:	af00      	add	r7, sp, #0
 81080fe:	60f8      	str	r0, [r7, #12]
 8108100:	60b9      	str	r1, [r7, #8]
 8108102:	607a      	str	r2, [r7, #4]
 8108104:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8108106:	68fb      	ldr	r3, [r7, #12]
 8108108:	689b      	ldr	r3, [r3, #8]
 810810a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810810c:	697b      	ldr	r3, [r7, #20]
 810810e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8108112:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8108114:	683b      	ldr	r3, [r7, #0]
 8108116:	021a      	lsls	r2, r3, #8
 8108118:	687b      	ldr	r3, [r7, #4]
 810811a:	431a      	orrs	r2, r3
 810811c:	68bb      	ldr	r3, [r7, #8]
 810811e:	4313      	orrs	r3, r2
 8108120:	697a      	ldr	r2, [r7, #20]
 8108122:	4313      	orrs	r3, r2
 8108124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8108126:	68fb      	ldr	r3, [r7, #12]
 8108128:	697a      	ldr	r2, [r7, #20]
 810812a:	609a      	str	r2, [r3, #8]
}
 810812c:	bf00      	nop
 810812e:	371c      	adds	r7, #28
 8108130:	46bd      	mov	sp, r7
 8108132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108136:	4770      	bx	lr

08108138 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8108138:	b480      	push	{r7}
 810813a:	b087      	sub	sp, #28
 810813c:	af00      	add	r7, sp, #0
 810813e:	60f8      	str	r0, [r7, #12]
 8108140:	60b9      	str	r1, [r7, #8]
 8108142:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8108144:	68bb      	ldr	r3, [r7, #8]
 8108146:	f003 031f 	and.w	r3, r3, #31
 810814a:	2201      	movs	r2, #1
 810814c:	fa02 f303 	lsl.w	r3, r2, r3
 8108150:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8108152:	68fb      	ldr	r3, [r7, #12]
 8108154:	6a1a      	ldr	r2, [r3, #32]
 8108156:	697b      	ldr	r3, [r7, #20]
 8108158:	43db      	mvns	r3, r3
 810815a:	401a      	ands	r2, r3
 810815c:	68fb      	ldr	r3, [r7, #12]
 810815e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8108160:	68fb      	ldr	r3, [r7, #12]
 8108162:	6a1a      	ldr	r2, [r3, #32]
 8108164:	68bb      	ldr	r3, [r7, #8]
 8108166:	f003 031f 	and.w	r3, r3, #31
 810816a:	6879      	ldr	r1, [r7, #4]
 810816c:	fa01 f303 	lsl.w	r3, r1, r3
 8108170:	431a      	orrs	r2, r3
 8108172:	68fb      	ldr	r3, [r7, #12]
 8108174:	621a      	str	r2, [r3, #32]
}
 8108176:	bf00      	nop
 8108178:	371c      	adds	r7, #28
 810817a:	46bd      	mov	sp, r7
 810817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108180:	4770      	bx	lr
	...

08108184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8108184:	b480      	push	{r7}
 8108186:	b085      	sub	sp, #20
 8108188:	af00      	add	r7, sp, #0
 810818a:	6078      	str	r0, [r7, #4]
 810818c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810818e:	687b      	ldr	r3, [r7, #4]
 8108190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8108194:	2b01      	cmp	r3, #1
 8108196:	d101      	bne.n	810819c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8108198:	2302      	movs	r3, #2
 810819a:	e06d      	b.n	8108278 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810819c:	687b      	ldr	r3, [r7, #4]
 810819e:	2201      	movs	r2, #1
 81081a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 81081a4:	687b      	ldr	r3, [r7, #4]
 81081a6:	2202      	movs	r2, #2
 81081a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 81081ac:	687b      	ldr	r3, [r7, #4]
 81081ae:	681b      	ldr	r3, [r3, #0]
 81081b0:	685b      	ldr	r3, [r3, #4]
 81081b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 81081b4:	687b      	ldr	r3, [r7, #4]
 81081b6:	681b      	ldr	r3, [r3, #0]
 81081b8:	689b      	ldr	r3, [r3, #8]
 81081ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81081bc:	687b      	ldr	r3, [r7, #4]
 81081be:	681b      	ldr	r3, [r3, #0]
 81081c0:	4a30      	ldr	r2, [pc, #192]	@ (8108284 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 81081c2:	4293      	cmp	r3, r2
 81081c4:	d004      	beq.n	81081d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 81081c6:	687b      	ldr	r3, [r7, #4]
 81081c8:	681b      	ldr	r3, [r3, #0]
 81081ca:	4a2f      	ldr	r2, [pc, #188]	@ (8108288 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81081cc:	4293      	cmp	r3, r2
 81081ce:	d108      	bne.n	81081e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 81081d0:	68fb      	ldr	r3, [r7, #12]
 81081d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 81081d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 81081d8:	683b      	ldr	r3, [r7, #0]
 81081da:	685b      	ldr	r3, [r3, #4]
 81081dc:	68fa      	ldr	r2, [r7, #12]
 81081de:	4313      	orrs	r3, r2
 81081e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 81081e2:	68fb      	ldr	r3, [r7, #12]
 81081e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 81081e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 81081ea:	683b      	ldr	r3, [r7, #0]
 81081ec:	681b      	ldr	r3, [r3, #0]
 81081ee:	68fa      	ldr	r2, [r7, #12]
 81081f0:	4313      	orrs	r3, r2
 81081f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 81081f4:	687b      	ldr	r3, [r7, #4]
 81081f6:	681b      	ldr	r3, [r3, #0]
 81081f8:	68fa      	ldr	r2, [r7, #12]
 81081fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81081fc:	687b      	ldr	r3, [r7, #4]
 81081fe:	681b      	ldr	r3, [r3, #0]
 8108200:	4a20      	ldr	r2, [pc, #128]	@ (8108284 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8108202:	4293      	cmp	r3, r2
 8108204:	d022      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108206:	687b      	ldr	r3, [r7, #4]
 8108208:	681b      	ldr	r3, [r3, #0]
 810820a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810820e:	d01d      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108210:	687b      	ldr	r3, [r7, #4]
 8108212:	681b      	ldr	r3, [r3, #0]
 8108214:	4a1d      	ldr	r2, [pc, #116]	@ (810828c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8108216:	4293      	cmp	r3, r2
 8108218:	d018      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810821a:	687b      	ldr	r3, [r7, #4]
 810821c:	681b      	ldr	r3, [r3, #0]
 810821e:	4a1c      	ldr	r2, [pc, #112]	@ (8108290 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8108220:	4293      	cmp	r3, r2
 8108222:	d013      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108224:	687b      	ldr	r3, [r7, #4]
 8108226:	681b      	ldr	r3, [r3, #0]
 8108228:	4a1a      	ldr	r2, [pc, #104]	@ (8108294 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810822a:	4293      	cmp	r3, r2
 810822c:	d00e      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810822e:	687b      	ldr	r3, [r7, #4]
 8108230:	681b      	ldr	r3, [r3, #0]
 8108232:	4a15      	ldr	r2, [pc, #84]	@ (8108288 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8108234:	4293      	cmp	r3, r2
 8108236:	d009      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108238:	687b      	ldr	r3, [r7, #4]
 810823a:	681b      	ldr	r3, [r3, #0]
 810823c:	4a16      	ldr	r2, [pc, #88]	@ (8108298 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810823e:	4293      	cmp	r3, r2
 8108240:	d004      	beq.n	810824c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108242:	687b      	ldr	r3, [r7, #4]
 8108244:	681b      	ldr	r3, [r3, #0]
 8108246:	4a15      	ldr	r2, [pc, #84]	@ (810829c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8108248:	4293      	cmp	r3, r2
 810824a:	d10c      	bne.n	8108266 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810824c:	68bb      	ldr	r3, [r7, #8]
 810824e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8108252:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8108254:	683b      	ldr	r3, [r7, #0]
 8108256:	689b      	ldr	r3, [r3, #8]
 8108258:	68ba      	ldr	r2, [r7, #8]
 810825a:	4313      	orrs	r3, r2
 810825c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810825e:	687b      	ldr	r3, [r7, #4]
 8108260:	681b      	ldr	r3, [r3, #0]
 8108262:	68ba      	ldr	r2, [r7, #8]
 8108264:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8108266:	687b      	ldr	r3, [r7, #4]
 8108268:	2201      	movs	r2, #1
 810826a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810826e:	687b      	ldr	r3, [r7, #4]
 8108270:	2200      	movs	r2, #0
 8108272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8108276:	2300      	movs	r3, #0
}
 8108278:	4618      	mov	r0, r3
 810827a:	3714      	adds	r7, #20
 810827c:	46bd      	mov	sp, r7
 810827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108282:	4770      	bx	lr
 8108284:	40010000 	.word	0x40010000
 8108288:	40010400 	.word	0x40010400
 810828c:	40000400 	.word	0x40000400
 8108290:	40000800 	.word	0x40000800
 8108294:	40000c00 	.word	0x40000c00
 8108298:	40001800 	.word	0x40001800
 810829c:	40014000 	.word	0x40014000

081082a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 81082a0:	b480      	push	{r7}
 81082a2:	b083      	sub	sp, #12
 81082a4:	af00      	add	r7, sp, #0
 81082a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 81082a8:	bf00      	nop
 81082aa:	370c      	adds	r7, #12
 81082ac:	46bd      	mov	sp, r7
 81082ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082b2:	4770      	bx	lr

081082b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 81082b4:	b480      	push	{r7}
 81082b6:	b083      	sub	sp, #12
 81082b8:	af00      	add	r7, sp, #0
 81082ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 81082bc:	bf00      	nop
 81082be:	370c      	adds	r7, #12
 81082c0:	46bd      	mov	sp, r7
 81082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082c6:	4770      	bx	lr

081082c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 81082c8:	b480      	push	{r7}
 81082ca:	b083      	sub	sp, #12
 81082cc:	af00      	add	r7, sp, #0
 81082ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 81082d0:	bf00      	nop
 81082d2:	370c      	adds	r7, #12
 81082d4:	46bd      	mov	sp, r7
 81082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81082da:	4770      	bx	lr

081082dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81082dc:	b580      	push	{r7, lr}
 81082de:	b082      	sub	sp, #8
 81082e0:	af00      	add	r7, sp, #0
 81082e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81082e4:	687b      	ldr	r3, [r7, #4]
 81082e6:	2b00      	cmp	r3, #0
 81082e8:	d101      	bne.n	81082ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81082ea:	2301      	movs	r3, #1
 81082ec:	e042      	b.n	8108374 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81082ee:	687b      	ldr	r3, [r7, #4]
 81082f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81082f4:	2b00      	cmp	r3, #0
 81082f6:	d106      	bne.n	8108306 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81082f8:	687b      	ldr	r3, [r7, #4]
 81082fa:	2200      	movs	r2, #0
 81082fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8108300:	6878      	ldr	r0, [r7, #4]
 8108302:	f7fa fbb9 	bl	8102a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8108306:	687b      	ldr	r3, [r7, #4]
 8108308:	2224      	movs	r2, #36	@ 0x24
 810830a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 810830e:	687b      	ldr	r3, [r7, #4]
 8108310:	681b      	ldr	r3, [r3, #0]
 8108312:	681a      	ldr	r2, [r3, #0]
 8108314:	687b      	ldr	r3, [r7, #4]
 8108316:	681b      	ldr	r3, [r3, #0]
 8108318:	f022 0201 	bic.w	r2, r2, #1
 810831c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810831e:	687b      	ldr	r3, [r7, #4]
 8108320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108322:	2b00      	cmp	r3, #0
 8108324:	d002      	beq.n	810832c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8108326:	6878      	ldr	r0, [r7, #4]
 8108328:	f000 fd90 	bl	8108e4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810832c:	6878      	ldr	r0, [r7, #4]
 810832e:	f000 f825 	bl	810837c <UART_SetConfig>
 8108332:	4603      	mov	r3, r0
 8108334:	2b01      	cmp	r3, #1
 8108336:	d101      	bne.n	810833c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8108338:	2301      	movs	r3, #1
 810833a:	e01b      	b.n	8108374 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810833c:	687b      	ldr	r3, [r7, #4]
 810833e:	681b      	ldr	r3, [r3, #0]
 8108340:	685a      	ldr	r2, [r3, #4]
 8108342:	687b      	ldr	r3, [r7, #4]
 8108344:	681b      	ldr	r3, [r3, #0]
 8108346:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 810834a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810834c:	687b      	ldr	r3, [r7, #4]
 810834e:	681b      	ldr	r3, [r3, #0]
 8108350:	689a      	ldr	r2, [r3, #8]
 8108352:	687b      	ldr	r3, [r7, #4]
 8108354:	681b      	ldr	r3, [r3, #0]
 8108356:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 810835a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810835c:	687b      	ldr	r3, [r7, #4]
 810835e:	681b      	ldr	r3, [r3, #0]
 8108360:	681a      	ldr	r2, [r3, #0]
 8108362:	687b      	ldr	r3, [r7, #4]
 8108364:	681b      	ldr	r3, [r3, #0]
 8108366:	f042 0201 	orr.w	r2, r2, #1
 810836a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810836c:	6878      	ldr	r0, [r7, #4]
 810836e:	f000 fe0f 	bl	8108f90 <UART_CheckIdleState>
 8108372:	4603      	mov	r3, r0
}
 8108374:	4618      	mov	r0, r3
 8108376:	3708      	adds	r7, #8
 8108378:	46bd      	mov	sp, r7
 810837a:	bd80      	pop	{r7, pc}

0810837c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810837c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8108380:	b092      	sub	sp, #72	@ 0x48
 8108382:	af00      	add	r7, sp, #0
 8108384:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8108386:	2300      	movs	r3, #0
 8108388:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810838c:	697b      	ldr	r3, [r7, #20]
 810838e:	689a      	ldr	r2, [r3, #8]
 8108390:	697b      	ldr	r3, [r7, #20]
 8108392:	691b      	ldr	r3, [r3, #16]
 8108394:	431a      	orrs	r2, r3
 8108396:	697b      	ldr	r3, [r7, #20]
 8108398:	695b      	ldr	r3, [r3, #20]
 810839a:	431a      	orrs	r2, r3
 810839c:	697b      	ldr	r3, [r7, #20]
 810839e:	69db      	ldr	r3, [r3, #28]
 81083a0:	4313      	orrs	r3, r2
 81083a2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81083a4:	697b      	ldr	r3, [r7, #20]
 81083a6:	681b      	ldr	r3, [r3, #0]
 81083a8:	681a      	ldr	r2, [r3, #0]
 81083aa:	4bbd      	ldr	r3, [pc, #756]	@ (81086a0 <UART_SetConfig+0x324>)
 81083ac:	4013      	ands	r3, r2
 81083ae:	697a      	ldr	r2, [r7, #20]
 81083b0:	6812      	ldr	r2, [r2, #0]
 81083b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 81083b4:	430b      	orrs	r3, r1
 81083b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81083b8:	697b      	ldr	r3, [r7, #20]
 81083ba:	681b      	ldr	r3, [r3, #0]
 81083bc:	685b      	ldr	r3, [r3, #4]
 81083be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 81083c2:	697b      	ldr	r3, [r7, #20]
 81083c4:	68da      	ldr	r2, [r3, #12]
 81083c6:	697b      	ldr	r3, [r7, #20]
 81083c8:	681b      	ldr	r3, [r3, #0]
 81083ca:	430a      	orrs	r2, r1
 81083cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81083ce:	697b      	ldr	r3, [r7, #20]
 81083d0:	699b      	ldr	r3, [r3, #24]
 81083d2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81083d4:	697b      	ldr	r3, [r7, #20]
 81083d6:	681b      	ldr	r3, [r3, #0]
 81083d8:	4ab2      	ldr	r2, [pc, #712]	@ (81086a4 <UART_SetConfig+0x328>)
 81083da:	4293      	cmp	r3, r2
 81083dc:	d004      	beq.n	81083e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81083de:	697b      	ldr	r3, [r7, #20]
 81083e0:	6a1b      	ldr	r3, [r3, #32]
 81083e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 81083e4:	4313      	orrs	r3, r2
 81083e6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81083e8:	697b      	ldr	r3, [r7, #20]
 81083ea:	681b      	ldr	r3, [r3, #0]
 81083ec:	689b      	ldr	r3, [r3, #8]
 81083ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 81083f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 81083f6:	697a      	ldr	r2, [r7, #20]
 81083f8:	6812      	ldr	r2, [r2, #0]
 81083fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 81083fc:	430b      	orrs	r3, r1
 81083fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8108400:	697b      	ldr	r3, [r7, #20]
 8108402:	681b      	ldr	r3, [r3, #0]
 8108404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108406:	f023 010f 	bic.w	r1, r3, #15
 810840a:	697b      	ldr	r3, [r7, #20]
 810840c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 810840e:	697b      	ldr	r3, [r7, #20]
 8108410:	681b      	ldr	r3, [r3, #0]
 8108412:	430a      	orrs	r2, r1
 8108414:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8108416:	697b      	ldr	r3, [r7, #20]
 8108418:	681b      	ldr	r3, [r3, #0]
 810841a:	4aa3      	ldr	r2, [pc, #652]	@ (81086a8 <UART_SetConfig+0x32c>)
 810841c:	4293      	cmp	r3, r2
 810841e:	d177      	bne.n	8108510 <UART_SetConfig+0x194>
 8108420:	4ba2      	ldr	r3, [pc, #648]	@ (81086ac <UART_SetConfig+0x330>)
 8108422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8108424:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8108428:	2b28      	cmp	r3, #40	@ 0x28
 810842a:	d86d      	bhi.n	8108508 <UART_SetConfig+0x18c>
 810842c:	a201      	add	r2, pc, #4	@ (adr r2, 8108434 <UART_SetConfig+0xb8>)
 810842e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108432:	bf00      	nop
 8108434:	081084d9 	.word	0x081084d9
 8108438:	08108509 	.word	0x08108509
 810843c:	08108509 	.word	0x08108509
 8108440:	08108509 	.word	0x08108509
 8108444:	08108509 	.word	0x08108509
 8108448:	08108509 	.word	0x08108509
 810844c:	08108509 	.word	0x08108509
 8108450:	08108509 	.word	0x08108509
 8108454:	081084e1 	.word	0x081084e1
 8108458:	08108509 	.word	0x08108509
 810845c:	08108509 	.word	0x08108509
 8108460:	08108509 	.word	0x08108509
 8108464:	08108509 	.word	0x08108509
 8108468:	08108509 	.word	0x08108509
 810846c:	08108509 	.word	0x08108509
 8108470:	08108509 	.word	0x08108509
 8108474:	081084e9 	.word	0x081084e9
 8108478:	08108509 	.word	0x08108509
 810847c:	08108509 	.word	0x08108509
 8108480:	08108509 	.word	0x08108509
 8108484:	08108509 	.word	0x08108509
 8108488:	08108509 	.word	0x08108509
 810848c:	08108509 	.word	0x08108509
 8108490:	08108509 	.word	0x08108509
 8108494:	081084f1 	.word	0x081084f1
 8108498:	08108509 	.word	0x08108509
 810849c:	08108509 	.word	0x08108509
 81084a0:	08108509 	.word	0x08108509
 81084a4:	08108509 	.word	0x08108509
 81084a8:	08108509 	.word	0x08108509
 81084ac:	08108509 	.word	0x08108509
 81084b0:	08108509 	.word	0x08108509
 81084b4:	081084f9 	.word	0x081084f9
 81084b8:	08108509 	.word	0x08108509
 81084bc:	08108509 	.word	0x08108509
 81084c0:	08108509 	.word	0x08108509
 81084c4:	08108509 	.word	0x08108509
 81084c8:	08108509 	.word	0x08108509
 81084cc:	08108509 	.word	0x08108509
 81084d0:	08108509 	.word	0x08108509
 81084d4:	08108501 	.word	0x08108501
 81084d8:	2301      	movs	r3, #1
 81084da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81084de:	e220      	b.n	8108922 <UART_SetConfig+0x5a6>
 81084e0:	2304      	movs	r3, #4
 81084e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81084e6:	e21c      	b.n	8108922 <UART_SetConfig+0x5a6>
 81084e8:	2308      	movs	r3, #8
 81084ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81084ee:	e218      	b.n	8108922 <UART_SetConfig+0x5a6>
 81084f0:	2310      	movs	r3, #16
 81084f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81084f6:	e214      	b.n	8108922 <UART_SetConfig+0x5a6>
 81084f8:	2320      	movs	r3, #32
 81084fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81084fe:	e210      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108500:	2340      	movs	r3, #64	@ 0x40
 8108502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108506:	e20c      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108508:	2380      	movs	r3, #128	@ 0x80
 810850a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810850e:	e208      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108510:	697b      	ldr	r3, [r7, #20]
 8108512:	681b      	ldr	r3, [r3, #0]
 8108514:	4a66      	ldr	r2, [pc, #408]	@ (81086b0 <UART_SetConfig+0x334>)
 8108516:	4293      	cmp	r3, r2
 8108518:	d130      	bne.n	810857c <UART_SetConfig+0x200>
 810851a:	4b64      	ldr	r3, [pc, #400]	@ (81086ac <UART_SetConfig+0x330>)
 810851c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810851e:	f003 0307 	and.w	r3, r3, #7
 8108522:	2b05      	cmp	r3, #5
 8108524:	d826      	bhi.n	8108574 <UART_SetConfig+0x1f8>
 8108526:	a201      	add	r2, pc, #4	@ (adr r2, 810852c <UART_SetConfig+0x1b0>)
 8108528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810852c:	08108545 	.word	0x08108545
 8108530:	0810854d 	.word	0x0810854d
 8108534:	08108555 	.word	0x08108555
 8108538:	0810855d 	.word	0x0810855d
 810853c:	08108565 	.word	0x08108565
 8108540:	0810856d 	.word	0x0810856d
 8108544:	2300      	movs	r3, #0
 8108546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810854a:	e1ea      	b.n	8108922 <UART_SetConfig+0x5a6>
 810854c:	2304      	movs	r3, #4
 810854e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108552:	e1e6      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108554:	2308      	movs	r3, #8
 8108556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810855a:	e1e2      	b.n	8108922 <UART_SetConfig+0x5a6>
 810855c:	2310      	movs	r3, #16
 810855e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108562:	e1de      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108564:	2320      	movs	r3, #32
 8108566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810856a:	e1da      	b.n	8108922 <UART_SetConfig+0x5a6>
 810856c:	2340      	movs	r3, #64	@ 0x40
 810856e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108572:	e1d6      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108574:	2380      	movs	r3, #128	@ 0x80
 8108576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810857a:	e1d2      	b.n	8108922 <UART_SetConfig+0x5a6>
 810857c:	697b      	ldr	r3, [r7, #20]
 810857e:	681b      	ldr	r3, [r3, #0]
 8108580:	4a4c      	ldr	r2, [pc, #304]	@ (81086b4 <UART_SetConfig+0x338>)
 8108582:	4293      	cmp	r3, r2
 8108584:	d130      	bne.n	81085e8 <UART_SetConfig+0x26c>
 8108586:	4b49      	ldr	r3, [pc, #292]	@ (81086ac <UART_SetConfig+0x330>)
 8108588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810858a:	f003 0307 	and.w	r3, r3, #7
 810858e:	2b05      	cmp	r3, #5
 8108590:	d826      	bhi.n	81085e0 <UART_SetConfig+0x264>
 8108592:	a201      	add	r2, pc, #4	@ (adr r2, 8108598 <UART_SetConfig+0x21c>)
 8108594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108598:	081085b1 	.word	0x081085b1
 810859c:	081085b9 	.word	0x081085b9
 81085a0:	081085c1 	.word	0x081085c1
 81085a4:	081085c9 	.word	0x081085c9
 81085a8:	081085d1 	.word	0x081085d1
 81085ac:	081085d9 	.word	0x081085d9
 81085b0:	2300      	movs	r3, #0
 81085b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085b6:	e1b4      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085b8:	2304      	movs	r3, #4
 81085ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085be:	e1b0      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085c0:	2308      	movs	r3, #8
 81085c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085c6:	e1ac      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085c8:	2310      	movs	r3, #16
 81085ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085ce:	e1a8      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085d0:	2320      	movs	r3, #32
 81085d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085d6:	e1a4      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085d8:	2340      	movs	r3, #64	@ 0x40
 81085da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085de:	e1a0      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085e0:	2380      	movs	r3, #128	@ 0x80
 81085e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81085e6:	e19c      	b.n	8108922 <UART_SetConfig+0x5a6>
 81085e8:	697b      	ldr	r3, [r7, #20]
 81085ea:	681b      	ldr	r3, [r3, #0]
 81085ec:	4a32      	ldr	r2, [pc, #200]	@ (81086b8 <UART_SetConfig+0x33c>)
 81085ee:	4293      	cmp	r3, r2
 81085f0:	d130      	bne.n	8108654 <UART_SetConfig+0x2d8>
 81085f2:	4b2e      	ldr	r3, [pc, #184]	@ (81086ac <UART_SetConfig+0x330>)
 81085f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81085f6:	f003 0307 	and.w	r3, r3, #7
 81085fa:	2b05      	cmp	r3, #5
 81085fc:	d826      	bhi.n	810864c <UART_SetConfig+0x2d0>
 81085fe:	a201      	add	r2, pc, #4	@ (adr r2, 8108604 <UART_SetConfig+0x288>)
 8108600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108604:	0810861d 	.word	0x0810861d
 8108608:	08108625 	.word	0x08108625
 810860c:	0810862d 	.word	0x0810862d
 8108610:	08108635 	.word	0x08108635
 8108614:	0810863d 	.word	0x0810863d
 8108618:	08108645 	.word	0x08108645
 810861c:	2300      	movs	r3, #0
 810861e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108622:	e17e      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108624:	2304      	movs	r3, #4
 8108626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810862a:	e17a      	b.n	8108922 <UART_SetConfig+0x5a6>
 810862c:	2308      	movs	r3, #8
 810862e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108632:	e176      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108634:	2310      	movs	r3, #16
 8108636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810863a:	e172      	b.n	8108922 <UART_SetConfig+0x5a6>
 810863c:	2320      	movs	r3, #32
 810863e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108642:	e16e      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108644:	2340      	movs	r3, #64	@ 0x40
 8108646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810864a:	e16a      	b.n	8108922 <UART_SetConfig+0x5a6>
 810864c:	2380      	movs	r3, #128	@ 0x80
 810864e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108652:	e166      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108654:	697b      	ldr	r3, [r7, #20]
 8108656:	681b      	ldr	r3, [r3, #0]
 8108658:	4a18      	ldr	r2, [pc, #96]	@ (81086bc <UART_SetConfig+0x340>)
 810865a:	4293      	cmp	r3, r2
 810865c:	d140      	bne.n	81086e0 <UART_SetConfig+0x364>
 810865e:	4b13      	ldr	r3, [pc, #76]	@ (81086ac <UART_SetConfig+0x330>)
 8108660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8108662:	f003 0307 	and.w	r3, r3, #7
 8108666:	2b05      	cmp	r3, #5
 8108668:	d836      	bhi.n	81086d8 <UART_SetConfig+0x35c>
 810866a:	a201      	add	r2, pc, #4	@ (adr r2, 8108670 <UART_SetConfig+0x2f4>)
 810866c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108670:	08108689 	.word	0x08108689
 8108674:	08108691 	.word	0x08108691
 8108678:	08108699 	.word	0x08108699
 810867c:	081086c1 	.word	0x081086c1
 8108680:	081086c9 	.word	0x081086c9
 8108684:	081086d1 	.word	0x081086d1
 8108688:	2300      	movs	r3, #0
 810868a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810868e:	e148      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108690:	2304      	movs	r3, #4
 8108692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108696:	e144      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108698:	2308      	movs	r3, #8
 810869a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810869e:	e140      	b.n	8108922 <UART_SetConfig+0x5a6>
 81086a0:	cfff69f3 	.word	0xcfff69f3
 81086a4:	58000c00 	.word	0x58000c00
 81086a8:	40011000 	.word	0x40011000
 81086ac:	58024400 	.word	0x58024400
 81086b0:	40004400 	.word	0x40004400
 81086b4:	40004800 	.word	0x40004800
 81086b8:	40004c00 	.word	0x40004c00
 81086bc:	40005000 	.word	0x40005000
 81086c0:	2310      	movs	r3, #16
 81086c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81086c6:	e12c      	b.n	8108922 <UART_SetConfig+0x5a6>
 81086c8:	2320      	movs	r3, #32
 81086ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81086ce:	e128      	b.n	8108922 <UART_SetConfig+0x5a6>
 81086d0:	2340      	movs	r3, #64	@ 0x40
 81086d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81086d6:	e124      	b.n	8108922 <UART_SetConfig+0x5a6>
 81086d8:	2380      	movs	r3, #128	@ 0x80
 81086da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81086de:	e120      	b.n	8108922 <UART_SetConfig+0x5a6>
 81086e0:	697b      	ldr	r3, [r7, #20]
 81086e2:	681b      	ldr	r3, [r3, #0]
 81086e4:	4acb      	ldr	r2, [pc, #812]	@ (8108a14 <UART_SetConfig+0x698>)
 81086e6:	4293      	cmp	r3, r2
 81086e8:	d176      	bne.n	81087d8 <UART_SetConfig+0x45c>
 81086ea:	4bcb      	ldr	r3, [pc, #812]	@ (8108a18 <UART_SetConfig+0x69c>)
 81086ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81086ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81086f2:	2b28      	cmp	r3, #40	@ 0x28
 81086f4:	d86c      	bhi.n	81087d0 <UART_SetConfig+0x454>
 81086f6:	a201      	add	r2, pc, #4	@ (adr r2, 81086fc <UART_SetConfig+0x380>)
 81086f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81086fc:	081087a1 	.word	0x081087a1
 8108700:	081087d1 	.word	0x081087d1
 8108704:	081087d1 	.word	0x081087d1
 8108708:	081087d1 	.word	0x081087d1
 810870c:	081087d1 	.word	0x081087d1
 8108710:	081087d1 	.word	0x081087d1
 8108714:	081087d1 	.word	0x081087d1
 8108718:	081087d1 	.word	0x081087d1
 810871c:	081087a9 	.word	0x081087a9
 8108720:	081087d1 	.word	0x081087d1
 8108724:	081087d1 	.word	0x081087d1
 8108728:	081087d1 	.word	0x081087d1
 810872c:	081087d1 	.word	0x081087d1
 8108730:	081087d1 	.word	0x081087d1
 8108734:	081087d1 	.word	0x081087d1
 8108738:	081087d1 	.word	0x081087d1
 810873c:	081087b1 	.word	0x081087b1
 8108740:	081087d1 	.word	0x081087d1
 8108744:	081087d1 	.word	0x081087d1
 8108748:	081087d1 	.word	0x081087d1
 810874c:	081087d1 	.word	0x081087d1
 8108750:	081087d1 	.word	0x081087d1
 8108754:	081087d1 	.word	0x081087d1
 8108758:	081087d1 	.word	0x081087d1
 810875c:	081087b9 	.word	0x081087b9
 8108760:	081087d1 	.word	0x081087d1
 8108764:	081087d1 	.word	0x081087d1
 8108768:	081087d1 	.word	0x081087d1
 810876c:	081087d1 	.word	0x081087d1
 8108770:	081087d1 	.word	0x081087d1
 8108774:	081087d1 	.word	0x081087d1
 8108778:	081087d1 	.word	0x081087d1
 810877c:	081087c1 	.word	0x081087c1
 8108780:	081087d1 	.word	0x081087d1
 8108784:	081087d1 	.word	0x081087d1
 8108788:	081087d1 	.word	0x081087d1
 810878c:	081087d1 	.word	0x081087d1
 8108790:	081087d1 	.word	0x081087d1
 8108794:	081087d1 	.word	0x081087d1
 8108798:	081087d1 	.word	0x081087d1
 810879c:	081087c9 	.word	0x081087c9
 81087a0:	2301      	movs	r3, #1
 81087a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087a6:	e0bc      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087a8:	2304      	movs	r3, #4
 81087aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087ae:	e0b8      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087b0:	2308      	movs	r3, #8
 81087b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087b6:	e0b4      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087b8:	2310      	movs	r3, #16
 81087ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087be:	e0b0      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087c0:	2320      	movs	r3, #32
 81087c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087c6:	e0ac      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087c8:	2340      	movs	r3, #64	@ 0x40
 81087ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087ce:	e0a8      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087d0:	2380      	movs	r3, #128	@ 0x80
 81087d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81087d6:	e0a4      	b.n	8108922 <UART_SetConfig+0x5a6>
 81087d8:	697b      	ldr	r3, [r7, #20]
 81087da:	681b      	ldr	r3, [r3, #0]
 81087dc:	4a8f      	ldr	r2, [pc, #572]	@ (8108a1c <UART_SetConfig+0x6a0>)
 81087de:	4293      	cmp	r3, r2
 81087e0:	d130      	bne.n	8108844 <UART_SetConfig+0x4c8>
 81087e2:	4b8d      	ldr	r3, [pc, #564]	@ (8108a18 <UART_SetConfig+0x69c>)
 81087e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81087e6:	f003 0307 	and.w	r3, r3, #7
 81087ea:	2b05      	cmp	r3, #5
 81087ec:	d826      	bhi.n	810883c <UART_SetConfig+0x4c0>
 81087ee:	a201      	add	r2, pc, #4	@ (adr r2, 81087f4 <UART_SetConfig+0x478>)
 81087f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81087f4:	0810880d 	.word	0x0810880d
 81087f8:	08108815 	.word	0x08108815
 81087fc:	0810881d 	.word	0x0810881d
 8108800:	08108825 	.word	0x08108825
 8108804:	0810882d 	.word	0x0810882d
 8108808:	08108835 	.word	0x08108835
 810880c:	2300      	movs	r3, #0
 810880e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108812:	e086      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108814:	2304      	movs	r3, #4
 8108816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810881a:	e082      	b.n	8108922 <UART_SetConfig+0x5a6>
 810881c:	2308      	movs	r3, #8
 810881e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108822:	e07e      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108824:	2310      	movs	r3, #16
 8108826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810882a:	e07a      	b.n	8108922 <UART_SetConfig+0x5a6>
 810882c:	2320      	movs	r3, #32
 810882e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108832:	e076      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108834:	2340      	movs	r3, #64	@ 0x40
 8108836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810883a:	e072      	b.n	8108922 <UART_SetConfig+0x5a6>
 810883c:	2380      	movs	r3, #128	@ 0x80
 810883e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108842:	e06e      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108844:	697b      	ldr	r3, [r7, #20]
 8108846:	681b      	ldr	r3, [r3, #0]
 8108848:	4a75      	ldr	r2, [pc, #468]	@ (8108a20 <UART_SetConfig+0x6a4>)
 810884a:	4293      	cmp	r3, r2
 810884c:	d130      	bne.n	81088b0 <UART_SetConfig+0x534>
 810884e:	4b72      	ldr	r3, [pc, #456]	@ (8108a18 <UART_SetConfig+0x69c>)
 8108850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8108852:	f003 0307 	and.w	r3, r3, #7
 8108856:	2b05      	cmp	r3, #5
 8108858:	d826      	bhi.n	81088a8 <UART_SetConfig+0x52c>
 810885a:	a201      	add	r2, pc, #4	@ (adr r2, 8108860 <UART_SetConfig+0x4e4>)
 810885c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108860:	08108879 	.word	0x08108879
 8108864:	08108881 	.word	0x08108881
 8108868:	08108889 	.word	0x08108889
 810886c:	08108891 	.word	0x08108891
 8108870:	08108899 	.word	0x08108899
 8108874:	081088a1 	.word	0x081088a1
 8108878:	2300      	movs	r3, #0
 810887a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810887e:	e050      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108880:	2304      	movs	r3, #4
 8108882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108886:	e04c      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108888:	2308      	movs	r3, #8
 810888a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810888e:	e048      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108890:	2310      	movs	r3, #16
 8108892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108896:	e044      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108898:	2320      	movs	r3, #32
 810889a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810889e:	e040      	b.n	8108922 <UART_SetConfig+0x5a6>
 81088a0:	2340      	movs	r3, #64	@ 0x40
 81088a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81088a6:	e03c      	b.n	8108922 <UART_SetConfig+0x5a6>
 81088a8:	2380      	movs	r3, #128	@ 0x80
 81088aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81088ae:	e038      	b.n	8108922 <UART_SetConfig+0x5a6>
 81088b0:	697b      	ldr	r3, [r7, #20]
 81088b2:	681b      	ldr	r3, [r3, #0]
 81088b4:	4a5b      	ldr	r2, [pc, #364]	@ (8108a24 <UART_SetConfig+0x6a8>)
 81088b6:	4293      	cmp	r3, r2
 81088b8:	d130      	bne.n	810891c <UART_SetConfig+0x5a0>
 81088ba:	4b57      	ldr	r3, [pc, #348]	@ (8108a18 <UART_SetConfig+0x69c>)
 81088bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81088be:	f003 0307 	and.w	r3, r3, #7
 81088c2:	2b05      	cmp	r3, #5
 81088c4:	d826      	bhi.n	8108914 <UART_SetConfig+0x598>
 81088c6:	a201      	add	r2, pc, #4	@ (adr r2, 81088cc <UART_SetConfig+0x550>)
 81088c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81088cc:	081088e5 	.word	0x081088e5
 81088d0:	081088ed 	.word	0x081088ed
 81088d4:	081088f5 	.word	0x081088f5
 81088d8:	081088fd 	.word	0x081088fd
 81088dc:	08108905 	.word	0x08108905
 81088e0:	0810890d 	.word	0x0810890d
 81088e4:	2302      	movs	r3, #2
 81088e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81088ea:	e01a      	b.n	8108922 <UART_SetConfig+0x5a6>
 81088ec:	2304      	movs	r3, #4
 81088ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81088f2:	e016      	b.n	8108922 <UART_SetConfig+0x5a6>
 81088f4:	2308      	movs	r3, #8
 81088f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 81088fa:	e012      	b.n	8108922 <UART_SetConfig+0x5a6>
 81088fc:	2310      	movs	r3, #16
 81088fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108902:	e00e      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108904:	2320      	movs	r3, #32
 8108906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810890a:	e00a      	b.n	8108922 <UART_SetConfig+0x5a6>
 810890c:	2340      	movs	r3, #64	@ 0x40
 810890e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8108912:	e006      	b.n	8108922 <UART_SetConfig+0x5a6>
 8108914:	2380      	movs	r3, #128	@ 0x80
 8108916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810891a:	e002      	b.n	8108922 <UART_SetConfig+0x5a6>
 810891c:	2380      	movs	r3, #128	@ 0x80
 810891e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8108922:	697b      	ldr	r3, [r7, #20]
 8108924:	681b      	ldr	r3, [r3, #0]
 8108926:	4a3f      	ldr	r2, [pc, #252]	@ (8108a24 <UART_SetConfig+0x6a8>)
 8108928:	4293      	cmp	r3, r2
 810892a:	f040 80f8 	bne.w	8108b1e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810892e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8108932:	2b20      	cmp	r3, #32
 8108934:	dc46      	bgt.n	81089c4 <UART_SetConfig+0x648>
 8108936:	2b02      	cmp	r3, #2
 8108938:	f2c0 8082 	blt.w	8108a40 <UART_SetConfig+0x6c4>
 810893c:	3b02      	subs	r3, #2
 810893e:	2b1e      	cmp	r3, #30
 8108940:	d87e      	bhi.n	8108a40 <UART_SetConfig+0x6c4>
 8108942:	a201      	add	r2, pc, #4	@ (adr r2, 8108948 <UART_SetConfig+0x5cc>)
 8108944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108948:	081089cb 	.word	0x081089cb
 810894c:	08108a41 	.word	0x08108a41
 8108950:	081089d3 	.word	0x081089d3
 8108954:	08108a41 	.word	0x08108a41
 8108958:	08108a41 	.word	0x08108a41
 810895c:	08108a41 	.word	0x08108a41
 8108960:	081089e3 	.word	0x081089e3
 8108964:	08108a41 	.word	0x08108a41
 8108968:	08108a41 	.word	0x08108a41
 810896c:	08108a41 	.word	0x08108a41
 8108970:	08108a41 	.word	0x08108a41
 8108974:	08108a41 	.word	0x08108a41
 8108978:	08108a41 	.word	0x08108a41
 810897c:	08108a41 	.word	0x08108a41
 8108980:	081089f3 	.word	0x081089f3
 8108984:	08108a41 	.word	0x08108a41
 8108988:	08108a41 	.word	0x08108a41
 810898c:	08108a41 	.word	0x08108a41
 8108990:	08108a41 	.word	0x08108a41
 8108994:	08108a41 	.word	0x08108a41
 8108998:	08108a41 	.word	0x08108a41
 810899c:	08108a41 	.word	0x08108a41
 81089a0:	08108a41 	.word	0x08108a41
 81089a4:	08108a41 	.word	0x08108a41
 81089a8:	08108a41 	.word	0x08108a41
 81089ac:	08108a41 	.word	0x08108a41
 81089b0:	08108a41 	.word	0x08108a41
 81089b4:	08108a41 	.word	0x08108a41
 81089b8:	08108a41 	.word	0x08108a41
 81089bc:	08108a41 	.word	0x08108a41
 81089c0:	08108a33 	.word	0x08108a33
 81089c4:	2b40      	cmp	r3, #64	@ 0x40
 81089c6:	d037      	beq.n	8108a38 <UART_SetConfig+0x6bc>
 81089c8:	e03a      	b.n	8108a40 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81089ca:	f7fd f81d 	bl	8105a08 <HAL_RCCEx_GetD3PCLK1Freq>
 81089ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81089d0:	e03c      	b.n	8108a4c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81089d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81089d6:	4618      	mov	r0, r3
 81089d8:	f7fd f82c 	bl	8105a34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81089dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81089de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81089e0:	e034      	b.n	8108a4c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81089e2:	f107 0318 	add.w	r3, r7, #24
 81089e6:	4618      	mov	r0, r3
 81089e8:	f7fd f978 	bl	8105cdc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81089ec:	69fb      	ldr	r3, [r7, #28]
 81089ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81089f0:	e02c      	b.n	8108a4c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81089f2:	4b09      	ldr	r3, [pc, #36]	@ (8108a18 <UART_SetConfig+0x69c>)
 81089f4:	681b      	ldr	r3, [r3, #0]
 81089f6:	f003 0320 	and.w	r3, r3, #32
 81089fa:	2b00      	cmp	r3, #0
 81089fc:	d016      	beq.n	8108a2c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81089fe:	4b06      	ldr	r3, [pc, #24]	@ (8108a18 <UART_SetConfig+0x69c>)
 8108a00:	681b      	ldr	r3, [r3, #0]
 8108a02:	08db      	lsrs	r3, r3, #3
 8108a04:	f003 0303 	and.w	r3, r3, #3
 8108a08:	4a07      	ldr	r2, [pc, #28]	@ (8108a28 <UART_SetConfig+0x6ac>)
 8108a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8108a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108a10:	e01c      	b.n	8108a4c <UART_SetConfig+0x6d0>
 8108a12:	bf00      	nop
 8108a14:	40011400 	.word	0x40011400
 8108a18:	58024400 	.word	0x58024400
 8108a1c:	40007800 	.word	0x40007800
 8108a20:	40007c00 	.word	0x40007c00
 8108a24:	58000c00 	.word	0x58000c00
 8108a28:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8108a2c:	4b9d      	ldr	r3, [pc, #628]	@ (8108ca4 <UART_SetConfig+0x928>)
 8108a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108a30:	e00c      	b.n	8108a4c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108a32:	4b9d      	ldr	r3, [pc, #628]	@ (8108ca8 <UART_SetConfig+0x92c>)
 8108a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108a36:	e009      	b.n	8108a4c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108a38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8108a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108a3e:	e005      	b.n	8108a4c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8108a40:	2300      	movs	r3, #0
 8108a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8108a44:	2301      	movs	r3, #1
 8108a46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8108a4a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8108a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108a4e:	2b00      	cmp	r3, #0
 8108a50:	f000 81de 	beq.w	8108e10 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8108a54:	697b      	ldr	r3, [r7, #20]
 8108a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8108a58:	4a94      	ldr	r2, [pc, #592]	@ (8108cac <UART_SetConfig+0x930>)
 8108a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108a5e:	461a      	mov	r2, r3
 8108a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108a62:	fbb3 f3f2 	udiv	r3, r3, r2
 8108a66:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108a68:	697b      	ldr	r3, [r7, #20]
 8108a6a:	685a      	ldr	r2, [r3, #4]
 8108a6c:	4613      	mov	r3, r2
 8108a6e:	005b      	lsls	r3, r3, #1
 8108a70:	4413      	add	r3, r2
 8108a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8108a74:	429a      	cmp	r2, r3
 8108a76:	d305      	bcc.n	8108a84 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8108a78:	697b      	ldr	r3, [r7, #20]
 8108a7a:	685b      	ldr	r3, [r3, #4]
 8108a7c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8108a80:	429a      	cmp	r2, r3
 8108a82:	d903      	bls.n	8108a8c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8108a84:	2301      	movs	r3, #1
 8108a86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8108a8a:	e1c1      	b.n	8108e10 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108a8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108a8e:	2200      	movs	r2, #0
 8108a90:	60bb      	str	r3, [r7, #8]
 8108a92:	60fa      	str	r2, [r7, #12]
 8108a94:	697b      	ldr	r3, [r7, #20]
 8108a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8108a98:	4a84      	ldr	r2, [pc, #528]	@ (8108cac <UART_SetConfig+0x930>)
 8108a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108a9e:	b29b      	uxth	r3, r3
 8108aa0:	2200      	movs	r2, #0
 8108aa2:	603b      	str	r3, [r7, #0]
 8108aa4:	607a      	str	r2, [r7, #4]
 8108aa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108aaa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8108aae:	f7f8 f973 	bl	8100d98 <__aeabi_uldivmod>
 8108ab2:	4602      	mov	r2, r0
 8108ab4:	460b      	mov	r3, r1
 8108ab6:	4610      	mov	r0, r2
 8108ab8:	4619      	mov	r1, r3
 8108aba:	f04f 0200 	mov.w	r2, #0
 8108abe:	f04f 0300 	mov.w	r3, #0
 8108ac2:	020b      	lsls	r3, r1, #8
 8108ac4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8108ac8:	0202      	lsls	r2, r0, #8
 8108aca:	6979      	ldr	r1, [r7, #20]
 8108acc:	6849      	ldr	r1, [r1, #4]
 8108ace:	0849      	lsrs	r1, r1, #1
 8108ad0:	2000      	movs	r0, #0
 8108ad2:	460c      	mov	r4, r1
 8108ad4:	4605      	mov	r5, r0
 8108ad6:	eb12 0804 	adds.w	r8, r2, r4
 8108ada:	eb43 0905 	adc.w	r9, r3, r5
 8108ade:	697b      	ldr	r3, [r7, #20]
 8108ae0:	685b      	ldr	r3, [r3, #4]
 8108ae2:	2200      	movs	r2, #0
 8108ae4:	469a      	mov	sl, r3
 8108ae6:	4693      	mov	fp, r2
 8108ae8:	4652      	mov	r2, sl
 8108aea:	465b      	mov	r3, fp
 8108aec:	4640      	mov	r0, r8
 8108aee:	4649      	mov	r1, r9
 8108af0:	f7f8 f952 	bl	8100d98 <__aeabi_uldivmod>
 8108af4:	4602      	mov	r2, r0
 8108af6:	460b      	mov	r3, r1
 8108af8:	4613      	mov	r3, r2
 8108afa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8108afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8108b02:	d308      	bcc.n	8108b16 <UART_SetConfig+0x79a>
 8108b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8108b0a:	d204      	bcs.n	8108b16 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8108b0c:	697b      	ldr	r3, [r7, #20]
 8108b0e:	681b      	ldr	r3, [r3, #0]
 8108b10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8108b12:	60da      	str	r2, [r3, #12]
 8108b14:	e17c      	b.n	8108e10 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8108b16:	2301      	movs	r3, #1
 8108b18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8108b1c:	e178      	b.n	8108e10 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108b1e:	697b      	ldr	r3, [r7, #20]
 8108b20:	69db      	ldr	r3, [r3, #28]
 8108b22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8108b26:	f040 80c5 	bne.w	8108cb4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8108b2a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8108b2e:	2b20      	cmp	r3, #32
 8108b30:	dc48      	bgt.n	8108bc4 <UART_SetConfig+0x848>
 8108b32:	2b00      	cmp	r3, #0
 8108b34:	db7b      	blt.n	8108c2e <UART_SetConfig+0x8b2>
 8108b36:	2b20      	cmp	r3, #32
 8108b38:	d879      	bhi.n	8108c2e <UART_SetConfig+0x8b2>
 8108b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8108b40 <UART_SetConfig+0x7c4>)
 8108b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108b40:	08108bcb 	.word	0x08108bcb
 8108b44:	08108bd3 	.word	0x08108bd3
 8108b48:	08108c2f 	.word	0x08108c2f
 8108b4c:	08108c2f 	.word	0x08108c2f
 8108b50:	08108bdb 	.word	0x08108bdb
 8108b54:	08108c2f 	.word	0x08108c2f
 8108b58:	08108c2f 	.word	0x08108c2f
 8108b5c:	08108c2f 	.word	0x08108c2f
 8108b60:	08108beb 	.word	0x08108beb
 8108b64:	08108c2f 	.word	0x08108c2f
 8108b68:	08108c2f 	.word	0x08108c2f
 8108b6c:	08108c2f 	.word	0x08108c2f
 8108b70:	08108c2f 	.word	0x08108c2f
 8108b74:	08108c2f 	.word	0x08108c2f
 8108b78:	08108c2f 	.word	0x08108c2f
 8108b7c:	08108c2f 	.word	0x08108c2f
 8108b80:	08108bfb 	.word	0x08108bfb
 8108b84:	08108c2f 	.word	0x08108c2f
 8108b88:	08108c2f 	.word	0x08108c2f
 8108b8c:	08108c2f 	.word	0x08108c2f
 8108b90:	08108c2f 	.word	0x08108c2f
 8108b94:	08108c2f 	.word	0x08108c2f
 8108b98:	08108c2f 	.word	0x08108c2f
 8108b9c:	08108c2f 	.word	0x08108c2f
 8108ba0:	08108c2f 	.word	0x08108c2f
 8108ba4:	08108c2f 	.word	0x08108c2f
 8108ba8:	08108c2f 	.word	0x08108c2f
 8108bac:	08108c2f 	.word	0x08108c2f
 8108bb0:	08108c2f 	.word	0x08108c2f
 8108bb4:	08108c2f 	.word	0x08108c2f
 8108bb8:	08108c2f 	.word	0x08108c2f
 8108bbc:	08108c2f 	.word	0x08108c2f
 8108bc0:	08108c21 	.word	0x08108c21
 8108bc4:	2b40      	cmp	r3, #64	@ 0x40
 8108bc6:	d02e      	beq.n	8108c26 <UART_SetConfig+0x8aa>
 8108bc8:	e031      	b.n	8108c2e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108bca:	f7fb fce7 	bl	810459c <HAL_RCC_GetPCLK1Freq>
 8108bce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8108bd0:	e033      	b.n	8108c3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108bd2:	f7fb fcf9 	bl	81045c8 <HAL_RCC_GetPCLK2Freq>
 8108bd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8108bd8:	e02f      	b.n	8108c3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108bda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8108bde:	4618      	mov	r0, r3
 8108be0:	f7fc ff28 	bl	8105a34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108be8:	e027      	b.n	8108c3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108bea:	f107 0318 	add.w	r3, r7, #24
 8108bee:	4618      	mov	r0, r3
 8108bf0:	f7fd f874 	bl	8105cdc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108bf4:	69fb      	ldr	r3, [r7, #28]
 8108bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108bf8:	e01f      	b.n	8108c3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8108cb0 <UART_SetConfig+0x934>)
 8108bfc:	681b      	ldr	r3, [r3, #0]
 8108bfe:	f003 0320 	and.w	r3, r3, #32
 8108c02:	2b00      	cmp	r3, #0
 8108c04:	d009      	beq.n	8108c1a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108c06:	4b2a      	ldr	r3, [pc, #168]	@ (8108cb0 <UART_SetConfig+0x934>)
 8108c08:	681b      	ldr	r3, [r3, #0]
 8108c0a:	08db      	lsrs	r3, r3, #3
 8108c0c:	f003 0303 	and.w	r3, r3, #3
 8108c10:	4a24      	ldr	r2, [pc, #144]	@ (8108ca4 <UART_SetConfig+0x928>)
 8108c12:	fa22 f303 	lsr.w	r3, r2, r3
 8108c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108c18:	e00f      	b.n	8108c3a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8108c1a:	4b22      	ldr	r3, [pc, #136]	@ (8108ca4 <UART_SetConfig+0x928>)
 8108c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108c1e:	e00c      	b.n	8108c3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108c20:	4b21      	ldr	r3, [pc, #132]	@ (8108ca8 <UART_SetConfig+0x92c>)
 8108c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108c24:	e009      	b.n	8108c3a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108c26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8108c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108c2c:	e005      	b.n	8108c3a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8108c2e:	2300      	movs	r3, #0
 8108c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8108c32:	2301      	movs	r3, #1
 8108c34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8108c38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8108c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108c3c:	2b00      	cmp	r3, #0
 8108c3e:	f000 80e7 	beq.w	8108e10 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108c42:	697b      	ldr	r3, [r7, #20]
 8108c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8108c46:	4a19      	ldr	r2, [pc, #100]	@ (8108cac <UART_SetConfig+0x930>)
 8108c48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108c4c:	461a      	mov	r2, r3
 8108c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108c50:	fbb3 f3f2 	udiv	r3, r3, r2
 8108c54:	005a      	lsls	r2, r3, #1
 8108c56:	697b      	ldr	r3, [r7, #20]
 8108c58:	685b      	ldr	r3, [r3, #4]
 8108c5a:	085b      	lsrs	r3, r3, #1
 8108c5c:	441a      	add	r2, r3
 8108c5e:	697b      	ldr	r3, [r7, #20]
 8108c60:	685b      	ldr	r3, [r3, #4]
 8108c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8108c66:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c6a:	2b0f      	cmp	r3, #15
 8108c6c:	d916      	bls.n	8108c9c <UART_SetConfig+0x920>
 8108c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8108c74:	d212      	bcs.n	8108c9c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8108c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c78:	b29b      	uxth	r3, r3
 8108c7a:	f023 030f 	bic.w	r3, r3, #15
 8108c7e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8108c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c82:	085b      	lsrs	r3, r3, #1
 8108c84:	b29b      	uxth	r3, r3
 8108c86:	f003 0307 	and.w	r3, r3, #7
 8108c8a:	b29a      	uxth	r2, r3
 8108c8c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8108c8e:	4313      	orrs	r3, r2
 8108c90:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8108c92:	697b      	ldr	r3, [r7, #20]
 8108c94:	681b      	ldr	r3, [r3, #0]
 8108c96:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8108c98:	60da      	str	r2, [r3, #12]
 8108c9a:	e0b9      	b.n	8108e10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108c9c:	2301      	movs	r3, #1
 8108c9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8108ca2:	e0b5      	b.n	8108e10 <UART_SetConfig+0xa94>
 8108ca4:	03d09000 	.word	0x03d09000
 8108ca8:	003d0900 	.word	0x003d0900
 8108cac:	0810e420 	.word	0x0810e420
 8108cb0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8108cb4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8108cb8:	2b20      	cmp	r3, #32
 8108cba:	dc49      	bgt.n	8108d50 <UART_SetConfig+0x9d4>
 8108cbc:	2b00      	cmp	r3, #0
 8108cbe:	db7c      	blt.n	8108dba <UART_SetConfig+0xa3e>
 8108cc0:	2b20      	cmp	r3, #32
 8108cc2:	d87a      	bhi.n	8108dba <UART_SetConfig+0xa3e>
 8108cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8108ccc <UART_SetConfig+0x950>)
 8108cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108cca:	bf00      	nop
 8108ccc:	08108d57 	.word	0x08108d57
 8108cd0:	08108d5f 	.word	0x08108d5f
 8108cd4:	08108dbb 	.word	0x08108dbb
 8108cd8:	08108dbb 	.word	0x08108dbb
 8108cdc:	08108d67 	.word	0x08108d67
 8108ce0:	08108dbb 	.word	0x08108dbb
 8108ce4:	08108dbb 	.word	0x08108dbb
 8108ce8:	08108dbb 	.word	0x08108dbb
 8108cec:	08108d77 	.word	0x08108d77
 8108cf0:	08108dbb 	.word	0x08108dbb
 8108cf4:	08108dbb 	.word	0x08108dbb
 8108cf8:	08108dbb 	.word	0x08108dbb
 8108cfc:	08108dbb 	.word	0x08108dbb
 8108d00:	08108dbb 	.word	0x08108dbb
 8108d04:	08108dbb 	.word	0x08108dbb
 8108d08:	08108dbb 	.word	0x08108dbb
 8108d0c:	08108d87 	.word	0x08108d87
 8108d10:	08108dbb 	.word	0x08108dbb
 8108d14:	08108dbb 	.word	0x08108dbb
 8108d18:	08108dbb 	.word	0x08108dbb
 8108d1c:	08108dbb 	.word	0x08108dbb
 8108d20:	08108dbb 	.word	0x08108dbb
 8108d24:	08108dbb 	.word	0x08108dbb
 8108d28:	08108dbb 	.word	0x08108dbb
 8108d2c:	08108dbb 	.word	0x08108dbb
 8108d30:	08108dbb 	.word	0x08108dbb
 8108d34:	08108dbb 	.word	0x08108dbb
 8108d38:	08108dbb 	.word	0x08108dbb
 8108d3c:	08108dbb 	.word	0x08108dbb
 8108d40:	08108dbb 	.word	0x08108dbb
 8108d44:	08108dbb 	.word	0x08108dbb
 8108d48:	08108dbb 	.word	0x08108dbb
 8108d4c:	08108dad 	.word	0x08108dad
 8108d50:	2b40      	cmp	r3, #64	@ 0x40
 8108d52:	d02e      	beq.n	8108db2 <UART_SetConfig+0xa36>
 8108d54:	e031      	b.n	8108dba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108d56:	f7fb fc21 	bl	810459c <HAL_RCC_GetPCLK1Freq>
 8108d5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8108d5c:	e033      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108d5e:	f7fb fc33 	bl	81045c8 <HAL_RCC_GetPCLK2Freq>
 8108d62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8108d64:	e02f      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8108d6a:	4618      	mov	r0, r3
 8108d6c:	f7fc fe62 	bl	8105a34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108d74:	e027      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108d76:	f107 0318 	add.w	r3, r7, #24
 8108d7a:	4618      	mov	r0, r3
 8108d7c:	f7fc ffae 	bl	8105cdc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108d80:	69fb      	ldr	r3, [r7, #28]
 8108d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108d84:	e01f      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108d86:	4b2d      	ldr	r3, [pc, #180]	@ (8108e3c <UART_SetConfig+0xac0>)
 8108d88:	681b      	ldr	r3, [r3, #0]
 8108d8a:	f003 0320 	and.w	r3, r3, #32
 8108d8e:	2b00      	cmp	r3, #0
 8108d90:	d009      	beq.n	8108da6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108d92:	4b2a      	ldr	r3, [pc, #168]	@ (8108e3c <UART_SetConfig+0xac0>)
 8108d94:	681b      	ldr	r3, [r3, #0]
 8108d96:	08db      	lsrs	r3, r3, #3
 8108d98:	f003 0303 	and.w	r3, r3, #3
 8108d9c:	4a28      	ldr	r2, [pc, #160]	@ (8108e40 <UART_SetConfig+0xac4>)
 8108d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8108da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108da4:	e00f      	b.n	8108dc6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8108da6:	4b26      	ldr	r3, [pc, #152]	@ (8108e40 <UART_SetConfig+0xac4>)
 8108da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108daa:	e00c      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108dac:	4b25      	ldr	r3, [pc, #148]	@ (8108e44 <UART_SetConfig+0xac8>)
 8108dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108db0:	e009      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8108db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8108db8:	e005      	b.n	8108dc6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8108dba:	2300      	movs	r3, #0
 8108dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8108dbe:	2301      	movs	r3, #1
 8108dc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8108dc4:	bf00      	nop
    }

    if (pclk != 0U)
 8108dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108dc8:	2b00      	cmp	r3, #0
 8108dca:	d021      	beq.n	8108e10 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108dcc:	697b      	ldr	r3, [r7, #20]
 8108dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8108dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8108e48 <UART_SetConfig+0xacc>)
 8108dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108dd6:	461a      	mov	r2, r3
 8108dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108dda:	fbb3 f2f2 	udiv	r2, r3, r2
 8108dde:	697b      	ldr	r3, [r7, #20]
 8108de0:	685b      	ldr	r3, [r3, #4]
 8108de2:	085b      	lsrs	r3, r3, #1
 8108de4:	441a      	add	r2, r3
 8108de6:	697b      	ldr	r3, [r7, #20]
 8108de8:	685b      	ldr	r3, [r3, #4]
 8108dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8108dee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108df2:	2b0f      	cmp	r3, #15
 8108df4:	d909      	bls.n	8108e0a <UART_SetConfig+0xa8e>
 8108df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8108dfc:	d205      	bcs.n	8108e0a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108e00:	b29a      	uxth	r2, r3
 8108e02:	697b      	ldr	r3, [r7, #20]
 8108e04:	681b      	ldr	r3, [r3, #0]
 8108e06:	60da      	str	r2, [r3, #12]
 8108e08:	e002      	b.n	8108e10 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108e0a:	2301      	movs	r3, #1
 8108e0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108e10:	697b      	ldr	r3, [r7, #20]
 8108e12:	2201      	movs	r2, #1
 8108e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8108e18:	697b      	ldr	r3, [r7, #20]
 8108e1a:	2201      	movs	r2, #1
 8108e1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108e20:	697b      	ldr	r3, [r7, #20]
 8108e22:	2200      	movs	r2, #0
 8108e24:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8108e26:	697b      	ldr	r3, [r7, #20]
 8108e28:	2200      	movs	r2, #0
 8108e2a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8108e2c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8108e30:	4618      	mov	r0, r3
 8108e32:	3748      	adds	r7, #72	@ 0x48
 8108e34:	46bd      	mov	sp, r7
 8108e36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8108e3a:	bf00      	nop
 8108e3c:	58024400 	.word	0x58024400
 8108e40:	03d09000 	.word	0x03d09000
 8108e44:	003d0900 	.word	0x003d0900
 8108e48:	0810e420 	.word	0x0810e420

08108e4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108e4c:	b480      	push	{r7}
 8108e4e:	b083      	sub	sp, #12
 8108e50:	af00      	add	r7, sp, #0
 8108e52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108e54:	687b      	ldr	r3, [r7, #4]
 8108e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108e58:	f003 0308 	and.w	r3, r3, #8
 8108e5c:	2b00      	cmp	r3, #0
 8108e5e:	d00a      	beq.n	8108e76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8108e60:	687b      	ldr	r3, [r7, #4]
 8108e62:	681b      	ldr	r3, [r3, #0]
 8108e64:	685b      	ldr	r3, [r3, #4]
 8108e66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8108e6a:	687b      	ldr	r3, [r7, #4]
 8108e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8108e6e:	687b      	ldr	r3, [r7, #4]
 8108e70:	681b      	ldr	r3, [r3, #0]
 8108e72:	430a      	orrs	r2, r1
 8108e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8108e76:	687b      	ldr	r3, [r7, #4]
 8108e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108e7a:	f003 0301 	and.w	r3, r3, #1
 8108e7e:	2b00      	cmp	r3, #0
 8108e80:	d00a      	beq.n	8108e98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8108e82:	687b      	ldr	r3, [r7, #4]
 8108e84:	681b      	ldr	r3, [r3, #0]
 8108e86:	685b      	ldr	r3, [r3, #4]
 8108e88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8108e8c:	687b      	ldr	r3, [r7, #4]
 8108e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8108e90:	687b      	ldr	r3, [r7, #4]
 8108e92:	681b      	ldr	r3, [r3, #0]
 8108e94:	430a      	orrs	r2, r1
 8108e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8108e98:	687b      	ldr	r3, [r7, #4]
 8108e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108e9c:	f003 0302 	and.w	r3, r3, #2
 8108ea0:	2b00      	cmp	r3, #0
 8108ea2:	d00a      	beq.n	8108eba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8108ea4:	687b      	ldr	r3, [r7, #4]
 8108ea6:	681b      	ldr	r3, [r3, #0]
 8108ea8:	685b      	ldr	r3, [r3, #4]
 8108eaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8108eae:	687b      	ldr	r3, [r7, #4]
 8108eb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8108eb2:	687b      	ldr	r3, [r7, #4]
 8108eb4:	681b      	ldr	r3, [r3, #0]
 8108eb6:	430a      	orrs	r2, r1
 8108eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108eba:	687b      	ldr	r3, [r7, #4]
 8108ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108ebe:	f003 0304 	and.w	r3, r3, #4
 8108ec2:	2b00      	cmp	r3, #0
 8108ec4:	d00a      	beq.n	8108edc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8108ec6:	687b      	ldr	r3, [r7, #4]
 8108ec8:	681b      	ldr	r3, [r3, #0]
 8108eca:	685b      	ldr	r3, [r3, #4]
 8108ecc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8108ed0:	687b      	ldr	r3, [r7, #4]
 8108ed2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108ed4:	687b      	ldr	r3, [r7, #4]
 8108ed6:	681b      	ldr	r3, [r3, #0]
 8108ed8:	430a      	orrs	r2, r1
 8108eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108edc:	687b      	ldr	r3, [r7, #4]
 8108ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108ee0:	f003 0310 	and.w	r3, r3, #16
 8108ee4:	2b00      	cmp	r3, #0
 8108ee6:	d00a      	beq.n	8108efe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108ee8:	687b      	ldr	r3, [r7, #4]
 8108eea:	681b      	ldr	r3, [r3, #0]
 8108eec:	689b      	ldr	r3, [r3, #8]
 8108eee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8108ef2:	687b      	ldr	r3, [r7, #4]
 8108ef4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8108ef6:	687b      	ldr	r3, [r7, #4]
 8108ef8:	681b      	ldr	r3, [r3, #0]
 8108efa:	430a      	orrs	r2, r1
 8108efc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108efe:	687b      	ldr	r3, [r7, #4]
 8108f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108f02:	f003 0320 	and.w	r3, r3, #32
 8108f06:	2b00      	cmp	r3, #0
 8108f08:	d00a      	beq.n	8108f20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108f0a:	687b      	ldr	r3, [r7, #4]
 8108f0c:	681b      	ldr	r3, [r3, #0]
 8108f0e:	689b      	ldr	r3, [r3, #8]
 8108f10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8108f14:	687b      	ldr	r3, [r7, #4]
 8108f16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8108f18:	687b      	ldr	r3, [r7, #4]
 8108f1a:	681b      	ldr	r3, [r3, #0]
 8108f1c:	430a      	orrs	r2, r1
 8108f1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108f20:	687b      	ldr	r3, [r7, #4]
 8108f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8108f28:	2b00      	cmp	r3, #0
 8108f2a:	d01a      	beq.n	8108f62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108f2c:	687b      	ldr	r3, [r7, #4]
 8108f2e:	681b      	ldr	r3, [r3, #0]
 8108f30:	685b      	ldr	r3, [r3, #4]
 8108f32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8108f36:	687b      	ldr	r3, [r7, #4]
 8108f38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8108f3a:	687b      	ldr	r3, [r7, #4]
 8108f3c:	681b      	ldr	r3, [r3, #0]
 8108f3e:	430a      	orrs	r2, r1
 8108f40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8108f42:	687b      	ldr	r3, [r7, #4]
 8108f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8108f4a:	d10a      	bne.n	8108f62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108f4c:	687b      	ldr	r3, [r7, #4]
 8108f4e:	681b      	ldr	r3, [r3, #0]
 8108f50:	685b      	ldr	r3, [r3, #4]
 8108f52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8108f56:	687b      	ldr	r3, [r7, #4]
 8108f58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8108f5a:	687b      	ldr	r3, [r7, #4]
 8108f5c:	681b      	ldr	r3, [r3, #0]
 8108f5e:	430a      	orrs	r2, r1
 8108f60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8108f62:	687b      	ldr	r3, [r7, #4]
 8108f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8108f6a:	2b00      	cmp	r3, #0
 8108f6c:	d00a      	beq.n	8108f84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8108f6e:	687b      	ldr	r3, [r7, #4]
 8108f70:	681b      	ldr	r3, [r3, #0]
 8108f72:	685b      	ldr	r3, [r3, #4]
 8108f74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8108f78:	687b      	ldr	r3, [r7, #4]
 8108f7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8108f7c:	687b      	ldr	r3, [r7, #4]
 8108f7e:	681b      	ldr	r3, [r3, #0]
 8108f80:	430a      	orrs	r2, r1
 8108f82:	605a      	str	r2, [r3, #4]
  }
}
 8108f84:	bf00      	nop
 8108f86:	370c      	adds	r7, #12
 8108f88:	46bd      	mov	sp, r7
 8108f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108f8e:	4770      	bx	lr

08108f90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108f90:	b580      	push	{r7, lr}
 8108f92:	b098      	sub	sp, #96	@ 0x60
 8108f94:	af02      	add	r7, sp, #8
 8108f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108f98:	687b      	ldr	r3, [r7, #4]
 8108f9a:	2200      	movs	r2, #0
 8108f9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108fa0:	f7f9 ffb0 	bl	8102f04 <HAL_GetTick>
 8108fa4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8108fa6:	687b      	ldr	r3, [r7, #4]
 8108fa8:	681b      	ldr	r3, [r3, #0]
 8108faa:	681b      	ldr	r3, [r3, #0]
 8108fac:	f003 0308 	and.w	r3, r3, #8
 8108fb0:	2b08      	cmp	r3, #8
 8108fb2:	d12f      	bne.n	8109014 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108fb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8108fb8:	9300      	str	r3, [sp, #0]
 8108fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8108fbc:	2200      	movs	r2, #0
 8108fbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8108fc2:	6878      	ldr	r0, [r7, #4]
 8108fc4:	f000 f88e 	bl	81090e4 <UART_WaitOnFlagUntilTimeout>
 8108fc8:	4603      	mov	r3, r0
 8108fca:	2b00      	cmp	r3, #0
 8108fcc:	d022      	beq.n	8109014 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8108fce:	687b      	ldr	r3, [r7, #4]
 8108fd0:	681b      	ldr	r3, [r3, #0]
 8108fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108fd6:	e853 3f00 	ldrex	r3, [r3]
 8108fda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8108fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8108fde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8108fe2:	653b      	str	r3, [r7, #80]	@ 0x50
 8108fe4:	687b      	ldr	r3, [r7, #4]
 8108fe6:	681b      	ldr	r3, [r3, #0]
 8108fe8:	461a      	mov	r2, r3
 8108fea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8108fec:	647b      	str	r3, [r7, #68]	@ 0x44
 8108fee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108ff0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8108ff2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8108ff4:	e841 2300 	strex	r3, r2, [r1]
 8108ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8108ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108ffc:	2b00      	cmp	r3, #0
 8108ffe:	d1e6      	bne.n	8108fce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8109000:	687b      	ldr	r3, [r7, #4]
 8109002:	2220      	movs	r2, #32
 8109004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8109008:	687b      	ldr	r3, [r7, #4]
 810900a:	2200      	movs	r2, #0
 810900c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8109010:	2303      	movs	r3, #3
 8109012:	e063      	b.n	81090dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8109014:	687b      	ldr	r3, [r7, #4]
 8109016:	681b      	ldr	r3, [r3, #0]
 8109018:	681b      	ldr	r3, [r3, #0]
 810901a:	f003 0304 	and.w	r3, r3, #4
 810901e:	2b04      	cmp	r3, #4
 8109020:	d149      	bne.n	81090b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8109022:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8109026:	9300      	str	r3, [sp, #0]
 8109028:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810902a:	2200      	movs	r2, #0
 810902c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8109030:	6878      	ldr	r0, [r7, #4]
 8109032:	f000 f857 	bl	81090e4 <UART_WaitOnFlagUntilTimeout>
 8109036:	4603      	mov	r3, r0
 8109038:	2b00      	cmp	r3, #0
 810903a:	d03c      	beq.n	81090b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810903c:	687b      	ldr	r3, [r7, #4]
 810903e:	681b      	ldr	r3, [r3, #0]
 8109040:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8109042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8109044:	e853 3f00 	ldrex	r3, [r3]
 8109048:	623b      	str	r3, [r7, #32]
   return(result);
 810904a:	6a3b      	ldr	r3, [r7, #32]
 810904c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8109050:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8109052:	687b      	ldr	r3, [r7, #4]
 8109054:	681b      	ldr	r3, [r3, #0]
 8109056:	461a      	mov	r2, r3
 8109058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810905a:	633b      	str	r3, [r7, #48]	@ 0x30
 810905c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810905e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8109060:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8109062:	e841 2300 	strex	r3, r2, [r1]
 8109066:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8109068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810906a:	2b00      	cmp	r3, #0
 810906c:	d1e6      	bne.n	810903c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810906e:	687b      	ldr	r3, [r7, #4]
 8109070:	681b      	ldr	r3, [r3, #0]
 8109072:	3308      	adds	r3, #8
 8109074:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8109076:	693b      	ldr	r3, [r7, #16]
 8109078:	e853 3f00 	ldrex	r3, [r3]
 810907c:	60fb      	str	r3, [r7, #12]
   return(result);
 810907e:	68fb      	ldr	r3, [r7, #12]
 8109080:	f023 0301 	bic.w	r3, r3, #1
 8109084:	64bb      	str	r3, [r7, #72]	@ 0x48
 8109086:	687b      	ldr	r3, [r7, #4]
 8109088:	681b      	ldr	r3, [r3, #0]
 810908a:	3308      	adds	r3, #8
 810908c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810908e:	61fa      	str	r2, [r7, #28]
 8109090:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8109092:	69b9      	ldr	r1, [r7, #24]
 8109094:	69fa      	ldr	r2, [r7, #28]
 8109096:	e841 2300 	strex	r3, r2, [r1]
 810909a:	617b      	str	r3, [r7, #20]
   return(result);
 810909c:	697b      	ldr	r3, [r7, #20]
 810909e:	2b00      	cmp	r3, #0
 81090a0:	d1e5      	bne.n	810906e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 81090a2:	687b      	ldr	r3, [r7, #4]
 81090a4:	2220      	movs	r2, #32
 81090a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 81090aa:	687b      	ldr	r3, [r7, #4]
 81090ac:	2200      	movs	r2, #0
 81090ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81090b2:	2303      	movs	r3, #3
 81090b4:	e012      	b.n	81090dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81090b6:	687b      	ldr	r3, [r7, #4]
 81090b8:	2220      	movs	r2, #32
 81090ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 81090be:	687b      	ldr	r3, [r7, #4]
 81090c0:	2220      	movs	r2, #32
 81090c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81090c6:	687b      	ldr	r3, [r7, #4]
 81090c8:	2200      	movs	r2, #0
 81090ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 81090cc:	687b      	ldr	r3, [r7, #4]
 81090ce:	2200      	movs	r2, #0
 81090d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 81090d2:	687b      	ldr	r3, [r7, #4]
 81090d4:	2200      	movs	r2, #0
 81090d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81090da:	2300      	movs	r3, #0
}
 81090dc:	4618      	mov	r0, r3
 81090de:	3758      	adds	r7, #88	@ 0x58
 81090e0:	46bd      	mov	sp, r7
 81090e2:	bd80      	pop	{r7, pc}

081090e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81090e4:	b580      	push	{r7, lr}
 81090e6:	b084      	sub	sp, #16
 81090e8:	af00      	add	r7, sp, #0
 81090ea:	60f8      	str	r0, [r7, #12]
 81090ec:	60b9      	str	r1, [r7, #8]
 81090ee:	603b      	str	r3, [r7, #0]
 81090f0:	4613      	mov	r3, r2
 81090f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81090f4:	e04f      	b.n	8109196 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81090f6:	69bb      	ldr	r3, [r7, #24]
 81090f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 81090fc:	d04b      	beq.n	8109196 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81090fe:	f7f9 ff01 	bl	8102f04 <HAL_GetTick>
 8109102:	4602      	mov	r2, r0
 8109104:	683b      	ldr	r3, [r7, #0]
 8109106:	1ad3      	subs	r3, r2, r3
 8109108:	69ba      	ldr	r2, [r7, #24]
 810910a:	429a      	cmp	r2, r3
 810910c:	d302      	bcc.n	8109114 <UART_WaitOnFlagUntilTimeout+0x30>
 810910e:	69bb      	ldr	r3, [r7, #24]
 8109110:	2b00      	cmp	r3, #0
 8109112:	d101      	bne.n	8109118 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8109114:	2303      	movs	r3, #3
 8109116:	e04e      	b.n	81091b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8109118:	68fb      	ldr	r3, [r7, #12]
 810911a:	681b      	ldr	r3, [r3, #0]
 810911c:	681b      	ldr	r3, [r3, #0]
 810911e:	f003 0304 	and.w	r3, r3, #4
 8109122:	2b00      	cmp	r3, #0
 8109124:	d037      	beq.n	8109196 <UART_WaitOnFlagUntilTimeout+0xb2>
 8109126:	68bb      	ldr	r3, [r7, #8]
 8109128:	2b80      	cmp	r3, #128	@ 0x80
 810912a:	d034      	beq.n	8109196 <UART_WaitOnFlagUntilTimeout+0xb2>
 810912c:	68bb      	ldr	r3, [r7, #8]
 810912e:	2b40      	cmp	r3, #64	@ 0x40
 8109130:	d031      	beq.n	8109196 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8109132:	68fb      	ldr	r3, [r7, #12]
 8109134:	681b      	ldr	r3, [r3, #0]
 8109136:	69db      	ldr	r3, [r3, #28]
 8109138:	f003 0308 	and.w	r3, r3, #8
 810913c:	2b08      	cmp	r3, #8
 810913e:	d110      	bne.n	8109162 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8109140:	68fb      	ldr	r3, [r7, #12]
 8109142:	681b      	ldr	r3, [r3, #0]
 8109144:	2208      	movs	r2, #8
 8109146:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8109148:	68f8      	ldr	r0, [r7, #12]
 810914a:	f000 f838 	bl	81091be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 810914e:	68fb      	ldr	r3, [r7, #12]
 8109150:	2208      	movs	r2, #8
 8109152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8109156:	68fb      	ldr	r3, [r7, #12]
 8109158:	2200      	movs	r2, #0
 810915a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 810915e:	2301      	movs	r3, #1
 8109160:	e029      	b.n	81091b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8109162:	68fb      	ldr	r3, [r7, #12]
 8109164:	681b      	ldr	r3, [r3, #0]
 8109166:	69db      	ldr	r3, [r3, #28]
 8109168:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 810916c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8109170:	d111      	bne.n	8109196 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8109172:	68fb      	ldr	r3, [r7, #12]
 8109174:	681b      	ldr	r3, [r3, #0]
 8109176:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 810917a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810917c:	68f8      	ldr	r0, [r7, #12]
 810917e:	f000 f81e 	bl	81091be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8109182:	68fb      	ldr	r3, [r7, #12]
 8109184:	2220      	movs	r2, #32
 8109186:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810918a:	68fb      	ldr	r3, [r7, #12]
 810918c:	2200      	movs	r2, #0
 810918e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8109192:	2303      	movs	r3, #3
 8109194:	e00f      	b.n	81091b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8109196:	68fb      	ldr	r3, [r7, #12]
 8109198:	681b      	ldr	r3, [r3, #0]
 810919a:	69da      	ldr	r2, [r3, #28]
 810919c:	68bb      	ldr	r3, [r7, #8]
 810919e:	4013      	ands	r3, r2
 81091a0:	68ba      	ldr	r2, [r7, #8]
 81091a2:	429a      	cmp	r2, r3
 81091a4:	bf0c      	ite	eq
 81091a6:	2301      	moveq	r3, #1
 81091a8:	2300      	movne	r3, #0
 81091aa:	b2db      	uxtb	r3, r3
 81091ac:	461a      	mov	r2, r3
 81091ae:	79fb      	ldrb	r3, [r7, #7]
 81091b0:	429a      	cmp	r2, r3
 81091b2:	d0a0      	beq.n	81090f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81091b4:	2300      	movs	r3, #0
}
 81091b6:	4618      	mov	r0, r3
 81091b8:	3710      	adds	r7, #16
 81091ba:	46bd      	mov	sp, r7
 81091bc:	bd80      	pop	{r7, pc}

081091be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 81091be:	b480      	push	{r7}
 81091c0:	b095      	sub	sp, #84	@ 0x54
 81091c2:	af00      	add	r7, sp, #0
 81091c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81091c6:	687b      	ldr	r3, [r7, #4]
 81091c8:	681b      	ldr	r3, [r3, #0]
 81091ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81091cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81091ce:	e853 3f00 	ldrex	r3, [r3]
 81091d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 81091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81091d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 81091da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 81091dc:	687b      	ldr	r3, [r7, #4]
 81091de:	681b      	ldr	r3, [r3, #0]
 81091e0:	461a      	mov	r2, r3
 81091e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 81091e4:	643b      	str	r3, [r7, #64]	@ 0x40
 81091e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81091e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 81091ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 81091ec:	e841 2300 	strex	r3, r2, [r1]
 81091f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 81091f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81091f4:	2b00      	cmp	r3, #0
 81091f6:	d1e6      	bne.n	81091c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 81091f8:	687b      	ldr	r3, [r7, #4]
 81091fa:	681b      	ldr	r3, [r3, #0]
 81091fc:	3308      	adds	r3, #8
 81091fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8109200:	6a3b      	ldr	r3, [r7, #32]
 8109202:	e853 3f00 	ldrex	r3, [r3]
 8109206:	61fb      	str	r3, [r7, #28]
   return(result);
 8109208:	69fb      	ldr	r3, [r7, #28]
 810920a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810920e:	f023 0301 	bic.w	r3, r3, #1
 8109212:	64bb      	str	r3, [r7, #72]	@ 0x48
 8109214:	687b      	ldr	r3, [r7, #4]
 8109216:	681b      	ldr	r3, [r3, #0]
 8109218:	3308      	adds	r3, #8
 810921a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810921c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 810921e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8109220:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8109222:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8109224:	e841 2300 	strex	r3, r2, [r1]
 8109228:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 810922a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810922c:	2b00      	cmp	r3, #0
 810922e:	d1e3      	bne.n	81091f8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8109230:	687b      	ldr	r3, [r7, #4]
 8109232:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8109234:	2b01      	cmp	r3, #1
 8109236:	d118      	bne.n	810926a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8109238:	687b      	ldr	r3, [r7, #4]
 810923a:	681b      	ldr	r3, [r3, #0]
 810923c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810923e:	68fb      	ldr	r3, [r7, #12]
 8109240:	e853 3f00 	ldrex	r3, [r3]
 8109244:	60bb      	str	r3, [r7, #8]
   return(result);
 8109246:	68bb      	ldr	r3, [r7, #8]
 8109248:	f023 0310 	bic.w	r3, r3, #16
 810924c:	647b      	str	r3, [r7, #68]	@ 0x44
 810924e:	687b      	ldr	r3, [r7, #4]
 8109250:	681b      	ldr	r3, [r3, #0]
 8109252:	461a      	mov	r2, r3
 8109254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8109256:	61bb      	str	r3, [r7, #24]
 8109258:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810925a:	6979      	ldr	r1, [r7, #20]
 810925c:	69ba      	ldr	r2, [r7, #24]
 810925e:	e841 2300 	strex	r3, r2, [r1]
 8109262:	613b      	str	r3, [r7, #16]
   return(result);
 8109264:	693b      	ldr	r3, [r7, #16]
 8109266:	2b00      	cmp	r3, #0
 8109268:	d1e6      	bne.n	8109238 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 810926a:	687b      	ldr	r3, [r7, #4]
 810926c:	2220      	movs	r2, #32
 810926e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8109272:	687b      	ldr	r3, [r7, #4]
 8109274:	2200      	movs	r2, #0
 8109276:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8109278:	687b      	ldr	r3, [r7, #4]
 810927a:	2200      	movs	r2, #0
 810927c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 810927e:	bf00      	nop
 8109280:	3754      	adds	r7, #84	@ 0x54
 8109282:	46bd      	mov	sp, r7
 8109284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109288:	4770      	bx	lr

0810928a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810928a:	b480      	push	{r7}
 810928c:	b085      	sub	sp, #20
 810928e:	af00      	add	r7, sp, #0
 8109290:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8109292:	687b      	ldr	r3, [r7, #4]
 8109294:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8109298:	2b01      	cmp	r3, #1
 810929a:	d101      	bne.n	81092a0 <HAL_UARTEx_DisableFifoMode+0x16>
 810929c:	2302      	movs	r3, #2
 810929e:	e027      	b.n	81092f0 <HAL_UARTEx_DisableFifoMode+0x66>
 81092a0:	687b      	ldr	r3, [r7, #4]
 81092a2:	2201      	movs	r2, #1
 81092a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81092a8:	687b      	ldr	r3, [r7, #4]
 81092aa:	2224      	movs	r2, #36	@ 0x24
 81092ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81092b0:	687b      	ldr	r3, [r7, #4]
 81092b2:	681b      	ldr	r3, [r3, #0]
 81092b4:	681b      	ldr	r3, [r3, #0]
 81092b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81092b8:	687b      	ldr	r3, [r7, #4]
 81092ba:	681b      	ldr	r3, [r3, #0]
 81092bc:	681a      	ldr	r2, [r3, #0]
 81092be:	687b      	ldr	r3, [r7, #4]
 81092c0:	681b      	ldr	r3, [r3, #0]
 81092c2:	f022 0201 	bic.w	r2, r2, #1
 81092c6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81092c8:	68fb      	ldr	r3, [r7, #12]
 81092ca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 81092ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81092d0:	687b      	ldr	r3, [r7, #4]
 81092d2:	2200      	movs	r2, #0
 81092d4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81092d6:	687b      	ldr	r3, [r7, #4]
 81092d8:	681b      	ldr	r3, [r3, #0]
 81092da:	68fa      	ldr	r2, [r7, #12]
 81092dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81092de:	687b      	ldr	r3, [r7, #4]
 81092e0:	2220      	movs	r2, #32
 81092e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81092e6:	687b      	ldr	r3, [r7, #4]
 81092e8:	2200      	movs	r2, #0
 81092ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81092ee:	2300      	movs	r3, #0
}
 81092f0:	4618      	mov	r0, r3
 81092f2:	3714      	adds	r7, #20
 81092f4:	46bd      	mov	sp, r7
 81092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81092fa:	4770      	bx	lr

081092fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81092fc:	b580      	push	{r7, lr}
 81092fe:	b084      	sub	sp, #16
 8109300:	af00      	add	r7, sp, #0
 8109302:	6078      	str	r0, [r7, #4]
 8109304:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8109306:	687b      	ldr	r3, [r7, #4]
 8109308:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810930c:	2b01      	cmp	r3, #1
 810930e:	d101      	bne.n	8109314 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8109310:	2302      	movs	r3, #2
 8109312:	e02d      	b.n	8109370 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8109314:	687b      	ldr	r3, [r7, #4]
 8109316:	2201      	movs	r2, #1
 8109318:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810931c:	687b      	ldr	r3, [r7, #4]
 810931e:	2224      	movs	r2, #36	@ 0x24
 8109320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8109324:	687b      	ldr	r3, [r7, #4]
 8109326:	681b      	ldr	r3, [r3, #0]
 8109328:	681b      	ldr	r3, [r3, #0]
 810932a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810932c:	687b      	ldr	r3, [r7, #4]
 810932e:	681b      	ldr	r3, [r3, #0]
 8109330:	681a      	ldr	r2, [r3, #0]
 8109332:	687b      	ldr	r3, [r7, #4]
 8109334:	681b      	ldr	r3, [r3, #0]
 8109336:	f022 0201 	bic.w	r2, r2, #1
 810933a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810933c:	687b      	ldr	r3, [r7, #4]
 810933e:	681b      	ldr	r3, [r3, #0]
 8109340:	689b      	ldr	r3, [r3, #8]
 8109342:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8109346:	687b      	ldr	r3, [r7, #4]
 8109348:	681b      	ldr	r3, [r3, #0]
 810934a:	683a      	ldr	r2, [r7, #0]
 810934c:	430a      	orrs	r2, r1
 810934e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8109350:	6878      	ldr	r0, [r7, #4]
 8109352:	f000 f84f 	bl	81093f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8109356:	687b      	ldr	r3, [r7, #4]
 8109358:	681b      	ldr	r3, [r3, #0]
 810935a:	68fa      	ldr	r2, [r7, #12]
 810935c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810935e:	687b      	ldr	r3, [r7, #4]
 8109360:	2220      	movs	r2, #32
 8109362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8109366:	687b      	ldr	r3, [r7, #4]
 8109368:	2200      	movs	r2, #0
 810936a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810936e:	2300      	movs	r3, #0
}
 8109370:	4618      	mov	r0, r3
 8109372:	3710      	adds	r7, #16
 8109374:	46bd      	mov	sp, r7
 8109376:	bd80      	pop	{r7, pc}

08109378 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8109378:	b580      	push	{r7, lr}
 810937a:	b084      	sub	sp, #16
 810937c:	af00      	add	r7, sp, #0
 810937e:	6078      	str	r0, [r7, #4]
 8109380:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8109382:	687b      	ldr	r3, [r7, #4]
 8109384:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8109388:	2b01      	cmp	r3, #1
 810938a:	d101      	bne.n	8109390 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810938c:	2302      	movs	r3, #2
 810938e:	e02d      	b.n	81093ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8109390:	687b      	ldr	r3, [r7, #4]
 8109392:	2201      	movs	r2, #1
 8109394:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8109398:	687b      	ldr	r3, [r7, #4]
 810939a:	2224      	movs	r2, #36	@ 0x24
 810939c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81093a0:	687b      	ldr	r3, [r7, #4]
 81093a2:	681b      	ldr	r3, [r3, #0]
 81093a4:	681b      	ldr	r3, [r3, #0]
 81093a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81093a8:	687b      	ldr	r3, [r7, #4]
 81093aa:	681b      	ldr	r3, [r3, #0]
 81093ac:	681a      	ldr	r2, [r3, #0]
 81093ae:	687b      	ldr	r3, [r7, #4]
 81093b0:	681b      	ldr	r3, [r3, #0]
 81093b2:	f022 0201 	bic.w	r2, r2, #1
 81093b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81093b8:	687b      	ldr	r3, [r7, #4]
 81093ba:	681b      	ldr	r3, [r3, #0]
 81093bc:	689b      	ldr	r3, [r3, #8]
 81093be:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 81093c2:	687b      	ldr	r3, [r7, #4]
 81093c4:	681b      	ldr	r3, [r3, #0]
 81093c6:	683a      	ldr	r2, [r7, #0]
 81093c8:	430a      	orrs	r2, r1
 81093ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81093cc:	6878      	ldr	r0, [r7, #4]
 81093ce:	f000 f811 	bl	81093f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81093d2:	687b      	ldr	r3, [r7, #4]
 81093d4:	681b      	ldr	r3, [r3, #0]
 81093d6:	68fa      	ldr	r2, [r7, #12]
 81093d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81093da:	687b      	ldr	r3, [r7, #4]
 81093dc:	2220      	movs	r2, #32
 81093de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81093e2:	687b      	ldr	r3, [r7, #4]
 81093e4:	2200      	movs	r2, #0
 81093e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 81093ea:	2300      	movs	r3, #0
}
 81093ec:	4618      	mov	r0, r3
 81093ee:	3710      	adds	r7, #16
 81093f0:	46bd      	mov	sp, r7
 81093f2:	bd80      	pop	{r7, pc}

081093f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81093f4:	b480      	push	{r7}
 81093f6:	b085      	sub	sp, #20
 81093f8:	af00      	add	r7, sp, #0
 81093fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81093fc:	687b      	ldr	r3, [r7, #4]
 81093fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8109400:	2b00      	cmp	r3, #0
 8109402:	d108      	bne.n	8109416 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8109404:	687b      	ldr	r3, [r7, #4]
 8109406:	2201      	movs	r2, #1
 8109408:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 810940c:	687b      	ldr	r3, [r7, #4]
 810940e:	2201      	movs	r2, #1
 8109410:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8109414:	e031      	b.n	810947a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8109416:	2310      	movs	r3, #16
 8109418:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810941a:	2310      	movs	r3, #16
 810941c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810941e:	687b      	ldr	r3, [r7, #4]
 8109420:	681b      	ldr	r3, [r3, #0]
 8109422:	689b      	ldr	r3, [r3, #8]
 8109424:	0e5b      	lsrs	r3, r3, #25
 8109426:	b2db      	uxtb	r3, r3
 8109428:	f003 0307 	and.w	r3, r3, #7
 810942c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810942e:	687b      	ldr	r3, [r7, #4]
 8109430:	681b      	ldr	r3, [r3, #0]
 8109432:	689b      	ldr	r3, [r3, #8]
 8109434:	0f5b      	lsrs	r3, r3, #29
 8109436:	b2db      	uxtb	r3, r3
 8109438:	f003 0307 	and.w	r3, r3, #7
 810943c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810943e:	7bbb      	ldrb	r3, [r7, #14]
 8109440:	7b3a      	ldrb	r2, [r7, #12]
 8109442:	4911      	ldr	r1, [pc, #68]	@ (8109488 <UARTEx_SetNbDataToProcess+0x94>)
 8109444:	5c8a      	ldrb	r2, [r1, r2]
 8109446:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810944a:	7b3a      	ldrb	r2, [r7, #12]
 810944c:	490f      	ldr	r1, [pc, #60]	@ (810948c <UARTEx_SetNbDataToProcess+0x98>)
 810944e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8109450:	fb93 f3f2 	sdiv	r3, r3, r2
 8109454:	b29a      	uxth	r2, r3
 8109456:	687b      	ldr	r3, [r7, #4]
 8109458:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810945c:	7bfb      	ldrb	r3, [r7, #15]
 810945e:	7b7a      	ldrb	r2, [r7, #13]
 8109460:	4909      	ldr	r1, [pc, #36]	@ (8109488 <UARTEx_SetNbDataToProcess+0x94>)
 8109462:	5c8a      	ldrb	r2, [r1, r2]
 8109464:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8109468:	7b7a      	ldrb	r2, [r7, #13]
 810946a:	4908      	ldr	r1, [pc, #32]	@ (810948c <UARTEx_SetNbDataToProcess+0x98>)
 810946c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810946e:	fb93 f3f2 	sdiv	r3, r3, r2
 8109472:	b29a      	uxth	r2, r3
 8109474:	687b      	ldr	r3, [r7, #4]
 8109476:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 810947a:	bf00      	nop
 810947c:	3714      	adds	r7, #20
 810947e:	46bd      	mov	sp, r7
 8109480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109484:	4770      	bx	lr
 8109486:	bf00      	nop
 8109488:	0810e438 	.word	0x0810e438
 810948c:	0810e440 	.word	0x0810e440

08109490 <__cvt>:
 8109490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8109494:	ec57 6b10 	vmov	r6, r7, d0
 8109498:	2f00      	cmp	r7, #0
 810949a:	460c      	mov	r4, r1
 810949c:	4619      	mov	r1, r3
 810949e:	463b      	mov	r3, r7
 81094a0:	bfbb      	ittet	lt
 81094a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 81094a6:	461f      	movlt	r7, r3
 81094a8:	2300      	movge	r3, #0
 81094aa:	232d      	movlt	r3, #45	@ 0x2d
 81094ac:	700b      	strb	r3, [r1, #0]
 81094ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 81094b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 81094b4:	4691      	mov	r9, r2
 81094b6:	f023 0820 	bic.w	r8, r3, #32
 81094ba:	bfbc      	itt	lt
 81094bc:	4632      	movlt	r2, r6
 81094be:	4616      	movlt	r6, r2
 81094c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 81094c4:	d005      	beq.n	81094d2 <__cvt+0x42>
 81094c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 81094ca:	d100      	bne.n	81094ce <__cvt+0x3e>
 81094cc:	3401      	adds	r4, #1
 81094ce:	2102      	movs	r1, #2
 81094d0:	e000      	b.n	81094d4 <__cvt+0x44>
 81094d2:	2103      	movs	r1, #3
 81094d4:	ab03      	add	r3, sp, #12
 81094d6:	9301      	str	r3, [sp, #4]
 81094d8:	ab02      	add	r3, sp, #8
 81094da:	9300      	str	r3, [sp, #0]
 81094dc:	ec47 6b10 	vmov	d0, r6, r7
 81094e0:	4653      	mov	r3, sl
 81094e2:	4622      	mov	r2, r4
 81094e4:	f001 f988 	bl	810a7f8 <_dtoa_r>
 81094e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 81094ec:	4605      	mov	r5, r0
 81094ee:	d119      	bne.n	8109524 <__cvt+0x94>
 81094f0:	f019 0f01 	tst.w	r9, #1
 81094f4:	d00e      	beq.n	8109514 <__cvt+0x84>
 81094f6:	eb00 0904 	add.w	r9, r0, r4
 81094fa:	2200      	movs	r2, #0
 81094fc:	2300      	movs	r3, #0
 81094fe:	4630      	mov	r0, r6
 8109500:	4639      	mov	r1, r7
 8109502:	f7f7 fb69 	bl	8100bd8 <__aeabi_dcmpeq>
 8109506:	b108      	cbz	r0, 810950c <__cvt+0x7c>
 8109508:	f8cd 900c 	str.w	r9, [sp, #12]
 810950c:	2230      	movs	r2, #48	@ 0x30
 810950e:	9b03      	ldr	r3, [sp, #12]
 8109510:	454b      	cmp	r3, r9
 8109512:	d31e      	bcc.n	8109552 <__cvt+0xc2>
 8109514:	9b03      	ldr	r3, [sp, #12]
 8109516:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8109518:	1b5b      	subs	r3, r3, r5
 810951a:	4628      	mov	r0, r5
 810951c:	6013      	str	r3, [r2, #0]
 810951e:	b004      	add	sp, #16
 8109520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109524:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8109528:	eb00 0904 	add.w	r9, r0, r4
 810952c:	d1e5      	bne.n	81094fa <__cvt+0x6a>
 810952e:	7803      	ldrb	r3, [r0, #0]
 8109530:	2b30      	cmp	r3, #48	@ 0x30
 8109532:	d10a      	bne.n	810954a <__cvt+0xba>
 8109534:	2200      	movs	r2, #0
 8109536:	2300      	movs	r3, #0
 8109538:	4630      	mov	r0, r6
 810953a:	4639      	mov	r1, r7
 810953c:	f7f7 fb4c 	bl	8100bd8 <__aeabi_dcmpeq>
 8109540:	b918      	cbnz	r0, 810954a <__cvt+0xba>
 8109542:	f1c4 0401 	rsb	r4, r4, #1
 8109546:	f8ca 4000 	str.w	r4, [sl]
 810954a:	f8da 3000 	ldr.w	r3, [sl]
 810954e:	4499      	add	r9, r3
 8109550:	e7d3      	b.n	81094fa <__cvt+0x6a>
 8109552:	1c59      	adds	r1, r3, #1
 8109554:	9103      	str	r1, [sp, #12]
 8109556:	701a      	strb	r2, [r3, #0]
 8109558:	e7d9      	b.n	810950e <__cvt+0x7e>

0810955a <__exponent>:
 810955a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810955c:	2900      	cmp	r1, #0
 810955e:	bfba      	itte	lt
 8109560:	4249      	neglt	r1, r1
 8109562:	232d      	movlt	r3, #45	@ 0x2d
 8109564:	232b      	movge	r3, #43	@ 0x2b
 8109566:	2909      	cmp	r1, #9
 8109568:	7002      	strb	r2, [r0, #0]
 810956a:	7043      	strb	r3, [r0, #1]
 810956c:	dd29      	ble.n	81095c2 <__exponent+0x68>
 810956e:	f10d 0307 	add.w	r3, sp, #7
 8109572:	461d      	mov	r5, r3
 8109574:	270a      	movs	r7, #10
 8109576:	461a      	mov	r2, r3
 8109578:	fbb1 f6f7 	udiv	r6, r1, r7
 810957c:	fb07 1416 	mls	r4, r7, r6, r1
 8109580:	3430      	adds	r4, #48	@ 0x30
 8109582:	f802 4c01 	strb.w	r4, [r2, #-1]
 8109586:	460c      	mov	r4, r1
 8109588:	2c63      	cmp	r4, #99	@ 0x63
 810958a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 810958e:	4631      	mov	r1, r6
 8109590:	dcf1      	bgt.n	8109576 <__exponent+0x1c>
 8109592:	3130      	adds	r1, #48	@ 0x30
 8109594:	1e94      	subs	r4, r2, #2
 8109596:	f803 1c01 	strb.w	r1, [r3, #-1]
 810959a:	1c41      	adds	r1, r0, #1
 810959c:	4623      	mov	r3, r4
 810959e:	42ab      	cmp	r3, r5
 81095a0:	d30a      	bcc.n	81095b8 <__exponent+0x5e>
 81095a2:	f10d 0309 	add.w	r3, sp, #9
 81095a6:	1a9b      	subs	r3, r3, r2
 81095a8:	42ac      	cmp	r4, r5
 81095aa:	bf88      	it	hi
 81095ac:	2300      	movhi	r3, #0
 81095ae:	3302      	adds	r3, #2
 81095b0:	4403      	add	r3, r0
 81095b2:	1a18      	subs	r0, r3, r0
 81095b4:	b003      	add	sp, #12
 81095b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81095b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 81095bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 81095c0:	e7ed      	b.n	810959e <__exponent+0x44>
 81095c2:	2330      	movs	r3, #48	@ 0x30
 81095c4:	3130      	adds	r1, #48	@ 0x30
 81095c6:	7083      	strb	r3, [r0, #2]
 81095c8:	70c1      	strb	r1, [r0, #3]
 81095ca:	1d03      	adds	r3, r0, #4
 81095cc:	e7f1      	b.n	81095b2 <__exponent+0x58>
	...

081095d0 <_printf_float>:
 81095d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81095d4:	b08d      	sub	sp, #52	@ 0x34
 81095d6:	460c      	mov	r4, r1
 81095d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 81095dc:	4616      	mov	r6, r2
 81095de:	461f      	mov	r7, r3
 81095e0:	4605      	mov	r5, r0
 81095e2:	f000 fff3 	bl	810a5cc <_localeconv_r>
 81095e6:	6803      	ldr	r3, [r0, #0]
 81095e8:	9304      	str	r3, [sp, #16]
 81095ea:	4618      	mov	r0, r3
 81095ec:	f7f6 fec8 	bl	8100380 <strlen>
 81095f0:	2300      	movs	r3, #0
 81095f2:	930a      	str	r3, [sp, #40]	@ 0x28
 81095f4:	f8d8 3000 	ldr.w	r3, [r8]
 81095f8:	9005      	str	r0, [sp, #20]
 81095fa:	3307      	adds	r3, #7
 81095fc:	f023 0307 	bic.w	r3, r3, #7
 8109600:	f103 0208 	add.w	r2, r3, #8
 8109604:	f894 a018 	ldrb.w	sl, [r4, #24]
 8109608:	f8d4 b000 	ldr.w	fp, [r4]
 810960c:	f8c8 2000 	str.w	r2, [r8]
 8109610:	e9d3 8900 	ldrd	r8, r9, [r3]
 8109614:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8109618:	9307      	str	r3, [sp, #28]
 810961a:	f8cd 8018 	str.w	r8, [sp, #24]
 810961e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8109622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8109626:	4b9c      	ldr	r3, [pc, #624]	@ (8109898 <_printf_float+0x2c8>)
 8109628:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810962c:	f7f7 fb06 	bl	8100c3c <__aeabi_dcmpun>
 8109630:	bb70      	cbnz	r0, 8109690 <_printf_float+0xc0>
 8109632:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8109636:	4b98      	ldr	r3, [pc, #608]	@ (8109898 <_printf_float+0x2c8>)
 8109638:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810963c:	f7f7 fae0 	bl	8100c00 <__aeabi_dcmple>
 8109640:	bb30      	cbnz	r0, 8109690 <_printf_float+0xc0>
 8109642:	2200      	movs	r2, #0
 8109644:	2300      	movs	r3, #0
 8109646:	4640      	mov	r0, r8
 8109648:	4649      	mov	r1, r9
 810964a:	f7f7 facf 	bl	8100bec <__aeabi_dcmplt>
 810964e:	b110      	cbz	r0, 8109656 <_printf_float+0x86>
 8109650:	232d      	movs	r3, #45	@ 0x2d
 8109652:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8109656:	4a91      	ldr	r2, [pc, #580]	@ (810989c <_printf_float+0x2cc>)
 8109658:	4b91      	ldr	r3, [pc, #580]	@ (81098a0 <_printf_float+0x2d0>)
 810965a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 810965e:	bf94      	ite	ls
 8109660:	4690      	movls	r8, r2
 8109662:	4698      	movhi	r8, r3
 8109664:	2303      	movs	r3, #3
 8109666:	6123      	str	r3, [r4, #16]
 8109668:	f02b 0304 	bic.w	r3, fp, #4
 810966c:	6023      	str	r3, [r4, #0]
 810966e:	f04f 0900 	mov.w	r9, #0
 8109672:	9700      	str	r7, [sp, #0]
 8109674:	4633      	mov	r3, r6
 8109676:	aa0b      	add	r2, sp, #44	@ 0x2c
 8109678:	4621      	mov	r1, r4
 810967a:	4628      	mov	r0, r5
 810967c:	f000 f9d2 	bl	8109a24 <_printf_common>
 8109680:	3001      	adds	r0, #1
 8109682:	f040 808d 	bne.w	81097a0 <_printf_float+0x1d0>
 8109686:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810968a:	b00d      	add	sp, #52	@ 0x34
 810968c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109690:	4642      	mov	r2, r8
 8109692:	464b      	mov	r3, r9
 8109694:	4640      	mov	r0, r8
 8109696:	4649      	mov	r1, r9
 8109698:	f7f7 fad0 	bl	8100c3c <__aeabi_dcmpun>
 810969c:	b140      	cbz	r0, 81096b0 <_printf_float+0xe0>
 810969e:	464b      	mov	r3, r9
 81096a0:	2b00      	cmp	r3, #0
 81096a2:	bfbc      	itt	lt
 81096a4:	232d      	movlt	r3, #45	@ 0x2d
 81096a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 81096aa:	4a7e      	ldr	r2, [pc, #504]	@ (81098a4 <_printf_float+0x2d4>)
 81096ac:	4b7e      	ldr	r3, [pc, #504]	@ (81098a8 <_printf_float+0x2d8>)
 81096ae:	e7d4      	b.n	810965a <_printf_float+0x8a>
 81096b0:	6863      	ldr	r3, [r4, #4]
 81096b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 81096b6:	9206      	str	r2, [sp, #24]
 81096b8:	1c5a      	adds	r2, r3, #1
 81096ba:	d13b      	bne.n	8109734 <_printf_float+0x164>
 81096bc:	2306      	movs	r3, #6
 81096be:	6063      	str	r3, [r4, #4]
 81096c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 81096c4:	2300      	movs	r3, #0
 81096c6:	6022      	str	r2, [r4, #0]
 81096c8:	9303      	str	r3, [sp, #12]
 81096ca:	ab0a      	add	r3, sp, #40	@ 0x28
 81096cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 81096d0:	ab09      	add	r3, sp, #36	@ 0x24
 81096d2:	9300      	str	r3, [sp, #0]
 81096d4:	6861      	ldr	r1, [r4, #4]
 81096d6:	ec49 8b10 	vmov	d0, r8, r9
 81096da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 81096de:	4628      	mov	r0, r5
 81096e0:	f7ff fed6 	bl	8109490 <__cvt>
 81096e4:	9b06      	ldr	r3, [sp, #24]
 81096e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 81096e8:	2b47      	cmp	r3, #71	@ 0x47
 81096ea:	4680      	mov	r8, r0
 81096ec:	d129      	bne.n	8109742 <_printf_float+0x172>
 81096ee:	1cc8      	adds	r0, r1, #3
 81096f0:	db02      	blt.n	81096f8 <_printf_float+0x128>
 81096f2:	6863      	ldr	r3, [r4, #4]
 81096f4:	4299      	cmp	r1, r3
 81096f6:	dd41      	ble.n	810977c <_printf_float+0x1ac>
 81096f8:	f1aa 0a02 	sub.w	sl, sl, #2
 81096fc:	fa5f fa8a 	uxtb.w	sl, sl
 8109700:	3901      	subs	r1, #1
 8109702:	4652      	mov	r2, sl
 8109704:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8109708:	9109      	str	r1, [sp, #36]	@ 0x24
 810970a:	f7ff ff26 	bl	810955a <__exponent>
 810970e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8109710:	1813      	adds	r3, r2, r0
 8109712:	2a01      	cmp	r2, #1
 8109714:	4681      	mov	r9, r0
 8109716:	6123      	str	r3, [r4, #16]
 8109718:	dc02      	bgt.n	8109720 <_printf_float+0x150>
 810971a:	6822      	ldr	r2, [r4, #0]
 810971c:	07d2      	lsls	r2, r2, #31
 810971e:	d501      	bpl.n	8109724 <_printf_float+0x154>
 8109720:	3301      	adds	r3, #1
 8109722:	6123      	str	r3, [r4, #16]
 8109724:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8109728:	2b00      	cmp	r3, #0
 810972a:	d0a2      	beq.n	8109672 <_printf_float+0xa2>
 810972c:	232d      	movs	r3, #45	@ 0x2d
 810972e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8109732:	e79e      	b.n	8109672 <_printf_float+0xa2>
 8109734:	9a06      	ldr	r2, [sp, #24]
 8109736:	2a47      	cmp	r2, #71	@ 0x47
 8109738:	d1c2      	bne.n	81096c0 <_printf_float+0xf0>
 810973a:	2b00      	cmp	r3, #0
 810973c:	d1c0      	bne.n	81096c0 <_printf_float+0xf0>
 810973e:	2301      	movs	r3, #1
 8109740:	e7bd      	b.n	81096be <_printf_float+0xee>
 8109742:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8109746:	d9db      	bls.n	8109700 <_printf_float+0x130>
 8109748:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 810974c:	d118      	bne.n	8109780 <_printf_float+0x1b0>
 810974e:	2900      	cmp	r1, #0
 8109750:	6863      	ldr	r3, [r4, #4]
 8109752:	dd0b      	ble.n	810976c <_printf_float+0x19c>
 8109754:	6121      	str	r1, [r4, #16]
 8109756:	b913      	cbnz	r3, 810975e <_printf_float+0x18e>
 8109758:	6822      	ldr	r2, [r4, #0]
 810975a:	07d0      	lsls	r0, r2, #31
 810975c:	d502      	bpl.n	8109764 <_printf_float+0x194>
 810975e:	3301      	adds	r3, #1
 8109760:	440b      	add	r3, r1
 8109762:	6123      	str	r3, [r4, #16]
 8109764:	65a1      	str	r1, [r4, #88]	@ 0x58
 8109766:	f04f 0900 	mov.w	r9, #0
 810976a:	e7db      	b.n	8109724 <_printf_float+0x154>
 810976c:	b913      	cbnz	r3, 8109774 <_printf_float+0x1a4>
 810976e:	6822      	ldr	r2, [r4, #0]
 8109770:	07d2      	lsls	r2, r2, #31
 8109772:	d501      	bpl.n	8109778 <_printf_float+0x1a8>
 8109774:	3302      	adds	r3, #2
 8109776:	e7f4      	b.n	8109762 <_printf_float+0x192>
 8109778:	2301      	movs	r3, #1
 810977a:	e7f2      	b.n	8109762 <_printf_float+0x192>
 810977c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8109780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8109782:	4299      	cmp	r1, r3
 8109784:	db05      	blt.n	8109792 <_printf_float+0x1c2>
 8109786:	6823      	ldr	r3, [r4, #0]
 8109788:	6121      	str	r1, [r4, #16]
 810978a:	07d8      	lsls	r0, r3, #31
 810978c:	d5ea      	bpl.n	8109764 <_printf_float+0x194>
 810978e:	1c4b      	adds	r3, r1, #1
 8109790:	e7e7      	b.n	8109762 <_printf_float+0x192>
 8109792:	2900      	cmp	r1, #0
 8109794:	bfd4      	ite	le
 8109796:	f1c1 0202 	rsble	r2, r1, #2
 810979a:	2201      	movgt	r2, #1
 810979c:	4413      	add	r3, r2
 810979e:	e7e0      	b.n	8109762 <_printf_float+0x192>
 81097a0:	6823      	ldr	r3, [r4, #0]
 81097a2:	055a      	lsls	r2, r3, #21
 81097a4:	d407      	bmi.n	81097b6 <_printf_float+0x1e6>
 81097a6:	6923      	ldr	r3, [r4, #16]
 81097a8:	4642      	mov	r2, r8
 81097aa:	4631      	mov	r1, r6
 81097ac:	4628      	mov	r0, r5
 81097ae:	47b8      	blx	r7
 81097b0:	3001      	adds	r0, #1
 81097b2:	d12b      	bne.n	810980c <_printf_float+0x23c>
 81097b4:	e767      	b.n	8109686 <_printf_float+0xb6>
 81097b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 81097ba:	f240 80dd 	bls.w	8109978 <_printf_float+0x3a8>
 81097be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 81097c2:	2200      	movs	r2, #0
 81097c4:	2300      	movs	r3, #0
 81097c6:	f7f7 fa07 	bl	8100bd8 <__aeabi_dcmpeq>
 81097ca:	2800      	cmp	r0, #0
 81097cc:	d033      	beq.n	8109836 <_printf_float+0x266>
 81097ce:	4a37      	ldr	r2, [pc, #220]	@ (81098ac <_printf_float+0x2dc>)
 81097d0:	2301      	movs	r3, #1
 81097d2:	4631      	mov	r1, r6
 81097d4:	4628      	mov	r0, r5
 81097d6:	47b8      	blx	r7
 81097d8:	3001      	adds	r0, #1
 81097da:	f43f af54 	beq.w	8109686 <_printf_float+0xb6>
 81097de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 81097e2:	4543      	cmp	r3, r8
 81097e4:	db02      	blt.n	81097ec <_printf_float+0x21c>
 81097e6:	6823      	ldr	r3, [r4, #0]
 81097e8:	07d8      	lsls	r0, r3, #31
 81097ea:	d50f      	bpl.n	810980c <_printf_float+0x23c>
 81097ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 81097f0:	4631      	mov	r1, r6
 81097f2:	4628      	mov	r0, r5
 81097f4:	47b8      	blx	r7
 81097f6:	3001      	adds	r0, #1
 81097f8:	f43f af45 	beq.w	8109686 <_printf_float+0xb6>
 81097fc:	f04f 0900 	mov.w	r9, #0
 8109800:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8109804:	f104 0a1a 	add.w	sl, r4, #26
 8109808:	45c8      	cmp	r8, r9
 810980a:	dc09      	bgt.n	8109820 <_printf_float+0x250>
 810980c:	6823      	ldr	r3, [r4, #0]
 810980e:	079b      	lsls	r3, r3, #30
 8109810:	f100 8103 	bmi.w	8109a1a <_printf_float+0x44a>
 8109814:	68e0      	ldr	r0, [r4, #12]
 8109816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8109818:	4298      	cmp	r0, r3
 810981a:	bfb8      	it	lt
 810981c:	4618      	movlt	r0, r3
 810981e:	e734      	b.n	810968a <_printf_float+0xba>
 8109820:	2301      	movs	r3, #1
 8109822:	4652      	mov	r2, sl
 8109824:	4631      	mov	r1, r6
 8109826:	4628      	mov	r0, r5
 8109828:	47b8      	blx	r7
 810982a:	3001      	adds	r0, #1
 810982c:	f43f af2b 	beq.w	8109686 <_printf_float+0xb6>
 8109830:	f109 0901 	add.w	r9, r9, #1
 8109834:	e7e8      	b.n	8109808 <_printf_float+0x238>
 8109836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8109838:	2b00      	cmp	r3, #0
 810983a:	dc39      	bgt.n	81098b0 <_printf_float+0x2e0>
 810983c:	4a1b      	ldr	r2, [pc, #108]	@ (81098ac <_printf_float+0x2dc>)
 810983e:	2301      	movs	r3, #1
 8109840:	4631      	mov	r1, r6
 8109842:	4628      	mov	r0, r5
 8109844:	47b8      	blx	r7
 8109846:	3001      	adds	r0, #1
 8109848:	f43f af1d 	beq.w	8109686 <_printf_float+0xb6>
 810984c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8109850:	ea59 0303 	orrs.w	r3, r9, r3
 8109854:	d102      	bne.n	810985c <_printf_float+0x28c>
 8109856:	6823      	ldr	r3, [r4, #0]
 8109858:	07d9      	lsls	r1, r3, #31
 810985a:	d5d7      	bpl.n	810980c <_printf_float+0x23c>
 810985c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8109860:	4631      	mov	r1, r6
 8109862:	4628      	mov	r0, r5
 8109864:	47b8      	blx	r7
 8109866:	3001      	adds	r0, #1
 8109868:	f43f af0d 	beq.w	8109686 <_printf_float+0xb6>
 810986c:	f04f 0a00 	mov.w	sl, #0
 8109870:	f104 0b1a 	add.w	fp, r4, #26
 8109874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8109876:	425b      	negs	r3, r3
 8109878:	4553      	cmp	r3, sl
 810987a:	dc01      	bgt.n	8109880 <_printf_float+0x2b0>
 810987c:	464b      	mov	r3, r9
 810987e:	e793      	b.n	81097a8 <_printf_float+0x1d8>
 8109880:	2301      	movs	r3, #1
 8109882:	465a      	mov	r2, fp
 8109884:	4631      	mov	r1, r6
 8109886:	4628      	mov	r0, r5
 8109888:	47b8      	blx	r7
 810988a:	3001      	adds	r0, #1
 810988c:	f43f aefb 	beq.w	8109686 <_printf_float+0xb6>
 8109890:	f10a 0a01 	add.w	sl, sl, #1
 8109894:	e7ee      	b.n	8109874 <_printf_float+0x2a4>
 8109896:	bf00      	nop
 8109898:	7fefffff 	.word	0x7fefffff
 810989c:	0810e448 	.word	0x0810e448
 81098a0:	0810e44c 	.word	0x0810e44c
 81098a4:	0810e450 	.word	0x0810e450
 81098a8:	0810e454 	.word	0x0810e454
 81098ac:	0810e458 	.word	0x0810e458
 81098b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 81098b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 81098b6:	4553      	cmp	r3, sl
 81098b8:	bfa8      	it	ge
 81098ba:	4653      	movge	r3, sl
 81098bc:	2b00      	cmp	r3, #0
 81098be:	4699      	mov	r9, r3
 81098c0:	dc36      	bgt.n	8109930 <_printf_float+0x360>
 81098c2:	f04f 0b00 	mov.w	fp, #0
 81098c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 81098ca:	f104 021a 	add.w	r2, r4, #26
 81098ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 81098d0:	9306      	str	r3, [sp, #24]
 81098d2:	eba3 0309 	sub.w	r3, r3, r9
 81098d6:	455b      	cmp	r3, fp
 81098d8:	dc31      	bgt.n	810993e <_printf_float+0x36e>
 81098da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 81098dc:	459a      	cmp	sl, r3
 81098de:	dc3a      	bgt.n	8109956 <_printf_float+0x386>
 81098e0:	6823      	ldr	r3, [r4, #0]
 81098e2:	07da      	lsls	r2, r3, #31
 81098e4:	d437      	bmi.n	8109956 <_printf_float+0x386>
 81098e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 81098e8:	ebaa 0903 	sub.w	r9, sl, r3
 81098ec:	9b06      	ldr	r3, [sp, #24]
 81098ee:	ebaa 0303 	sub.w	r3, sl, r3
 81098f2:	4599      	cmp	r9, r3
 81098f4:	bfa8      	it	ge
 81098f6:	4699      	movge	r9, r3
 81098f8:	f1b9 0f00 	cmp.w	r9, #0
 81098fc:	dc33      	bgt.n	8109966 <_printf_float+0x396>
 81098fe:	f04f 0800 	mov.w	r8, #0
 8109902:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8109906:	f104 0b1a 	add.w	fp, r4, #26
 810990a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810990c:	ebaa 0303 	sub.w	r3, sl, r3
 8109910:	eba3 0309 	sub.w	r3, r3, r9
 8109914:	4543      	cmp	r3, r8
 8109916:	f77f af79 	ble.w	810980c <_printf_float+0x23c>
 810991a:	2301      	movs	r3, #1
 810991c:	465a      	mov	r2, fp
 810991e:	4631      	mov	r1, r6
 8109920:	4628      	mov	r0, r5
 8109922:	47b8      	blx	r7
 8109924:	3001      	adds	r0, #1
 8109926:	f43f aeae 	beq.w	8109686 <_printf_float+0xb6>
 810992a:	f108 0801 	add.w	r8, r8, #1
 810992e:	e7ec      	b.n	810990a <_printf_float+0x33a>
 8109930:	4642      	mov	r2, r8
 8109932:	4631      	mov	r1, r6
 8109934:	4628      	mov	r0, r5
 8109936:	47b8      	blx	r7
 8109938:	3001      	adds	r0, #1
 810993a:	d1c2      	bne.n	81098c2 <_printf_float+0x2f2>
 810993c:	e6a3      	b.n	8109686 <_printf_float+0xb6>
 810993e:	2301      	movs	r3, #1
 8109940:	4631      	mov	r1, r6
 8109942:	4628      	mov	r0, r5
 8109944:	9206      	str	r2, [sp, #24]
 8109946:	47b8      	blx	r7
 8109948:	3001      	adds	r0, #1
 810994a:	f43f ae9c 	beq.w	8109686 <_printf_float+0xb6>
 810994e:	9a06      	ldr	r2, [sp, #24]
 8109950:	f10b 0b01 	add.w	fp, fp, #1
 8109954:	e7bb      	b.n	81098ce <_printf_float+0x2fe>
 8109956:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810995a:	4631      	mov	r1, r6
 810995c:	4628      	mov	r0, r5
 810995e:	47b8      	blx	r7
 8109960:	3001      	adds	r0, #1
 8109962:	d1c0      	bne.n	81098e6 <_printf_float+0x316>
 8109964:	e68f      	b.n	8109686 <_printf_float+0xb6>
 8109966:	9a06      	ldr	r2, [sp, #24]
 8109968:	464b      	mov	r3, r9
 810996a:	4442      	add	r2, r8
 810996c:	4631      	mov	r1, r6
 810996e:	4628      	mov	r0, r5
 8109970:	47b8      	blx	r7
 8109972:	3001      	adds	r0, #1
 8109974:	d1c3      	bne.n	81098fe <_printf_float+0x32e>
 8109976:	e686      	b.n	8109686 <_printf_float+0xb6>
 8109978:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810997c:	f1ba 0f01 	cmp.w	sl, #1
 8109980:	dc01      	bgt.n	8109986 <_printf_float+0x3b6>
 8109982:	07db      	lsls	r3, r3, #31
 8109984:	d536      	bpl.n	81099f4 <_printf_float+0x424>
 8109986:	2301      	movs	r3, #1
 8109988:	4642      	mov	r2, r8
 810998a:	4631      	mov	r1, r6
 810998c:	4628      	mov	r0, r5
 810998e:	47b8      	blx	r7
 8109990:	3001      	adds	r0, #1
 8109992:	f43f ae78 	beq.w	8109686 <_printf_float+0xb6>
 8109996:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810999a:	4631      	mov	r1, r6
 810999c:	4628      	mov	r0, r5
 810999e:	47b8      	blx	r7
 81099a0:	3001      	adds	r0, #1
 81099a2:	f43f ae70 	beq.w	8109686 <_printf_float+0xb6>
 81099a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 81099aa:	2200      	movs	r2, #0
 81099ac:	2300      	movs	r3, #0
 81099ae:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 81099b2:	f7f7 f911 	bl	8100bd8 <__aeabi_dcmpeq>
 81099b6:	b9c0      	cbnz	r0, 81099ea <_printf_float+0x41a>
 81099b8:	4653      	mov	r3, sl
 81099ba:	f108 0201 	add.w	r2, r8, #1
 81099be:	4631      	mov	r1, r6
 81099c0:	4628      	mov	r0, r5
 81099c2:	47b8      	blx	r7
 81099c4:	3001      	adds	r0, #1
 81099c6:	d10c      	bne.n	81099e2 <_printf_float+0x412>
 81099c8:	e65d      	b.n	8109686 <_printf_float+0xb6>
 81099ca:	2301      	movs	r3, #1
 81099cc:	465a      	mov	r2, fp
 81099ce:	4631      	mov	r1, r6
 81099d0:	4628      	mov	r0, r5
 81099d2:	47b8      	blx	r7
 81099d4:	3001      	adds	r0, #1
 81099d6:	f43f ae56 	beq.w	8109686 <_printf_float+0xb6>
 81099da:	f108 0801 	add.w	r8, r8, #1
 81099de:	45d0      	cmp	r8, sl
 81099e0:	dbf3      	blt.n	81099ca <_printf_float+0x3fa>
 81099e2:	464b      	mov	r3, r9
 81099e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 81099e8:	e6df      	b.n	81097aa <_printf_float+0x1da>
 81099ea:	f04f 0800 	mov.w	r8, #0
 81099ee:	f104 0b1a 	add.w	fp, r4, #26
 81099f2:	e7f4      	b.n	81099de <_printf_float+0x40e>
 81099f4:	2301      	movs	r3, #1
 81099f6:	4642      	mov	r2, r8
 81099f8:	e7e1      	b.n	81099be <_printf_float+0x3ee>
 81099fa:	2301      	movs	r3, #1
 81099fc:	464a      	mov	r2, r9
 81099fe:	4631      	mov	r1, r6
 8109a00:	4628      	mov	r0, r5
 8109a02:	47b8      	blx	r7
 8109a04:	3001      	adds	r0, #1
 8109a06:	f43f ae3e 	beq.w	8109686 <_printf_float+0xb6>
 8109a0a:	f108 0801 	add.w	r8, r8, #1
 8109a0e:	68e3      	ldr	r3, [r4, #12]
 8109a10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8109a12:	1a5b      	subs	r3, r3, r1
 8109a14:	4543      	cmp	r3, r8
 8109a16:	dcf0      	bgt.n	81099fa <_printf_float+0x42a>
 8109a18:	e6fc      	b.n	8109814 <_printf_float+0x244>
 8109a1a:	f04f 0800 	mov.w	r8, #0
 8109a1e:	f104 0919 	add.w	r9, r4, #25
 8109a22:	e7f4      	b.n	8109a0e <_printf_float+0x43e>

08109a24 <_printf_common>:
 8109a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109a28:	4616      	mov	r6, r2
 8109a2a:	4698      	mov	r8, r3
 8109a2c:	688a      	ldr	r2, [r1, #8]
 8109a2e:	690b      	ldr	r3, [r1, #16]
 8109a30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8109a34:	4293      	cmp	r3, r2
 8109a36:	bfb8      	it	lt
 8109a38:	4613      	movlt	r3, r2
 8109a3a:	6033      	str	r3, [r6, #0]
 8109a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8109a40:	4607      	mov	r7, r0
 8109a42:	460c      	mov	r4, r1
 8109a44:	b10a      	cbz	r2, 8109a4a <_printf_common+0x26>
 8109a46:	3301      	adds	r3, #1
 8109a48:	6033      	str	r3, [r6, #0]
 8109a4a:	6823      	ldr	r3, [r4, #0]
 8109a4c:	0699      	lsls	r1, r3, #26
 8109a4e:	bf42      	ittt	mi
 8109a50:	6833      	ldrmi	r3, [r6, #0]
 8109a52:	3302      	addmi	r3, #2
 8109a54:	6033      	strmi	r3, [r6, #0]
 8109a56:	6825      	ldr	r5, [r4, #0]
 8109a58:	f015 0506 	ands.w	r5, r5, #6
 8109a5c:	d106      	bne.n	8109a6c <_printf_common+0x48>
 8109a5e:	f104 0a19 	add.w	sl, r4, #25
 8109a62:	68e3      	ldr	r3, [r4, #12]
 8109a64:	6832      	ldr	r2, [r6, #0]
 8109a66:	1a9b      	subs	r3, r3, r2
 8109a68:	42ab      	cmp	r3, r5
 8109a6a:	dc26      	bgt.n	8109aba <_printf_common+0x96>
 8109a6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8109a70:	6822      	ldr	r2, [r4, #0]
 8109a72:	3b00      	subs	r3, #0
 8109a74:	bf18      	it	ne
 8109a76:	2301      	movne	r3, #1
 8109a78:	0692      	lsls	r2, r2, #26
 8109a7a:	d42b      	bmi.n	8109ad4 <_printf_common+0xb0>
 8109a7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8109a80:	4641      	mov	r1, r8
 8109a82:	4638      	mov	r0, r7
 8109a84:	47c8      	blx	r9
 8109a86:	3001      	adds	r0, #1
 8109a88:	d01e      	beq.n	8109ac8 <_printf_common+0xa4>
 8109a8a:	6823      	ldr	r3, [r4, #0]
 8109a8c:	6922      	ldr	r2, [r4, #16]
 8109a8e:	f003 0306 	and.w	r3, r3, #6
 8109a92:	2b04      	cmp	r3, #4
 8109a94:	bf02      	ittt	eq
 8109a96:	68e5      	ldreq	r5, [r4, #12]
 8109a98:	6833      	ldreq	r3, [r6, #0]
 8109a9a:	1aed      	subeq	r5, r5, r3
 8109a9c:	68a3      	ldr	r3, [r4, #8]
 8109a9e:	bf0c      	ite	eq
 8109aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8109aa4:	2500      	movne	r5, #0
 8109aa6:	4293      	cmp	r3, r2
 8109aa8:	bfc4      	itt	gt
 8109aaa:	1a9b      	subgt	r3, r3, r2
 8109aac:	18ed      	addgt	r5, r5, r3
 8109aae:	2600      	movs	r6, #0
 8109ab0:	341a      	adds	r4, #26
 8109ab2:	42b5      	cmp	r5, r6
 8109ab4:	d11a      	bne.n	8109aec <_printf_common+0xc8>
 8109ab6:	2000      	movs	r0, #0
 8109ab8:	e008      	b.n	8109acc <_printf_common+0xa8>
 8109aba:	2301      	movs	r3, #1
 8109abc:	4652      	mov	r2, sl
 8109abe:	4641      	mov	r1, r8
 8109ac0:	4638      	mov	r0, r7
 8109ac2:	47c8      	blx	r9
 8109ac4:	3001      	adds	r0, #1
 8109ac6:	d103      	bne.n	8109ad0 <_printf_common+0xac>
 8109ac8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8109acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109ad0:	3501      	adds	r5, #1
 8109ad2:	e7c6      	b.n	8109a62 <_printf_common+0x3e>
 8109ad4:	18e1      	adds	r1, r4, r3
 8109ad6:	1c5a      	adds	r2, r3, #1
 8109ad8:	2030      	movs	r0, #48	@ 0x30
 8109ada:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8109ade:	4422      	add	r2, r4
 8109ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8109ae4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8109ae8:	3302      	adds	r3, #2
 8109aea:	e7c7      	b.n	8109a7c <_printf_common+0x58>
 8109aec:	2301      	movs	r3, #1
 8109aee:	4622      	mov	r2, r4
 8109af0:	4641      	mov	r1, r8
 8109af2:	4638      	mov	r0, r7
 8109af4:	47c8      	blx	r9
 8109af6:	3001      	adds	r0, #1
 8109af8:	d0e6      	beq.n	8109ac8 <_printf_common+0xa4>
 8109afa:	3601      	adds	r6, #1
 8109afc:	e7d9      	b.n	8109ab2 <_printf_common+0x8e>
	...

08109b00 <_printf_i>:
 8109b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8109b04:	7e0f      	ldrb	r7, [r1, #24]
 8109b06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8109b08:	2f78      	cmp	r7, #120	@ 0x78
 8109b0a:	4691      	mov	r9, r2
 8109b0c:	4680      	mov	r8, r0
 8109b0e:	460c      	mov	r4, r1
 8109b10:	469a      	mov	sl, r3
 8109b12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8109b16:	d807      	bhi.n	8109b28 <_printf_i+0x28>
 8109b18:	2f62      	cmp	r7, #98	@ 0x62
 8109b1a:	d80a      	bhi.n	8109b32 <_printf_i+0x32>
 8109b1c:	2f00      	cmp	r7, #0
 8109b1e:	f000 80d2 	beq.w	8109cc6 <_printf_i+0x1c6>
 8109b22:	2f58      	cmp	r7, #88	@ 0x58
 8109b24:	f000 80b9 	beq.w	8109c9a <_printf_i+0x19a>
 8109b28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8109b2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8109b30:	e03a      	b.n	8109ba8 <_printf_i+0xa8>
 8109b32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8109b36:	2b15      	cmp	r3, #21
 8109b38:	d8f6      	bhi.n	8109b28 <_printf_i+0x28>
 8109b3a:	a101      	add	r1, pc, #4	@ (adr r1, 8109b40 <_printf_i+0x40>)
 8109b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8109b40:	08109b99 	.word	0x08109b99
 8109b44:	08109bad 	.word	0x08109bad
 8109b48:	08109b29 	.word	0x08109b29
 8109b4c:	08109b29 	.word	0x08109b29
 8109b50:	08109b29 	.word	0x08109b29
 8109b54:	08109b29 	.word	0x08109b29
 8109b58:	08109bad 	.word	0x08109bad
 8109b5c:	08109b29 	.word	0x08109b29
 8109b60:	08109b29 	.word	0x08109b29
 8109b64:	08109b29 	.word	0x08109b29
 8109b68:	08109b29 	.word	0x08109b29
 8109b6c:	08109cad 	.word	0x08109cad
 8109b70:	08109bd7 	.word	0x08109bd7
 8109b74:	08109c67 	.word	0x08109c67
 8109b78:	08109b29 	.word	0x08109b29
 8109b7c:	08109b29 	.word	0x08109b29
 8109b80:	08109ccf 	.word	0x08109ccf
 8109b84:	08109b29 	.word	0x08109b29
 8109b88:	08109bd7 	.word	0x08109bd7
 8109b8c:	08109b29 	.word	0x08109b29
 8109b90:	08109b29 	.word	0x08109b29
 8109b94:	08109c6f 	.word	0x08109c6f
 8109b98:	6833      	ldr	r3, [r6, #0]
 8109b9a:	1d1a      	adds	r2, r3, #4
 8109b9c:	681b      	ldr	r3, [r3, #0]
 8109b9e:	6032      	str	r2, [r6, #0]
 8109ba0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8109ba4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8109ba8:	2301      	movs	r3, #1
 8109baa:	e09d      	b.n	8109ce8 <_printf_i+0x1e8>
 8109bac:	6833      	ldr	r3, [r6, #0]
 8109bae:	6820      	ldr	r0, [r4, #0]
 8109bb0:	1d19      	adds	r1, r3, #4
 8109bb2:	6031      	str	r1, [r6, #0]
 8109bb4:	0606      	lsls	r6, r0, #24
 8109bb6:	d501      	bpl.n	8109bbc <_printf_i+0xbc>
 8109bb8:	681d      	ldr	r5, [r3, #0]
 8109bba:	e003      	b.n	8109bc4 <_printf_i+0xc4>
 8109bbc:	0645      	lsls	r5, r0, #25
 8109bbe:	d5fb      	bpl.n	8109bb8 <_printf_i+0xb8>
 8109bc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8109bc4:	2d00      	cmp	r5, #0
 8109bc6:	da03      	bge.n	8109bd0 <_printf_i+0xd0>
 8109bc8:	232d      	movs	r3, #45	@ 0x2d
 8109bca:	426d      	negs	r5, r5
 8109bcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8109bd0:	4859      	ldr	r0, [pc, #356]	@ (8109d38 <_printf_i+0x238>)
 8109bd2:	230a      	movs	r3, #10
 8109bd4:	e011      	b.n	8109bfa <_printf_i+0xfa>
 8109bd6:	6821      	ldr	r1, [r4, #0]
 8109bd8:	6833      	ldr	r3, [r6, #0]
 8109bda:	0608      	lsls	r0, r1, #24
 8109bdc:	f853 5b04 	ldr.w	r5, [r3], #4
 8109be0:	d402      	bmi.n	8109be8 <_printf_i+0xe8>
 8109be2:	0649      	lsls	r1, r1, #25
 8109be4:	bf48      	it	mi
 8109be6:	b2ad      	uxthmi	r5, r5
 8109be8:	2f6f      	cmp	r7, #111	@ 0x6f
 8109bea:	4853      	ldr	r0, [pc, #332]	@ (8109d38 <_printf_i+0x238>)
 8109bec:	6033      	str	r3, [r6, #0]
 8109bee:	bf14      	ite	ne
 8109bf0:	230a      	movne	r3, #10
 8109bf2:	2308      	moveq	r3, #8
 8109bf4:	2100      	movs	r1, #0
 8109bf6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8109bfa:	6866      	ldr	r6, [r4, #4]
 8109bfc:	60a6      	str	r6, [r4, #8]
 8109bfe:	2e00      	cmp	r6, #0
 8109c00:	bfa2      	ittt	ge
 8109c02:	6821      	ldrge	r1, [r4, #0]
 8109c04:	f021 0104 	bicge.w	r1, r1, #4
 8109c08:	6021      	strge	r1, [r4, #0]
 8109c0a:	b90d      	cbnz	r5, 8109c10 <_printf_i+0x110>
 8109c0c:	2e00      	cmp	r6, #0
 8109c0e:	d04b      	beq.n	8109ca8 <_printf_i+0x1a8>
 8109c10:	4616      	mov	r6, r2
 8109c12:	fbb5 f1f3 	udiv	r1, r5, r3
 8109c16:	fb03 5711 	mls	r7, r3, r1, r5
 8109c1a:	5dc7      	ldrb	r7, [r0, r7]
 8109c1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8109c20:	462f      	mov	r7, r5
 8109c22:	42bb      	cmp	r3, r7
 8109c24:	460d      	mov	r5, r1
 8109c26:	d9f4      	bls.n	8109c12 <_printf_i+0x112>
 8109c28:	2b08      	cmp	r3, #8
 8109c2a:	d10b      	bne.n	8109c44 <_printf_i+0x144>
 8109c2c:	6823      	ldr	r3, [r4, #0]
 8109c2e:	07df      	lsls	r7, r3, #31
 8109c30:	d508      	bpl.n	8109c44 <_printf_i+0x144>
 8109c32:	6923      	ldr	r3, [r4, #16]
 8109c34:	6861      	ldr	r1, [r4, #4]
 8109c36:	4299      	cmp	r1, r3
 8109c38:	bfde      	ittt	le
 8109c3a:	2330      	movle	r3, #48	@ 0x30
 8109c3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8109c40:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8109c44:	1b92      	subs	r2, r2, r6
 8109c46:	6122      	str	r2, [r4, #16]
 8109c48:	f8cd a000 	str.w	sl, [sp]
 8109c4c:	464b      	mov	r3, r9
 8109c4e:	aa03      	add	r2, sp, #12
 8109c50:	4621      	mov	r1, r4
 8109c52:	4640      	mov	r0, r8
 8109c54:	f7ff fee6 	bl	8109a24 <_printf_common>
 8109c58:	3001      	adds	r0, #1
 8109c5a:	d14a      	bne.n	8109cf2 <_printf_i+0x1f2>
 8109c5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8109c60:	b004      	add	sp, #16
 8109c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109c66:	6823      	ldr	r3, [r4, #0]
 8109c68:	f043 0320 	orr.w	r3, r3, #32
 8109c6c:	6023      	str	r3, [r4, #0]
 8109c6e:	4833      	ldr	r0, [pc, #204]	@ (8109d3c <_printf_i+0x23c>)
 8109c70:	2778      	movs	r7, #120	@ 0x78
 8109c72:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8109c76:	6823      	ldr	r3, [r4, #0]
 8109c78:	6831      	ldr	r1, [r6, #0]
 8109c7a:	061f      	lsls	r7, r3, #24
 8109c7c:	f851 5b04 	ldr.w	r5, [r1], #4
 8109c80:	d402      	bmi.n	8109c88 <_printf_i+0x188>
 8109c82:	065f      	lsls	r7, r3, #25
 8109c84:	bf48      	it	mi
 8109c86:	b2ad      	uxthmi	r5, r5
 8109c88:	6031      	str	r1, [r6, #0]
 8109c8a:	07d9      	lsls	r1, r3, #31
 8109c8c:	bf44      	itt	mi
 8109c8e:	f043 0320 	orrmi.w	r3, r3, #32
 8109c92:	6023      	strmi	r3, [r4, #0]
 8109c94:	b11d      	cbz	r5, 8109c9e <_printf_i+0x19e>
 8109c96:	2310      	movs	r3, #16
 8109c98:	e7ac      	b.n	8109bf4 <_printf_i+0xf4>
 8109c9a:	4827      	ldr	r0, [pc, #156]	@ (8109d38 <_printf_i+0x238>)
 8109c9c:	e7e9      	b.n	8109c72 <_printf_i+0x172>
 8109c9e:	6823      	ldr	r3, [r4, #0]
 8109ca0:	f023 0320 	bic.w	r3, r3, #32
 8109ca4:	6023      	str	r3, [r4, #0]
 8109ca6:	e7f6      	b.n	8109c96 <_printf_i+0x196>
 8109ca8:	4616      	mov	r6, r2
 8109caa:	e7bd      	b.n	8109c28 <_printf_i+0x128>
 8109cac:	6833      	ldr	r3, [r6, #0]
 8109cae:	6825      	ldr	r5, [r4, #0]
 8109cb0:	6961      	ldr	r1, [r4, #20]
 8109cb2:	1d18      	adds	r0, r3, #4
 8109cb4:	6030      	str	r0, [r6, #0]
 8109cb6:	062e      	lsls	r6, r5, #24
 8109cb8:	681b      	ldr	r3, [r3, #0]
 8109cba:	d501      	bpl.n	8109cc0 <_printf_i+0x1c0>
 8109cbc:	6019      	str	r1, [r3, #0]
 8109cbe:	e002      	b.n	8109cc6 <_printf_i+0x1c6>
 8109cc0:	0668      	lsls	r0, r5, #25
 8109cc2:	d5fb      	bpl.n	8109cbc <_printf_i+0x1bc>
 8109cc4:	8019      	strh	r1, [r3, #0]
 8109cc6:	2300      	movs	r3, #0
 8109cc8:	6123      	str	r3, [r4, #16]
 8109cca:	4616      	mov	r6, r2
 8109ccc:	e7bc      	b.n	8109c48 <_printf_i+0x148>
 8109cce:	6833      	ldr	r3, [r6, #0]
 8109cd0:	1d1a      	adds	r2, r3, #4
 8109cd2:	6032      	str	r2, [r6, #0]
 8109cd4:	681e      	ldr	r6, [r3, #0]
 8109cd6:	6862      	ldr	r2, [r4, #4]
 8109cd8:	2100      	movs	r1, #0
 8109cda:	4630      	mov	r0, r6
 8109cdc:	f7f6 fb00 	bl	81002e0 <memchr>
 8109ce0:	b108      	cbz	r0, 8109ce6 <_printf_i+0x1e6>
 8109ce2:	1b80      	subs	r0, r0, r6
 8109ce4:	6060      	str	r0, [r4, #4]
 8109ce6:	6863      	ldr	r3, [r4, #4]
 8109ce8:	6123      	str	r3, [r4, #16]
 8109cea:	2300      	movs	r3, #0
 8109cec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8109cf0:	e7aa      	b.n	8109c48 <_printf_i+0x148>
 8109cf2:	6923      	ldr	r3, [r4, #16]
 8109cf4:	4632      	mov	r2, r6
 8109cf6:	4649      	mov	r1, r9
 8109cf8:	4640      	mov	r0, r8
 8109cfa:	47d0      	blx	sl
 8109cfc:	3001      	adds	r0, #1
 8109cfe:	d0ad      	beq.n	8109c5c <_printf_i+0x15c>
 8109d00:	6823      	ldr	r3, [r4, #0]
 8109d02:	079b      	lsls	r3, r3, #30
 8109d04:	d413      	bmi.n	8109d2e <_printf_i+0x22e>
 8109d06:	68e0      	ldr	r0, [r4, #12]
 8109d08:	9b03      	ldr	r3, [sp, #12]
 8109d0a:	4298      	cmp	r0, r3
 8109d0c:	bfb8      	it	lt
 8109d0e:	4618      	movlt	r0, r3
 8109d10:	e7a6      	b.n	8109c60 <_printf_i+0x160>
 8109d12:	2301      	movs	r3, #1
 8109d14:	4632      	mov	r2, r6
 8109d16:	4649      	mov	r1, r9
 8109d18:	4640      	mov	r0, r8
 8109d1a:	47d0      	blx	sl
 8109d1c:	3001      	adds	r0, #1
 8109d1e:	d09d      	beq.n	8109c5c <_printf_i+0x15c>
 8109d20:	3501      	adds	r5, #1
 8109d22:	68e3      	ldr	r3, [r4, #12]
 8109d24:	9903      	ldr	r1, [sp, #12]
 8109d26:	1a5b      	subs	r3, r3, r1
 8109d28:	42ab      	cmp	r3, r5
 8109d2a:	dcf2      	bgt.n	8109d12 <_printf_i+0x212>
 8109d2c:	e7eb      	b.n	8109d06 <_printf_i+0x206>
 8109d2e:	2500      	movs	r5, #0
 8109d30:	f104 0619 	add.w	r6, r4, #25
 8109d34:	e7f5      	b.n	8109d22 <_printf_i+0x222>
 8109d36:	bf00      	nop
 8109d38:	0810e45a 	.word	0x0810e45a
 8109d3c:	0810e46b 	.word	0x0810e46b

08109d40 <_scanf_float>:
 8109d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109d44:	b087      	sub	sp, #28
 8109d46:	4617      	mov	r7, r2
 8109d48:	9303      	str	r3, [sp, #12]
 8109d4a:	688b      	ldr	r3, [r1, #8]
 8109d4c:	1e5a      	subs	r2, r3, #1
 8109d4e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8109d52:	bf81      	itttt	hi
 8109d54:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8109d58:	eb03 0b05 	addhi.w	fp, r3, r5
 8109d5c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8109d60:	608b      	strhi	r3, [r1, #8]
 8109d62:	680b      	ldr	r3, [r1, #0]
 8109d64:	460a      	mov	r2, r1
 8109d66:	f04f 0500 	mov.w	r5, #0
 8109d6a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8109d6e:	f842 3b1c 	str.w	r3, [r2], #28
 8109d72:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8109d76:	4680      	mov	r8, r0
 8109d78:	460c      	mov	r4, r1
 8109d7a:	bf98      	it	ls
 8109d7c:	f04f 0b00 	movls.w	fp, #0
 8109d80:	9201      	str	r2, [sp, #4]
 8109d82:	4616      	mov	r6, r2
 8109d84:	46aa      	mov	sl, r5
 8109d86:	46a9      	mov	r9, r5
 8109d88:	9502      	str	r5, [sp, #8]
 8109d8a:	68a2      	ldr	r2, [r4, #8]
 8109d8c:	b152      	cbz	r2, 8109da4 <_scanf_float+0x64>
 8109d8e:	683b      	ldr	r3, [r7, #0]
 8109d90:	781b      	ldrb	r3, [r3, #0]
 8109d92:	2b4e      	cmp	r3, #78	@ 0x4e
 8109d94:	d864      	bhi.n	8109e60 <_scanf_float+0x120>
 8109d96:	2b40      	cmp	r3, #64	@ 0x40
 8109d98:	d83c      	bhi.n	8109e14 <_scanf_float+0xd4>
 8109d9a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8109d9e:	b2c8      	uxtb	r0, r1
 8109da0:	280e      	cmp	r0, #14
 8109da2:	d93a      	bls.n	8109e1a <_scanf_float+0xda>
 8109da4:	f1b9 0f00 	cmp.w	r9, #0
 8109da8:	d003      	beq.n	8109db2 <_scanf_float+0x72>
 8109daa:	6823      	ldr	r3, [r4, #0]
 8109dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8109db0:	6023      	str	r3, [r4, #0]
 8109db2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8109db6:	f1ba 0f01 	cmp.w	sl, #1
 8109dba:	f200 8117 	bhi.w	8109fec <_scanf_float+0x2ac>
 8109dbe:	9b01      	ldr	r3, [sp, #4]
 8109dc0:	429e      	cmp	r6, r3
 8109dc2:	f200 8108 	bhi.w	8109fd6 <_scanf_float+0x296>
 8109dc6:	2001      	movs	r0, #1
 8109dc8:	b007      	add	sp, #28
 8109dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109dce:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8109dd2:	2a0d      	cmp	r2, #13
 8109dd4:	d8e6      	bhi.n	8109da4 <_scanf_float+0x64>
 8109dd6:	a101      	add	r1, pc, #4	@ (adr r1, 8109ddc <_scanf_float+0x9c>)
 8109dd8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8109ddc:	08109f23 	.word	0x08109f23
 8109de0:	08109da5 	.word	0x08109da5
 8109de4:	08109da5 	.word	0x08109da5
 8109de8:	08109da5 	.word	0x08109da5
 8109dec:	08109f83 	.word	0x08109f83
 8109df0:	08109f5b 	.word	0x08109f5b
 8109df4:	08109da5 	.word	0x08109da5
 8109df8:	08109da5 	.word	0x08109da5
 8109dfc:	08109f31 	.word	0x08109f31
 8109e00:	08109da5 	.word	0x08109da5
 8109e04:	08109da5 	.word	0x08109da5
 8109e08:	08109da5 	.word	0x08109da5
 8109e0c:	08109da5 	.word	0x08109da5
 8109e10:	08109ee9 	.word	0x08109ee9
 8109e14:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8109e18:	e7db      	b.n	8109dd2 <_scanf_float+0x92>
 8109e1a:	290e      	cmp	r1, #14
 8109e1c:	d8c2      	bhi.n	8109da4 <_scanf_float+0x64>
 8109e1e:	a001      	add	r0, pc, #4	@ (adr r0, 8109e24 <_scanf_float+0xe4>)
 8109e20:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8109e24:	08109ed9 	.word	0x08109ed9
 8109e28:	08109da5 	.word	0x08109da5
 8109e2c:	08109ed9 	.word	0x08109ed9
 8109e30:	08109f6f 	.word	0x08109f6f
 8109e34:	08109da5 	.word	0x08109da5
 8109e38:	08109e81 	.word	0x08109e81
 8109e3c:	08109ebf 	.word	0x08109ebf
 8109e40:	08109ebf 	.word	0x08109ebf
 8109e44:	08109ebf 	.word	0x08109ebf
 8109e48:	08109ebf 	.word	0x08109ebf
 8109e4c:	08109ebf 	.word	0x08109ebf
 8109e50:	08109ebf 	.word	0x08109ebf
 8109e54:	08109ebf 	.word	0x08109ebf
 8109e58:	08109ebf 	.word	0x08109ebf
 8109e5c:	08109ebf 	.word	0x08109ebf
 8109e60:	2b6e      	cmp	r3, #110	@ 0x6e
 8109e62:	d809      	bhi.n	8109e78 <_scanf_float+0x138>
 8109e64:	2b60      	cmp	r3, #96	@ 0x60
 8109e66:	d8b2      	bhi.n	8109dce <_scanf_float+0x8e>
 8109e68:	2b54      	cmp	r3, #84	@ 0x54
 8109e6a:	d07b      	beq.n	8109f64 <_scanf_float+0x224>
 8109e6c:	2b59      	cmp	r3, #89	@ 0x59
 8109e6e:	d199      	bne.n	8109da4 <_scanf_float+0x64>
 8109e70:	2d07      	cmp	r5, #7
 8109e72:	d197      	bne.n	8109da4 <_scanf_float+0x64>
 8109e74:	2508      	movs	r5, #8
 8109e76:	e02c      	b.n	8109ed2 <_scanf_float+0x192>
 8109e78:	2b74      	cmp	r3, #116	@ 0x74
 8109e7a:	d073      	beq.n	8109f64 <_scanf_float+0x224>
 8109e7c:	2b79      	cmp	r3, #121	@ 0x79
 8109e7e:	e7f6      	b.n	8109e6e <_scanf_float+0x12e>
 8109e80:	6821      	ldr	r1, [r4, #0]
 8109e82:	05c8      	lsls	r0, r1, #23
 8109e84:	d51b      	bpl.n	8109ebe <_scanf_float+0x17e>
 8109e86:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8109e8a:	6021      	str	r1, [r4, #0]
 8109e8c:	f109 0901 	add.w	r9, r9, #1
 8109e90:	f1bb 0f00 	cmp.w	fp, #0
 8109e94:	d003      	beq.n	8109e9e <_scanf_float+0x15e>
 8109e96:	3201      	adds	r2, #1
 8109e98:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8109e9c:	60a2      	str	r2, [r4, #8]
 8109e9e:	68a3      	ldr	r3, [r4, #8]
 8109ea0:	3b01      	subs	r3, #1
 8109ea2:	60a3      	str	r3, [r4, #8]
 8109ea4:	6923      	ldr	r3, [r4, #16]
 8109ea6:	3301      	adds	r3, #1
 8109ea8:	6123      	str	r3, [r4, #16]
 8109eaa:	687b      	ldr	r3, [r7, #4]
 8109eac:	3b01      	subs	r3, #1
 8109eae:	2b00      	cmp	r3, #0
 8109eb0:	607b      	str	r3, [r7, #4]
 8109eb2:	f340 8087 	ble.w	8109fc4 <_scanf_float+0x284>
 8109eb6:	683b      	ldr	r3, [r7, #0]
 8109eb8:	3301      	adds	r3, #1
 8109eba:	603b      	str	r3, [r7, #0]
 8109ebc:	e765      	b.n	8109d8a <_scanf_float+0x4a>
 8109ebe:	eb1a 0105 	adds.w	r1, sl, r5
 8109ec2:	f47f af6f 	bne.w	8109da4 <_scanf_float+0x64>
 8109ec6:	6822      	ldr	r2, [r4, #0]
 8109ec8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8109ecc:	6022      	str	r2, [r4, #0]
 8109ece:	460d      	mov	r5, r1
 8109ed0:	468a      	mov	sl, r1
 8109ed2:	f806 3b01 	strb.w	r3, [r6], #1
 8109ed6:	e7e2      	b.n	8109e9e <_scanf_float+0x15e>
 8109ed8:	6822      	ldr	r2, [r4, #0]
 8109eda:	0610      	lsls	r0, r2, #24
 8109edc:	f57f af62 	bpl.w	8109da4 <_scanf_float+0x64>
 8109ee0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8109ee4:	6022      	str	r2, [r4, #0]
 8109ee6:	e7f4      	b.n	8109ed2 <_scanf_float+0x192>
 8109ee8:	f1ba 0f00 	cmp.w	sl, #0
 8109eec:	d10e      	bne.n	8109f0c <_scanf_float+0x1cc>
 8109eee:	f1b9 0f00 	cmp.w	r9, #0
 8109ef2:	d10e      	bne.n	8109f12 <_scanf_float+0x1d2>
 8109ef4:	6822      	ldr	r2, [r4, #0]
 8109ef6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8109efa:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8109efe:	d108      	bne.n	8109f12 <_scanf_float+0x1d2>
 8109f00:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8109f04:	6022      	str	r2, [r4, #0]
 8109f06:	f04f 0a01 	mov.w	sl, #1
 8109f0a:	e7e2      	b.n	8109ed2 <_scanf_float+0x192>
 8109f0c:	f1ba 0f02 	cmp.w	sl, #2
 8109f10:	d055      	beq.n	8109fbe <_scanf_float+0x27e>
 8109f12:	2d01      	cmp	r5, #1
 8109f14:	d002      	beq.n	8109f1c <_scanf_float+0x1dc>
 8109f16:	2d04      	cmp	r5, #4
 8109f18:	f47f af44 	bne.w	8109da4 <_scanf_float+0x64>
 8109f1c:	3501      	adds	r5, #1
 8109f1e:	b2ed      	uxtb	r5, r5
 8109f20:	e7d7      	b.n	8109ed2 <_scanf_float+0x192>
 8109f22:	f1ba 0f01 	cmp.w	sl, #1
 8109f26:	f47f af3d 	bne.w	8109da4 <_scanf_float+0x64>
 8109f2a:	f04f 0a02 	mov.w	sl, #2
 8109f2e:	e7d0      	b.n	8109ed2 <_scanf_float+0x192>
 8109f30:	b97d      	cbnz	r5, 8109f52 <_scanf_float+0x212>
 8109f32:	f1b9 0f00 	cmp.w	r9, #0
 8109f36:	f47f af38 	bne.w	8109daa <_scanf_float+0x6a>
 8109f3a:	6822      	ldr	r2, [r4, #0]
 8109f3c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8109f40:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8109f44:	f040 8108 	bne.w	810a158 <_scanf_float+0x418>
 8109f48:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8109f4c:	6022      	str	r2, [r4, #0]
 8109f4e:	2501      	movs	r5, #1
 8109f50:	e7bf      	b.n	8109ed2 <_scanf_float+0x192>
 8109f52:	2d03      	cmp	r5, #3
 8109f54:	d0e2      	beq.n	8109f1c <_scanf_float+0x1dc>
 8109f56:	2d05      	cmp	r5, #5
 8109f58:	e7de      	b.n	8109f18 <_scanf_float+0x1d8>
 8109f5a:	2d02      	cmp	r5, #2
 8109f5c:	f47f af22 	bne.w	8109da4 <_scanf_float+0x64>
 8109f60:	2503      	movs	r5, #3
 8109f62:	e7b6      	b.n	8109ed2 <_scanf_float+0x192>
 8109f64:	2d06      	cmp	r5, #6
 8109f66:	f47f af1d 	bne.w	8109da4 <_scanf_float+0x64>
 8109f6a:	2507      	movs	r5, #7
 8109f6c:	e7b1      	b.n	8109ed2 <_scanf_float+0x192>
 8109f6e:	6822      	ldr	r2, [r4, #0]
 8109f70:	0591      	lsls	r1, r2, #22
 8109f72:	f57f af17 	bpl.w	8109da4 <_scanf_float+0x64>
 8109f76:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8109f7a:	6022      	str	r2, [r4, #0]
 8109f7c:	f8cd 9008 	str.w	r9, [sp, #8]
 8109f80:	e7a7      	b.n	8109ed2 <_scanf_float+0x192>
 8109f82:	6822      	ldr	r2, [r4, #0]
 8109f84:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8109f88:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8109f8c:	d006      	beq.n	8109f9c <_scanf_float+0x25c>
 8109f8e:	0550      	lsls	r0, r2, #21
 8109f90:	f57f af08 	bpl.w	8109da4 <_scanf_float+0x64>
 8109f94:	f1b9 0f00 	cmp.w	r9, #0
 8109f98:	f000 80de 	beq.w	810a158 <_scanf_float+0x418>
 8109f9c:	0591      	lsls	r1, r2, #22
 8109f9e:	bf58      	it	pl
 8109fa0:	9902      	ldrpl	r1, [sp, #8]
 8109fa2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8109fa6:	bf58      	it	pl
 8109fa8:	eba9 0101 	subpl.w	r1, r9, r1
 8109fac:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8109fb0:	bf58      	it	pl
 8109fb2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8109fb6:	6022      	str	r2, [r4, #0]
 8109fb8:	f04f 0900 	mov.w	r9, #0
 8109fbc:	e789      	b.n	8109ed2 <_scanf_float+0x192>
 8109fbe:	f04f 0a03 	mov.w	sl, #3
 8109fc2:	e786      	b.n	8109ed2 <_scanf_float+0x192>
 8109fc4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8109fc8:	4639      	mov	r1, r7
 8109fca:	4640      	mov	r0, r8
 8109fcc:	4798      	blx	r3
 8109fce:	2800      	cmp	r0, #0
 8109fd0:	f43f aedb 	beq.w	8109d8a <_scanf_float+0x4a>
 8109fd4:	e6e6      	b.n	8109da4 <_scanf_float+0x64>
 8109fd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8109fda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109fde:	463a      	mov	r2, r7
 8109fe0:	4640      	mov	r0, r8
 8109fe2:	4798      	blx	r3
 8109fe4:	6923      	ldr	r3, [r4, #16]
 8109fe6:	3b01      	subs	r3, #1
 8109fe8:	6123      	str	r3, [r4, #16]
 8109fea:	e6e8      	b.n	8109dbe <_scanf_float+0x7e>
 8109fec:	1e6b      	subs	r3, r5, #1
 8109fee:	2b06      	cmp	r3, #6
 8109ff0:	d824      	bhi.n	810a03c <_scanf_float+0x2fc>
 8109ff2:	2d02      	cmp	r5, #2
 8109ff4:	d836      	bhi.n	810a064 <_scanf_float+0x324>
 8109ff6:	9b01      	ldr	r3, [sp, #4]
 8109ff8:	429e      	cmp	r6, r3
 8109ffa:	f67f aee4 	bls.w	8109dc6 <_scanf_float+0x86>
 8109ffe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810a002:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810a006:	463a      	mov	r2, r7
 810a008:	4640      	mov	r0, r8
 810a00a:	4798      	blx	r3
 810a00c:	6923      	ldr	r3, [r4, #16]
 810a00e:	3b01      	subs	r3, #1
 810a010:	6123      	str	r3, [r4, #16]
 810a012:	e7f0      	b.n	8109ff6 <_scanf_float+0x2b6>
 810a014:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810a018:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 810a01c:	463a      	mov	r2, r7
 810a01e:	4640      	mov	r0, r8
 810a020:	4798      	blx	r3
 810a022:	6923      	ldr	r3, [r4, #16]
 810a024:	3b01      	subs	r3, #1
 810a026:	6123      	str	r3, [r4, #16]
 810a028:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 810a02c:	fa5f fa8a 	uxtb.w	sl, sl
 810a030:	f1ba 0f02 	cmp.w	sl, #2
 810a034:	d1ee      	bne.n	810a014 <_scanf_float+0x2d4>
 810a036:	3d03      	subs	r5, #3
 810a038:	b2ed      	uxtb	r5, r5
 810a03a:	1b76      	subs	r6, r6, r5
 810a03c:	6823      	ldr	r3, [r4, #0]
 810a03e:	05da      	lsls	r2, r3, #23
 810a040:	d530      	bpl.n	810a0a4 <_scanf_float+0x364>
 810a042:	055b      	lsls	r3, r3, #21
 810a044:	d511      	bpl.n	810a06a <_scanf_float+0x32a>
 810a046:	9b01      	ldr	r3, [sp, #4]
 810a048:	429e      	cmp	r6, r3
 810a04a:	f67f aebc 	bls.w	8109dc6 <_scanf_float+0x86>
 810a04e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810a052:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810a056:	463a      	mov	r2, r7
 810a058:	4640      	mov	r0, r8
 810a05a:	4798      	blx	r3
 810a05c:	6923      	ldr	r3, [r4, #16]
 810a05e:	3b01      	subs	r3, #1
 810a060:	6123      	str	r3, [r4, #16]
 810a062:	e7f0      	b.n	810a046 <_scanf_float+0x306>
 810a064:	46aa      	mov	sl, r5
 810a066:	46b3      	mov	fp, r6
 810a068:	e7de      	b.n	810a028 <_scanf_float+0x2e8>
 810a06a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810a06e:	6923      	ldr	r3, [r4, #16]
 810a070:	2965      	cmp	r1, #101	@ 0x65
 810a072:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 810a076:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 810a07a:	6123      	str	r3, [r4, #16]
 810a07c:	d00c      	beq.n	810a098 <_scanf_float+0x358>
 810a07e:	2945      	cmp	r1, #69	@ 0x45
 810a080:	d00a      	beq.n	810a098 <_scanf_float+0x358>
 810a082:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810a086:	463a      	mov	r2, r7
 810a088:	4640      	mov	r0, r8
 810a08a:	4798      	blx	r3
 810a08c:	6923      	ldr	r3, [r4, #16]
 810a08e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810a092:	3b01      	subs	r3, #1
 810a094:	1eb5      	subs	r5, r6, #2
 810a096:	6123      	str	r3, [r4, #16]
 810a098:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810a09c:	463a      	mov	r2, r7
 810a09e:	4640      	mov	r0, r8
 810a0a0:	4798      	blx	r3
 810a0a2:	462e      	mov	r6, r5
 810a0a4:	6822      	ldr	r2, [r4, #0]
 810a0a6:	f012 0210 	ands.w	r2, r2, #16
 810a0aa:	d001      	beq.n	810a0b0 <_scanf_float+0x370>
 810a0ac:	2000      	movs	r0, #0
 810a0ae:	e68b      	b.n	8109dc8 <_scanf_float+0x88>
 810a0b0:	7032      	strb	r2, [r6, #0]
 810a0b2:	6823      	ldr	r3, [r4, #0]
 810a0b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 810a0b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810a0bc:	d11c      	bne.n	810a0f8 <_scanf_float+0x3b8>
 810a0be:	9b02      	ldr	r3, [sp, #8]
 810a0c0:	454b      	cmp	r3, r9
 810a0c2:	eba3 0209 	sub.w	r2, r3, r9
 810a0c6:	d123      	bne.n	810a110 <_scanf_float+0x3d0>
 810a0c8:	9901      	ldr	r1, [sp, #4]
 810a0ca:	2200      	movs	r2, #0
 810a0cc:	4640      	mov	r0, r8
 810a0ce:	f002 fd0b 	bl	810cae8 <_strtod_r>
 810a0d2:	9b03      	ldr	r3, [sp, #12]
 810a0d4:	6821      	ldr	r1, [r4, #0]
 810a0d6:	681b      	ldr	r3, [r3, #0]
 810a0d8:	f011 0f02 	tst.w	r1, #2
 810a0dc:	ec57 6b10 	vmov	r6, r7, d0
 810a0e0:	f103 0204 	add.w	r2, r3, #4
 810a0e4:	d01f      	beq.n	810a126 <_scanf_float+0x3e6>
 810a0e6:	9903      	ldr	r1, [sp, #12]
 810a0e8:	600a      	str	r2, [r1, #0]
 810a0ea:	681b      	ldr	r3, [r3, #0]
 810a0ec:	e9c3 6700 	strd	r6, r7, [r3]
 810a0f0:	68e3      	ldr	r3, [r4, #12]
 810a0f2:	3301      	adds	r3, #1
 810a0f4:	60e3      	str	r3, [r4, #12]
 810a0f6:	e7d9      	b.n	810a0ac <_scanf_float+0x36c>
 810a0f8:	9b04      	ldr	r3, [sp, #16]
 810a0fa:	2b00      	cmp	r3, #0
 810a0fc:	d0e4      	beq.n	810a0c8 <_scanf_float+0x388>
 810a0fe:	9905      	ldr	r1, [sp, #20]
 810a100:	230a      	movs	r3, #10
 810a102:	3101      	adds	r1, #1
 810a104:	4640      	mov	r0, r8
 810a106:	f002 fd6f 	bl	810cbe8 <_strtol_r>
 810a10a:	9b04      	ldr	r3, [sp, #16]
 810a10c:	9e05      	ldr	r6, [sp, #20]
 810a10e:	1ac2      	subs	r2, r0, r3
 810a110:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 810a114:	429e      	cmp	r6, r3
 810a116:	bf28      	it	cs
 810a118:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 810a11c:	4910      	ldr	r1, [pc, #64]	@ (810a160 <_scanf_float+0x420>)
 810a11e:	4630      	mov	r0, r6
 810a120:	f000 f954 	bl	810a3cc <siprintf>
 810a124:	e7d0      	b.n	810a0c8 <_scanf_float+0x388>
 810a126:	f011 0f04 	tst.w	r1, #4
 810a12a:	9903      	ldr	r1, [sp, #12]
 810a12c:	600a      	str	r2, [r1, #0]
 810a12e:	d1dc      	bne.n	810a0ea <_scanf_float+0x3aa>
 810a130:	681d      	ldr	r5, [r3, #0]
 810a132:	4632      	mov	r2, r6
 810a134:	463b      	mov	r3, r7
 810a136:	4630      	mov	r0, r6
 810a138:	4639      	mov	r1, r7
 810a13a:	f7f6 fd7f 	bl	8100c3c <__aeabi_dcmpun>
 810a13e:	b128      	cbz	r0, 810a14c <_scanf_float+0x40c>
 810a140:	4808      	ldr	r0, [pc, #32]	@ (810a164 <_scanf_float+0x424>)
 810a142:	f000 fac9 	bl	810a6d8 <nanf>
 810a146:	ed85 0a00 	vstr	s0, [r5]
 810a14a:	e7d1      	b.n	810a0f0 <_scanf_float+0x3b0>
 810a14c:	4630      	mov	r0, r6
 810a14e:	4639      	mov	r1, r7
 810a150:	f7f6 fdd2 	bl	8100cf8 <__aeabi_d2f>
 810a154:	6028      	str	r0, [r5, #0]
 810a156:	e7cb      	b.n	810a0f0 <_scanf_float+0x3b0>
 810a158:	f04f 0900 	mov.w	r9, #0
 810a15c:	e629      	b.n	8109db2 <_scanf_float+0x72>
 810a15e:	bf00      	nop
 810a160:	0810e47c 	.word	0x0810e47c
 810a164:	0810e815 	.word	0x0810e815

0810a168 <std>:
 810a168:	2300      	movs	r3, #0
 810a16a:	b510      	push	{r4, lr}
 810a16c:	4604      	mov	r4, r0
 810a16e:	e9c0 3300 	strd	r3, r3, [r0]
 810a172:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810a176:	6083      	str	r3, [r0, #8]
 810a178:	8181      	strh	r1, [r0, #12]
 810a17a:	6643      	str	r3, [r0, #100]	@ 0x64
 810a17c:	81c2      	strh	r2, [r0, #14]
 810a17e:	6183      	str	r3, [r0, #24]
 810a180:	4619      	mov	r1, r3
 810a182:	2208      	movs	r2, #8
 810a184:	305c      	adds	r0, #92	@ 0x5c
 810a186:	f000 fa19 	bl	810a5bc <memset>
 810a18a:	4b0d      	ldr	r3, [pc, #52]	@ (810a1c0 <std+0x58>)
 810a18c:	6263      	str	r3, [r4, #36]	@ 0x24
 810a18e:	4b0d      	ldr	r3, [pc, #52]	@ (810a1c4 <std+0x5c>)
 810a190:	62a3      	str	r3, [r4, #40]	@ 0x28
 810a192:	4b0d      	ldr	r3, [pc, #52]	@ (810a1c8 <std+0x60>)
 810a194:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810a196:	4b0d      	ldr	r3, [pc, #52]	@ (810a1cc <std+0x64>)
 810a198:	6323      	str	r3, [r4, #48]	@ 0x30
 810a19a:	4b0d      	ldr	r3, [pc, #52]	@ (810a1d0 <std+0x68>)
 810a19c:	6224      	str	r4, [r4, #32]
 810a19e:	429c      	cmp	r4, r3
 810a1a0:	d006      	beq.n	810a1b0 <std+0x48>
 810a1a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 810a1a6:	4294      	cmp	r4, r2
 810a1a8:	d002      	beq.n	810a1b0 <std+0x48>
 810a1aa:	33d0      	adds	r3, #208	@ 0xd0
 810a1ac:	429c      	cmp	r4, r3
 810a1ae:	d105      	bne.n	810a1bc <std+0x54>
 810a1b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 810a1b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a1b8:	f000 ba7c 	b.w	810a6b4 <__retarget_lock_init_recursive>
 810a1bc:	bd10      	pop	{r4, pc}
 810a1be:	bf00      	nop
 810a1c0:	0810a40d 	.word	0x0810a40d
 810a1c4:	0810a42f 	.word	0x0810a42f
 810a1c8:	0810a467 	.word	0x0810a467
 810a1cc:	0810a48b 	.word	0x0810a48b
 810a1d0:	10000470 	.word	0x10000470

0810a1d4 <stdio_exit_handler>:
 810a1d4:	4a02      	ldr	r2, [pc, #8]	@ (810a1e0 <stdio_exit_handler+0xc>)
 810a1d6:	4903      	ldr	r1, [pc, #12]	@ (810a1e4 <stdio_exit_handler+0x10>)
 810a1d8:	4803      	ldr	r0, [pc, #12]	@ (810a1e8 <stdio_exit_handler+0x14>)
 810a1da:	f000 b869 	b.w	810a2b0 <_fwalk_sglue>
 810a1de:	bf00      	nop
 810a1e0:	1000001c 	.word	0x1000001c
 810a1e4:	0810d229 	.word	0x0810d229
 810a1e8:	1000002c 	.word	0x1000002c

0810a1ec <cleanup_stdio>:
 810a1ec:	6841      	ldr	r1, [r0, #4]
 810a1ee:	4b0c      	ldr	r3, [pc, #48]	@ (810a220 <cleanup_stdio+0x34>)
 810a1f0:	4299      	cmp	r1, r3
 810a1f2:	b510      	push	{r4, lr}
 810a1f4:	4604      	mov	r4, r0
 810a1f6:	d001      	beq.n	810a1fc <cleanup_stdio+0x10>
 810a1f8:	f003 f816 	bl	810d228 <_fflush_r>
 810a1fc:	68a1      	ldr	r1, [r4, #8]
 810a1fe:	4b09      	ldr	r3, [pc, #36]	@ (810a224 <cleanup_stdio+0x38>)
 810a200:	4299      	cmp	r1, r3
 810a202:	d002      	beq.n	810a20a <cleanup_stdio+0x1e>
 810a204:	4620      	mov	r0, r4
 810a206:	f003 f80f 	bl	810d228 <_fflush_r>
 810a20a:	68e1      	ldr	r1, [r4, #12]
 810a20c:	4b06      	ldr	r3, [pc, #24]	@ (810a228 <cleanup_stdio+0x3c>)
 810a20e:	4299      	cmp	r1, r3
 810a210:	d004      	beq.n	810a21c <cleanup_stdio+0x30>
 810a212:	4620      	mov	r0, r4
 810a214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a218:	f003 b806 	b.w	810d228 <_fflush_r>
 810a21c:	bd10      	pop	{r4, pc}
 810a21e:	bf00      	nop
 810a220:	10000470 	.word	0x10000470
 810a224:	100004d8 	.word	0x100004d8
 810a228:	10000540 	.word	0x10000540

0810a22c <global_stdio_init.part.0>:
 810a22c:	b510      	push	{r4, lr}
 810a22e:	4b0b      	ldr	r3, [pc, #44]	@ (810a25c <global_stdio_init.part.0+0x30>)
 810a230:	4c0b      	ldr	r4, [pc, #44]	@ (810a260 <global_stdio_init.part.0+0x34>)
 810a232:	4a0c      	ldr	r2, [pc, #48]	@ (810a264 <global_stdio_init.part.0+0x38>)
 810a234:	601a      	str	r2, [r3, #0]
 810a236:	4620      	mov	r0, r4
 810a238:	2200      	movs	r2, #0
 810a23a:	2104      	movs	r1, #4
 810a23c:	f7ff ff94 	bl	810a168 <std>
 810a240:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810a244:	2201      	movs	r2, #1
 810a246:	2109      	movs	r1, #9
 810a248:	f7ff ff8e 	bl	810a168 <std>
 810a24c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 810a250:	2202      	movs	r2, #2
 810a252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a256:	2112      	movs	r1, #18
 810a258:	f7ff bf86 	b.w	810a168 <std>
 810a25c:	100005a8 	.word	0x100005a8
 810a260:	10000470 	.word	0x10000470
 810a264:	0810a1d5 	.word	0x0810a1d5

0810a268 <__sfp_lock_acquire>:
 810a268:	4801      	ldr	r0, [pc, #4]	@ (810a270 <__sfp_lock_acquire+0x8>)
 810a26a:	f000 ba24 	b.w	810a6b6 <__retarget_lock_acquire_recursive>
 810a26e:	bf00      	nop
 810a270:	100005b1 	.word	0x100005b1

0810a274 <__sfp_lock_release>:
 810a274:	4801      	ldr	r0, [pc, #4]	@ (810a27c <__sfp_lock_release+0x8>)
 810a276:	f000 ba1f 	b.w	810a6b8 <__retarget_lock_release_recursive>
 810a27a:	bf00      	nop
 810a27c:	100005b1 	.word	0x100005b1

0810a280 <__sinit>:
 810a280:	b510      	push	{r4, lr}
 810a282:	4604      	mov	r4, r0
 810a284:	f7ff fff0 	bl	810a268 <__sfp_lock_acquire>
 810a288:	6a23      	ldr	r3, [r4, #32]
 810a28a:	b11b      	cbz	r3, 810a294 <__sinit+0x14>
 810a28c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810a290:	f7ff bff0 	b.w	810a274 <__sfp_lock_release>
 810a294:	4b04      	ldr	r3, [pc, #16]	@ (810a2a8 <__sinit+0x28>)
 810a296:	6223      	str	r3, [r4, #32]
 810a298:	4b04      	ldr	r3, [pc, #16]	@ (810a2ac <__sinit+0x2c>)
 810a29a:	681b      	ldr	r3, [r3, #0]
 810a29c:	2b00      	cmp	r3, #0
 810a29e:	d1f5      	bne.n	810a28c <__sinit+0xc>
 810a2a0:	f7ff ffc4 	bl	810a22c <global_stdio_init.part.0>
 810a2a4:	e7f2      	b.n	810a28c <__sinit+0xc>
 810a2a6:	bf00      	nop
 810a2a8:	0810a1ed 	.word	0x0810a1ed
 810a2ac:	100005a8 	.word	0x100005a8

0810a2b0 <_fwalk_sglue>:
 810a2b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a2b4:	4607      	mov	r7, r0
 810a2b6:	4688      	mov	r8, r1
 810a2b8:	4614      	mov	r4, r2
 810a2ba:	2600      	movs	r6, #0
 810a2bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810a2c0:	f1b9 0901 	subs.w	r9, r9, #1
 810a2c4:	d505      	bpl.n	810a2d2 <_fwalk_sglue+0x22>
 810a2c6:	6824      	ldr	r4, [r4, #0]
 810a2c8:	2c00      	cmp	r4, #0
 810a2ca:	d1f7      	bne.n	810a2bc <_fwalk_sglue+0xc>
 810a2cc:	4630      	mov	r0, r6
 810a2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a2d2:	89ab      	ldrh	r3, [r5, #12]
 810a2d4:	2b01      	cmp	r3, #1
 810a2d6:	d907      	bls.n	810a2e8 <_fwalk_sglue+0x38>
 810a2d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810a2dc:	3301      	adds	r3, #1
 810a2de:	d003      	beq.n	810a2e8 <_fwalk_sglue+0x38>
 810a2e0:	4629      	mov	r1, r5
 810a2e2:	4638      	mov	r0, r7
 810a2e4:	47c0      	blx	r8
 810a2e6:	4306      	orrs	r6, r0
 810a2e8:	3568      	adds	r5, #104	@ 0x68
 810a2ea:	e7e9      	b.n	810a2c0 <_fwalk_sglue+0x10>

0810a2ec <iprintf>:
 810a2ec:	b40f      	push	{r0, r1, r2, r3}
 810a2ee:	b507      	push	{r0, r1, r2, lr}
 810a2f0:	4906      	ldr	r1, [pc, #24]	@ (810a30c <iprintf+0x20>)
 810a2f2:	ab04      	add	r3, sp, #16
 810a2f4:	6808      	ldr	r0, [r1, #0]
 810a2f6:	f853 2b04 	ldr.w	r2, [r3], #4
 810a2fa:	6881      	ldr	r1, [r0, #8]
 810a2fc:	9301      	str	r3, [sp, #4]
 810a2fe:	f002 fdf7 	bl	810cef0 <_vfiprintf_r>
 810a302:	b003      	add	sp, #12
 810a304:	f85d eb04 	ldr.w	lr, [sp], #4
 810a308:	b004      	add	sp, #16
 810a30a:	4770      	bx	lr
 810a30c:	10000028 	.word	0x10000028

0810a310 <_puts_r>:
 810a310:	6a03      	ldr	r3, [r0, #32]
 810a312:	b570      	push	{r4, r5, r6, lr}
 810a314:	6884      	ldr	r4, [r0, #8]
 810a316:	4605      	mov	r5, r0
 810a318:	460e      	mov	r6, r1
 810a31a:	b90b      	cbnz	r3, 810a320 <_puts_r+0x10>
 810a31c:	f7ff ffb0 	bl	810a280 <__sinit>
 810a320:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810a322:	07db      	lsls	r3, r3, #31
 810a324:	d405      	bmi.n	810a332 <_puts_r+0x22>
 810a326:	89a3      	ldrh	r3, [r4, #12]
 810a328:	0598      	lsls	r0, r3, #22
 810a32a:	d402      	bmi.n	810a332 <_puts_r+0x22>
 810a32c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810a32e:	f000 f9c2 	bl	810a6b6 <__retarget_lock_acquire_recursive>
 810a332:	89a3      	ldrh	r3, [r4, #12]
 810a334:	0719      	lsls	r1, r3, #28
 810a336:	d502      	bpl.n	810a33e <_puts_r+0x2e>
 810a338:	6923      	ldr	r3, [r4, #16]
 810a33a:	2b00      	cmp	r3, #0
 810a33c:	d135      	bne.n	810a3aa <_puts_r+0x9a>
 810a33e:	4621      	mov	r1, r4
 810a340:	4628      	mov	r0, r5
 810a342:	f000 f8e5 	bl	810a510 <__swsetup_r>
 810a346:	b380      	cbz	r0, 810a3aa <_puts_r+0x9a>
 810a348:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 810a34c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810a34e:	07da      	lsls	r2, r3, #31
 810a350:	d405      	bmi.n	810a35e <_puts_r+0x4e>
 810a352:	89a3      	ldrh	r3, [r4, #12]
 810a354:	059b      	lsls	r3, r3, #22
 810a356:	d402      	bmi.n	810a35e <_puts_r+0x4e>
 810a358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810a35a:	f000 f9ad 	bl	810a6b8 <__retarget_lock_release_recursive>
 810a35e:	4628      	mov	r0, r5
 810a360:	bd70      	pop	{r4, r5, r6, pc}
 810a362:	2b00      	cmp	r3, #0
 810a364:	da04      	bge.n	810a370 <_puts_r+0x60>
 810a366:	69a2      	ldr	r2, [r4, #24]
 810a368:	429a      	cmp	r2, r3
 810a36a:	dc17      	bgt.n	810a39c <_puts_r+0x8c>
 810a36c:	290a      	cmp	r1, #10
 810a36e:	d015      	beq.n	810a39c <_puts_r+0x8c>
 810a370:	6823      	ldr	r3, [r4, #0]
 810a372:	1c5a      	adds	r2, r3, #1
 810a374:	6022      	str	r2, [r4, #0]
 810a376:	7019      	strb	r1, [r3, #0]
 810a378:	68a3      	ldr	r3, [r4, #8]
 810a37a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 810a37e:	3b01      	subs	r3, #1
 810a380:	60a3      	str	r3, [r4, #8]
 810a382:	2900      	cmp	r1, #0
 810a384:	d1ed      	bne.n	810a362 <_puts_r+0x52>
 810a386:	2b00      	cmp	r3, #0
 810a388:	da11      	bge.n	810a3ae <_puts_r+0x9e>
 810a38a:	4622      	mov	r2, r4
 810a38c:	210a      	movs	r1, #10
 810a38e:	4628      	mov	r0, r5
 810a390:	f000 f87f 	bl	810a492 <__swbuf_r>
 810a394:	3001      	adds	r0, #1
 810a396:	d0d7      	beq.n	810a348 <_puts_r+0x38>
 810a398:	250a      	movs	r5, #10
 810a39a:	e7d7      	b.n	810a34c <_puts_r+0x3c>
 810a39c:	4622      	mov	r2, r4
 810a39e:	4628      	mov	r0, r5
 810a3a0:	f000 f877 	bl	810a492 <__swbuf_r>
 810a3a4:	3001      	adds	r0, #1
 810a3a6:	d1e7      	bne.n	810a378 <_puts_r+0x68>
 810a3a8:	e7ce      	b.n	810a348 <_puts_r+0x38>
 810a3aa:	3e01      	subs	r6, #1
 810a3ac:	e7e4      	b.n	810a378 <_puts_r+0x68>
 810a3ae:	6823      	ldr	r3, [r4, #0]
 810a3b0:	1c5a      	adds	r2, r3, #1
 810a3b2:	6022      	str	r2, [r4, #0]
 810a3b4:	220a      	movs	r2, #10
 810a3b6:	701a      	strb	r2, [r3, #0]
 810a3b8:	e7ee      	b.n	810a398 <_puts_r+0x88>
	...

0810a3bc <puts>:
 810a3bc:	4b02      	ldr	r3, [pc, #8]	@ (810a3c8 <puts+0xc>)
 810a3be:	4601      	mov	r1, r0
 810a3c0:	6818      	ldr	r0, [r3, #0]
 810a3c2:	f7ff bfa5 	b.w	810a310 <_puts_r>
 810a3c6:	bf00      	nop
 810a3c8:	10000028 	.word	0x10000028

0810a3cc <siprintf>:
 810a3cc:	b40e      	push	{r1, r2, r3}
 810a3ce:	b500      	push	{lr}
 810a3d0:	b09c      	sub	sp, #112	@ 0x70
 810a3d2:	ab1d      	add	r3, sp, #116	@ 0x74
 810a3d4:	9002      	str	r0, [sp, #8]
 810a3d6:	9006      	str	r0, [sp, #24]
 810a3d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 810a3dc:	4809      	ldr	r0, [pc, #36]	@ (810a404 <siprintf+0x38>)
 810a3de:	9107      	str	r1, [sp, #28]
 810a3e0:	9104      	str	r1, [sp, #16]
 810a3e2:	4909      	ldr	r1, [pc, #36]	@ (810a408 <siprintf+0x3c>)
 810a3e4:	f853 2b04 	ldr.w	r2, [r3], #4
 810a3e8:	9105      	str	r1, [sp, #20]
 810a3ea:	6800      	ldr	r0, [r0, #0]
 810a3ec:	9301      	str	r3, [sp, #4]
 810a3ee:	a902      	add	r1, sp, #8
 810a3f0:	f002 fc58 	bl	810cca4 <_svfiprintf_r>
 810a3f4:	9b02      	ldr	r3, [sp, #8]
 810a3f6:	2200      	movs	r2, #0
 810a3f8:	701a      	strb	r2, [r3, #0]
 810a3fa:	b01c      	add	sp, #112	@ 0x70
 810a3fc:	f85d eb04 	ldr.w	lr, [sp], #4
 810a400:	b003      	add	sp, #12
 810a402:	4770      	bx	lr
 810a404:	10000028 	.word	0x10000028
 810a408:	ffff0208 	.word	0xffff0208

0810a40c <__sread>:
 810a40c:	b510      	push	{r4, lr}
 810a40e:	460c      	mov	r4, r1
 810a410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a414:	f000 f900 	bl	810a618 <_read_r>
 810a418:	2800      	cmp	r0, #0
 810a41a:	bfab      	itete	ge
 810a41c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 810a41e:	89a3      	ldrhlt	r3, [r4, #12]
 810a420:	181b      	addge	r3, r3, r0
 810a422:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 810a426:	bfac      	ite	ge
 810a428:	6563      	strge	r3, [r4, #84]	@ 0x54
 810a42a:	81a3      	strhlt	r3, [r4, #12]
 810a42c:	bd10      	pop	{r4, pc}

0810a42e <__swrite>:
 810a42e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a432:	461f      	mov	r7, r3
 810a434:	898b      	ldrh	r3, [r1, #12]
 810a436:	05db      	lsls	r3, r3, #23
 810a438:	4605      	mov	r5, r0
 810a43a:	460c      	mov	r4, r1
 810a43c:	4616      	mov	r6, r2
 810a43e:	d505      	bpl.n	810a44c <__swrite+0x1e>
 810a440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a444:	2302      	movs	r3, #2
 810a446:	2200      	movs	r2, #0
 810a448:	f000 f8d4 	bl	810a5f4 <_lseek_r>
 810a44c:	89a3      	ldrh	r3, [r4, #12]
 810a44e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810a452:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810a456:	81a3      	strh	r3, [r4, #12]
 810a458:	4632      	mov	r2, r6
 810a45a:	463b      	mov	r3, r7
 810a45c:	4628      	mov	r0, r5
 810a45e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810a462:	f000 b8eb 	b.w	810a63c <_write_r>

0810a466 <__sseek>:
 810a466:	b510      	push	{r4, lr}
 810a468:	460c      	mov	r4, r1
 810a46a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a46e:	f000 f8c1 	bl	810a5f4 <_lseek_r>
 810a472:	1c43      	adds	r3, r0, #1
 810a474:	89a3      	ldrh	r3, [r4, #12]
 810a476:	bf15      	itete	ne
 810a478:	6560      	strne	r0, [r4, #84]	@ 0x54
 810a47a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 810a47e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810a482:	81a3      	strheq	r3, [r4, #12]
 810a484:	bf18      	it	ne
 810a486:	81a3      	strhne	r3, [r4, #12]
 810a488:	bd10      	pop	{r4, pc}

0810a48a <__sclose>:
 810a48a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810a48e:	f000 b8a1 	b.w	810a5d4 <_close_r>

0810a492 <__swbuf_r>:
 810a492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810a494:	460e      	mov	r6, r1
 810a496:	4614      	mov	r4, r2
 810a498:	4605      	mov	r5, r0
 810a49a:	b118      	cbz	r0, 810a4a4 <__swbuf_r+0x12>
 810a49c:	6a03      	ldr	r3, [r0, #32]
 810a49e:	b90b      	cbnz	r3, 810a4a4 <__swbuf_r+0x12>
 810a4a0:	f7ff feee 	bl	810a280 <__sinit>
 810a4a4:	69a3      	ldr	r3, [r4, #24]
 810a4a6:	60a3      	str	r3, [r4, #8]
 810a4a8:	89a3      	ldrh	r3, [r4, #12]
 810a4aa:	071a      	lsls	r2, r3, #28
 810a4ac:	d501      	bpl.n	810a4b2 <__swbuf_r+0x20>
 810a4ae:	6923      	ldr	r3, [r4, #16]
 810a4b0:	b943      	cbnz	r3, 810a4c4 <__swbuf_r+0x32>
 810a4b2:	4621      	mov	r1, r4
 810a4b4:	4628      	mov	r0, r5
 810a4b6:	f000 f82b 	bl	810a510 <__swsetup_r>
 810a4ba:	b118      	cbz	r0, 810a4c4 <__swbuf_r+0x32>
 810a4bc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 810a4c0:	4638      	mov	r0, r7
 810a4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810a4c4:	6823      	ldr	r3, [r4, #0]
 810a4c6:	6922      	ldr	r2, [r4, #16]
 810a4c8:	1a98      	subs	r0, r3, r2
 810a4ca:	6963      	ldr	r3, [r4, #20]
 810a4cc:	b2f6      	uxtb	r6, r6
 810a4ce:	4283      	cmp	r3, r0
 810a4d0:	4637      	mov	r7, r6
 810a4d2:	dc05      	bgt.n	810a4e0 <__swbuf_r+0x4e>
 810a4d4:	4621      	mov	r1, r4
 810a4d6:	4628      	mov	r0, r5
 810a4d8:	f002 fea6 	bl	810d228 <_fflush_r>
 810a4dc:	2800      	cmp	r0, #0
 810a4de:	d1ed      	bne.n	810a4bc <__swbuf_r+0x2a>
 810a4e0:	68a3      	ldr	r3, [r4, #8]
 810a4e2:	3b01      	subs	r3, #1
 810a4e4:	60a3      	str	r3, [r4, #8]
 810a4e6:	6823      	ldr	r3, [r4, #0]
 810a4e8:	1c5a      	adds	r2, r3, #1
 810a4ea:	6022      	str	r2, [r4, #0]
 810a4ec:	701e      	strb	r6, [r3, #0]
 810a4ee:	6962      	ldr	r2, [r4, #20]
 810a4f0:	1c43      	adds	r3, r0, #1
 810a4f2:	429a      	cmp	r2, r3
 810a4f4:	d004      	beq.n	810a500 <__swbuf_r+0x6e>
 810a4f6:	89a3      	ldrh	r3, [r4, #12]
 810a4f8:	07db      	lsls	r3, r3, #31
 810a4fa:	d5e1      	bpl.n	810a4c0 <__swbuf_r+0x2e>
 810a4fc:	2e0a      	cmp	r6, #10
 810a4fe:	d1df      	bne.n	810a4c0 <__swbuf_r+0x2e>
 810a500:	4621      	mov	r1, r4
 810a502:	4628      	mov	r0, r5
 810a504:	f002 fe90 	bl	810d228 <_fflush_r>
 810a508:	2800      	cmp	r0, #0
 810a50a:	d0d9      	beq.n	810a4c0 <__swbuf_r+0x2e>
 810a50c:	e7d6      	b.n	810a4bc <__swbuf_r+0x2a>
	...

0810a510 <__swsetup_r>:
 810a510:	b538      	push	{r3, r4, r5, lr}
 810a512:	4b29      	ldr	r3, [pc, #164]	@ (810a5b8 <__swsetup_r+0xa8>)
 810a514:	4605      	mov	r5, r0
 810a516:	6818      	ldr	r0, [r3, #0]
 810a518:	460c      	mov	r4, r1
 810a51a:	b118      	cbz	r0, 810a524 <__swsetup_r+0x14>
 810a51c:	6a03      	ldr	r3, [r0, #32]
 810a51e:	b90b      	cbnz	r3, 810a524 <__swsetup_r+0x14>
 810a520:	f7ff feae 	bl	810a280 <__sinit>
 810a524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a528:	0719      	lsls	r1, r3, #28
 810a52a:	d422      	bmi.n	810a572 <__swsetup_r+0x62>
 810a52c:	06da      	lsls	r2, r3, #27
 810a52e:	d407      	bmi.n	810a540 <__swsetup_r+0x30>
 810a530:	2209      	movs	r2, #9
 810a532:	602a      	str	r2, [r5, #0]
 810a534:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810a538:	81a3      	strh	r3, [r4, #12]
 810a53a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810a53e:	e033      	b.n	810a5a8 <__swsetup_r+0x98>
 810a540:	0758      	lsls	r0, r3, #29
 810a542:	d512      	bpl.n	810a56a <__swsetup_r+0x5a>
 810a544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810a546:	b141      	cbz	r1, 810a55a <__swsetup_r+0x4a>
 810a548:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810a54c:	4299      	cmp	r1, r3
 810a54e:	d002      	beq.n	810a556 <__swsetup_r+0x46>
 810a550:	4628      	mov	r0, r5
 810a552:	f000 ff15 	bl	810b380 <_free_r>
 810a556:	2300      	movs	r3, #0
 810a558:	6363      	str	r3, [r4, #52]	@ 0x34
 810a55a:	89a3      	ldrh	r3, [r4, #12]
 810a55c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 810a560:	81a3      	strh	r3, [r4, #12]
 810a562:	2300      	movs	r3, #0
 810a564:	6063      	str	r3, [r4, #4]
 810a566:	6923      	ldr	r3, [r4, #16]
 810a568:	6023      	str	r3, [r4, #0]
 810a56a:	89a3      	ldrh	r3, [r4, #12]
 810a56c:	f043 0308 	orr.w	r3, r3, #8
 810a570:	81a3      	strh	r3, [r4, #12]
 810a572:	6923      	ldr	r3, [r4, #16]
 810a574:	b94b      	cbnz	r3, 810a58a <__swsetup_r+0x7a>
 810a576:	89a3      	ldrh	r3, [r4, #12]
 810a578:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 810a57c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810a580:	d003      	beq.n	810a58a <__swsetup_r+0x7a>
 810a582:	4621      	mov	r1, r4
 810a584:	4628      	mov	r0, r5
 810a586:	f002 fe9d 	bl	810d2c4 <__smakebuf_r>
 810a58a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810a58e:	f013 0201 	ands.w	r2, r3, #1
 810a592:	d00a      	beq.n	810a5aa <__swsetup_r+0x9a>
 810a594:	2200      	movs	r2, #0
 810a596:	60a2      	str	r2, [r4, #8]
 810a598:	6962      	ldr	r2, [r4, #20]
 810a59a:	4252      	negs	r2, r2
 810a59c:	61a2      	str	r2, [r4, #24]
 810a59e:	6922      	ldr	r2, [r4, #16]
 810a5a0:	b942      	cbnz	r2, 810a5b4 <__swsetup_r+0xa4>
 810a5a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810a5a6:	d1c5      	bne.n	810a534 <__swsetup_r+0x24>
 810a5a8:	bd38      	pop	{r3, r4, r5, pc}
 810a5aa:	0799      	lsls	r1, r3, #30
 810a5ac:	bf58      	it	pl
 810a5ae:	6962      	ldrpl	r2, [r4, #20]
 810a5b0:	60a2      	str	r2, [r4, #8]
 810a5b2:	e7f4      	b.n	810a59e <__swsetup_r+0x8e>
 810a5b4:	2000      	movs	r0, #0
 810a5b6:	e7f7      	b.n	810a5a8 <__swsetup_r+0x98>
 810a5b8:	10000028 	.word	0x10000028

0810a5bc <memset>:
 810a5bc:	4402      	add	r2, r0
 810a5be:	4603      	mov	r3, r0
 810a5c0:	4293      	cmp	r3, r2
 810a5c2:	d100      	bne.n	810a5c6 <memset+0xa>
 810a5c4:	4770      	bx	lr
 810a5c6:	f803 1b01 	strb.w	r1, [r3], #1
 810a5ca:	e7f9      	b.n	810a5c0 <memset+0x4>

0810a5cc <_localeconv_r>:
 810a5cc:	4800      	ldr	r0, [pc, #0]	@ (810a5d0 <_localeconv_r+0x4>)
 810a5ce:	4770      	bx	lr
 810a5d0:	10000168 	.word	0x10000168

0810a5d4 <_close_r>:
 810a5d4:	b538      	push	{r3, r4, r5, lr}
 810a5d6:	4d06      	ldr	r5, [pc, #24]	@ (810a5f0 <_close_r+0x1c>)
 810a5d8:	2300      	movs	r3, #0
 810a5da:	4604      	mov	r4, r0
 810a5dc:	4608      	mov	r0, r1
 810a5de:	602b      	str	r3, [r5, #0]
 810a5e0:	f7f8 fb54 	bl	8102c8c <_close>
 810a5e4:	1c43      	adds	r3, r0, #1
 810a5e6:	d102      	bne.n	810a5ee <_close_r+0x1a>
 810a5e8:	682b      	ldr	r3, [r5, #0]
 810a5ea:	b103      	cbz	r3, 810a5ee <_close_r+0x1a>
 810a5ec:	6023      	str	r3, [r4, #0]
 810a5ee:	bd38      	pop	{r3, r4, r5, pc}
 810a5f0:	100005ac 	.word	0x100005ac

0810a5f4 <_lseek_r>:
 810a5f4:	b538      	push	{r3, r4, r5, lr}
 810a5f6:	4d07      	ldr	r5, [pc, #28]	@ (810a614 <_lseek_r+0x20>)
 810a5f8:	4604      	mov	r4, r0
 810a5fa:	4608      	mov	r0, r1
 810a5fc:	4611      	mov	r1, r2
 810a5fe:	2200      	movs	r2, #0
 810a600:	602a      	str	r2, [r5, #0]
 810a602:	461a      	mov	r2, r3
 810a604:	f7f8 fb69 	bl	8102cda <_lseek>
 810a608:	1c43      	adds	r3, r0, #1
 810a60a:	d102      	bne.n	810a612 <_lseek_r+0x1e>
 810a60c:	682b      	ldr	r3, [r5, #0]
 810a60e:	b103      	cbz	r3, 810a612 <_lseek_r+0x1e>
 810a610:	6023      	str	r3, [r4, #0]
 810a612:	bd38      	pop	{r3, r4, r5, pc}
 810a614:	100005ac 	.word	0x100005ac

0810a618 <_read_r>:
 810a618:	b538      	push	{r3, r4, r5, lr}
 810a61a:	4d07      	ldr	r5, [pc, #28]	@ (810a638 <_read_r+0x20>)
 810a61c:	4604      	mov	r4, r0
 810a61e:	4608      	mov	r0, r1
 810a620:	4611      	mov	r1, r2
 810a622:	2200      	movs	r2, #0
 810a624:	602a      	str	r2, [r5, #0]
 810a626:	461a      	mov	r2, r3
 810a628:	f7f8 faf7 	bl	8102c1a <_read>
 810a62c:	1c43      	adds	r3, r0, #1
 810a62e:	d102      	bne.n	810a636 <_read_r+0x1e>
 810a630:	682b      	ldr	r3, [r5, #0]
 810a632:	b103      	cbz	r3, 810a636 <_read_r+0x1e>
 810a634:	6023      	str	r3, [r4, #0]
 810a636:	bd38      	pop	{r3, r4, r5, pc}
 810a638:	100005ac 	.word	0x100005ac

0810a63c <_write_r>:
 810a63c:	b538      	push	{r3, r4, r5, lr}
 810a63e:	4d07      	ldr	r5, [pc, #28]	@ (810a65c <_write_r+0x20>)
 810a640:	4604      	mov	r4, r0
 810a642:	4608      	mov	r0, r1
 810a644:	4611      	mov	r1, r2
 810a646:	2200      	movs	r2, #0
 810a648:	602a      	str	r2, [r5, #0]
 810a64a:	461a      	mov	r2, r3
 810a64c:	f7f8 fb02 	bl	8102c54 <_write>
 810a650:	1c43      	adds	r3, r0, #1
 810a652:	d102      	bne.n	810a65a <_write_r+0x1e>
 810a654:	682b      	ldr	r3, [r5, #0]
 810a656:	b103      	cbz	r3, 810a65a <_write_r+0x1e>
 810a658:	6023      	str	r3, [r4, #0]
 810a65a:	bd38      	pop	{r3, r4, r5, pc}
 810a65c:	100005ac 	.word	0x100005ac

0810a660 <__errno>:
 810a660:	4b01      	ldr	r3, [pc, #4]	@ (810a668 <__errno+0x8>)
 810a662:	6818      	ldr	r0, [r3, #0]
 810a664:	4770      	bx	lr
 810a666:	bf00      	nop
 810a668:	10000028 	.word	0x10000028

0810a66c <__libc_init_array>:
 810a66c:	b570      	push	{r4, r5, r6, lr}
 810a66e:	4d0d      	ldr	r5, [pc, #52]	@ (810a6a4 <__libc_init_array+0x38>)
 810a670:	4c0d      	ldr	r4, [pc, #52]	@ (810a6a8 <__libc_init_array+0x3c>)
 810a672:	1b64      	subs	r4, r4, r5
 810a674:	10a4      	asrs	r4, r4, #2
 810a676:	2600      	movs	r6, #0
 810a678:	42a6      	cmp	r6, r4
 810a67a:	d109      	bne.n	810a690 <__libc_init_array+0x24>
 810a67c:	4d0b      	ldr	r5, [pc, #44]	@ (810a6ac <__libc_init_array+0x40>)
 810a67e:	4c0c      	ldr	r4, [pc, #48]	@ (810a6b0 <__libc_init_array+0x44>)
 810a680:	f003 fbe6 	bl	810de50 <_init>
 810a684:	1b64      	subs	r4, r4, r5
 810a686:	10a4      	asrs	r4, r4, #2
 810a688:	2600      	movs	r6, #0
 810a68a:	42a6      	cmp	r6, r4
 810a68c:	d105      	bne.n	810a69a <__libc_init_array+0x2e>
 810a68e:	bd70      	pop	{r4, r5, r6, pc}
 810a690:	f855 3b04 	ldr.w	r3, [r5], #4
 810a694:	4798      	blx	r3
 810a696:	3601      	adds	r6, #1
 810a698:	e7ee      	b.n	810a678 <__libc_init_array+0xc>
 810a69a:	f855 3b04 	ldr.w	r3, [r5], #4
 810a69e:	4798      	blx	r3
 810a6a0:	3601      	adds	r6, #1
 810a6a2:	e7f2      	b.n	810a68a <__libc_init_array+0x1e>
 810a6a4:	0810e880 	.word	0x0810e880
 810a6a8:	0810e880 	.word	0x0810e880
 810a6ac:	0810e880 	.word	0x0810e880
 810a6b0:	0810e884 	.word	0x0810e884

0810a6b4 <__retarget_lock_init_recursive>:
 810a6b4:	4770      	bx	lr

0810a6b6 <__retarget_lock_acquire_recursive>:
 810a6b6:	4770      	bx	lr

0810a6b8 <__retarget_lock_release_recursive>:
 810a6b8:	4770      	bx	lr

0810a6ba <memcpy>:
 810a6ba:	440a      	add	r2, r1
 810a6bc:	4291      	cmp	r1, r2
 810a6be:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 810a6c2:	d100      	bne.n	810a6c6 <memcpy+0xc>
 810a6c4:	4770      	bx	lr
 810a6c6:	b510      	push	{r4, lr}
 810a6c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 810a6cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 810a6d0:	4291      	cmp	r1, r2
 810a6d2:	d1f9      	bne.n	810a6c8 <memcpy+0xe>
 810a6d4:	bd10      	pop	{r4, pc}
	...

0810a6d8 <nanf>:
 810a6d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810a6e0 <nanf+0x8>
 810a6dc:	4770      	bx	lr
 810a6de:	bf00      	nop
 810a6e0:	7fc00000 	.word	0x7fc00000

0810a6e4 <quorem>:
 810a6e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a6e8:	6903      	ldr	r3, [r0, #16]
 810a6ea:	690c      	ldr	r4, [r1, #16]
 810a6ec:	42a3      	cmp	r3, r4
 810a6ee:	4607      	mov	r7, r0
 810a6f0:	db7e      	blt.n	810a7f0 <quorem+0x10c>
 810a6f2:	3c01      	subs	r4, #1
 810a6f4:	f101 0814 	add.w	r8, r1, #20
 810a6f8:	00a3      	lsls	r3, r4, #2
 810a6fa:	f100 0514 	add.w	r5, r0, #20
 810a6fe:	9300      	str	r3, [sp, #0]
 810a700:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a704:	9301      	str	r3, [sp, #4]
 810a706:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810a70a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a70e:	3301      	adds	r3, #1
 810a710:	429a      	cmp	r2, r3
 810a712:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810a716:	fbb2 f6f3 	udiv	r6, r2, r3
 810a71a:	d32e      	bcc.n	810a77a <quorem+0x96>
 810a71c:	f04f 0a00 	mov.w	sl, #0
 810a720:	46c4      	mov	ip, r8
 810a722:	46ae      	mov	lr, r5
 810a724:	46d3      	mov	fp, sl
 810a726:	f85c 3b04 	ldr.w	r3, [ip], #4
 810a72a:	b298      	uxth	r0, r3
 810a72c:	fb06 a000 	mla	r0, r6, r0, sl
 810a730:	0c02      	lsrs	r2, r0, #16
 810a732:	0c1b      	lsrs	r3, r3, #16
 810a734:	fb06 2303 	mla	r3, r6, r3, r2
 810a738:	f8de 2000 	ldr.w	r2, [lr]
 810a73c:	b280      	uxth	r0, r0
 810a73e:	b292      	uxth	r2, r2
 810a740:	1a12      	subs	r2, r2, r0
 810a742:	445a      	add	r2, fp
 810a744:	f8de 0000 	ldr.w	r0, [lr]
 810a748:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810a74c:	b29b      	uxth	r3, r3
 810a74e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 810a752:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 810a756:	b292      	uxth	r2, r2
 810a758:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 810a75c:	45e1      	cmp	r9, ip
 810a75e:	f84e 2b04 	str.w	r2, [lr], #4
 810a762:	ea4f 4b23 	mov.w	fp, r3, asr #16
 810a766:	d2de      	bcs.n	810a726 <quorem+0x42>
 810a768:	9b00      	ldr	r3, [sp, #0]
 810a76a:	58eb      	ldr	r3, [r5, r3]
 810a76c:	b92b      	cbnz	r3, 810a77a <quorem+0x96>
 810a76e:	9b01      	ldr	r3, [sp, #4]
 810a770:	3b04      	subs	r3, #4
 810a772:	429d      	cmp	r5, r3
 810a774:	461a      	mov	r2, r3
 810a776:	d32f      	bcc.n	810a7d8 <quorem+0xf4>
 810a778:	613c      	str	r4, [r7, #16]
 810a77a:	4638      	mov	r0, r7
 810a77c:	f001 f9c4 	bl	810bb08 <__mcmp>
 810a780:	2800      	cmp	r0, #0
 810a782:	db25      	blt.n	810a7d0 <quorem+0xec>
 810a784:	4629      	mov	r1, r5
 810a786:	2000      	movs	r0, #0
 810a788:	f858 2b04 	ldr.w	r2, [r8], #4
 810a78c:	f8d1 c000 	ldr.w	ip, [r1]
 810a790:	fa1f fe82 	uxth.w	lr, r2
 810a794:	fa1f f38c 	uxth.w	r3, ip
 810a798:	eba3 030e 	sub.w	r3, r3, lr
 810a79c:	4403      	add	r3, r0
 810a79e:	0c12      	lsrs	r2, r2, #16
 810a7a0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 810a7a4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 810a7a8:	b29b      	uxth	r3, r3
 810a7aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a7ae:	45c1      	cmp	r9, r8
 810a7b0:	f841 3b04 	str.w	r3, [r1], #4
 810a7b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 810a7b8:	d2e6      	bcs.n	810a788 <quorem+0xa4>
 810a7ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a7be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a7c2:	b922      	cbnz	r2, 810a7ce <quorem+0xea>
 810a7c4:	3b04      	subs	r3, #4
 810a7c6:	429d      	cmp	r5, r3
 810a7c8:	461a      	mov	r2, r3
 810a7ca:	d30b      	bcc.n	810a7e4 <quorem+0x100>
 810a7cc:	613c      	str	r4, [r7, #16]
 810a7ce:	3601      	adds	r6, #1
 810a7d0:	4630      	mov	r0, r6
 810a7d2:	b003      	add	sp, #12
 810a7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a7d8:	6812      	ldr	r2, [r2, #0]
 810a7da:	3b04      	subs	r3, #4
 810a7dc:	2a00      	cmp	r2, #0
 810a7de:	d1cb      	bne.n	810a778 <quorem+0x94>
 810a7e0:	3c01      	subs	r4, #1
 810a7e2:	e7c6      	b.n	810a772 <quorem+0x8e>
 810a7e4:	6812      	ldr	r2, [r2, #0]
 810a7e6:	3b04      	subs	r3, #4
 810a7e8:	2a00      	cmp	r2, #0
 810a7ea:	d1ef      	bne.n	810a7cc <quorem+0xe8>
 810a7ec:	3c01      	subs	r4, #1
 810a7ee:	e7ea      	b.n	810a7c6 <quorem+0xe2>
 810a7f0:	2000      	movs	r0, #0
 810a7f2:	e7ee      	b.n	810a7d2 <quorem+0xee>
 810a7f4:	0000      	movs	r0, r0
	...

0810a7f8 <_dtoa_r>:
 810a7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a7fc:	69c7      	ldr	r7, [r0, #28]
 810a7fe:	b099      	sub	sp, #100	@ 0x64
 810a800:	ed8d 0b02 	vstr	d0, [sp, #8]
 810a804:	ec55 4b10 	vmov	r4, r5, d0
 810a808:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 810a80a:	9109      	str	r1, [sp, #36]	@ 0x24
 810a80c:	4683      	mov	fp, r0
 810a80e:	920e      	str	r2, [sp, #56]	@ 0x38
 810a810:	9313      	str	r3, [sp, #76]	@ 0x4c
 810a812:	b97f      	cbnz	r7, 810a834 <_dtoa_r+0x3c>
 810a814:	2010      	movs	r0, #16
 810a816:	f000 fdfd 	bl	810b414 <malloc>
 810a81a:	4602      	mov	r2, r0
 810a81c:	f8cb 001c 	str.w	r0, [fp, #28]
 810a820:	b920      	cbnz	r0, 810a82c <_dtoa_r+0x34>
 810a822:	4ba7      	ldr	r3, [pc, #668]	@ (810aac0 <_dtoa_r+0x2c8>)
 810a824:	21ef      	movs	r1, #239	@ 0xef
 810a826:	48a7      	ldr	r0, [pc, #668]	@ (810aac4 <_dtoa_r+0x2cc>)
 810a828:	f002 fdee 	bl	810d408 <__assert_func>
 810a82c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 810a830:	6007      	str	r7, [r0, #0]
 810a832:	60c7      	str	r7, [r0, #12]
 810a834:	f8db 301c 	ldr.w	r3, [fp, #28]
 810a838:	6819      	ldr	r1, [r3, #0]
 810a83a:	b159      	cbz	r1, 810a854 <_dtoa_r+0x5c>
 810a83c:	685a      	ldr	r2, [r3, #4]
 810a83e:	604a      	str	r2, [r1, #4]
 810a840:	2301      	movs	r3, #1
 810a842:	4093      	lsls	r3, r2
 810a844:	608b      	str	r3, [r1, #8]
 810a846:	4658      	mov	r0, fp
 810a848:	f000 feda 	bl	810b600 <_Bfree>
 810a84c:	f8db 301c 	ldr.w	r3, [fp, #28]
 810a850:	2200      	movs	r2, #0
 810a852:	601a      	str	r2, [r3, #0]
 810a854:	1e2b      	subs	r3, r5, #0
 810a856:	bfb9      	ittee	lt
 810a858:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 810a85c:	9303      	strlt	r3, [sp, #12]
 810a85e:	2300      	movge	r3, #0
 810a860:	6033      	strge	r3, [r6, #0]
 810a862:	9f03      	ldr	r7, [sp, #12]
 810a864:	4b98      	ldr	r3, [pc, #608]	@ (810aac8 <_dtoa_r+0x2d0>)
 810a866:	bfbc      	itt	lt
 810a868:	2201      	movlt	r2, #1
 810a86a:	6032      	strlt	r2, [r6, #0]
 810a86c:	43bb      	bics	r3, r7
 810a86e:	d112      	bne.n	810a896 <_dtoa_r+0x9e>
 810a870:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810a872:	f242 730f 	movw	r3, #9999	@ 0x270f
 810a876:	6013      	str	r3, [r2, #0]
 810a878:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810a87c:	4323      	orrs	r3, r4
 810a87e:	f000 854d 	beq.w	810b31c <_dtoa_r+0xb24>
 810a882:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810a884:	f8df a254 	ldr.w	sl, [pc, #596]	@ 810aadc <_dtoa_r+0x2e4>
 810a888:	2b00      	cmp	r3, #0
 810a88a:	f000 854f 	beq.w	810b32c <_dtoa_r+0xb34>
 810a88e:	f10a 0303 	add.w	r3, sl, #3
 810a892:	f000 bd49 	b.w	810b328 <_dtoa_r+0xb30>
 810a896:	ed9d 7b02 	vldr	d7, [sp, #8]
 810a89a:	2200      	movs	r2, #0
 810a89c:	ec51 0b17 	vmov	r0, r1, d7
 810a8a0:	2300      	movs	r3, #0
 810a8a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 810a8a6:	f7f6 f997 	bl	8100bd8 <__aeabi_dcmpeq>
 810a8aa:	4680      	mov	r8, r0
 810a8ac:	b158      	cbz	r0, 810a8c6 <_dtoa_r+0xce>
 810a8ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810a8b0:	2301      	movs	r3, #1
 810a8b2:	6013      	str	r3, [r2, #0]
 810a8b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810a8b6:	b113      	cbz	r3, 810a8be <_dtoa_r+0xc6>
 810a8b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810a8ba:	4b84      	ldr	r3, [pc, #528]	@ (810aacc <_dtoa_r+0x2d4>)
 810a8bc:	6013      	str	r3, [r2, #0]
 810a8be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 810aae0 <_dtoa_r+0x2e8>
 810a8c2:	f000 bd33 	b.w	810b32c <_dtoa_r+0xb34>
 810a8c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810a8ca:	aa16      	add	r2, sp, #88	@ 0x58
 810a8cc:	a917      	add	r1, sp, #92	@ 0x5c
 810a8ce:	4658      	mov	r0, fp
 810a8d0:	f001 fa3a 	bl	810bd48 <__d2b>
 810a8d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 810a8d8:	4681      	mov	r9, r0
 810a8da:	2e00      	cmp	r6, #0
 810a8dc:	d077      	beq.n	810a9ce <_dtoa_r+0x1d6>
 810a8de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810a8e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 810a8e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810a8e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810a8ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 810a8f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 810a8f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 810a8f8:	4619      	mov	r1, r3
 810a8fa:	2200      	movs	r2, #0
 810a8fc:	4b74      	ldr	r3, [pc, #464]	@ (810aad0 <_dtoa_r+0x2d8>)
 810a8fe:	f7f5 fd4b 	bl	8100398 <__aeabi_dsub>
 810a902:	a369      	add	r3, pc, #420	@ (adr r3, 810aaa8 <_dtoa_r+0x2b0>)
 810a904:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a908:	f7f5 fefe 	bl	8100708 <__aeabi_dmul>
 810a90c:	a368      	add	r3, pc, #416	@ (adr r3, 810aab0 <_dtoa_r+0x2b8>)
 810a90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a912:	f7f5 fd43 	bl	810039c <__adddf3>
 810a916:	4604      	mov	r4, r0
 810a918:	4630      	mov	r0, r6
 810a91a:	460d      	mov	r5, r1
 810a91c:	f7f5 fe8a 	bl	8100634 <__aeabi_i2d>
 810a920:	a365      	add	r3, pc, #404	@ (adr r3, 810aab8 <_dtoa_r+0x2c0>)
 810a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a926:	f7f5 feef 	bl	8100708 <__aeabi_dmul>
 810a92a:	4602      	mov	r2, r0
 810a92c:	460b      	mov	r3, r1
 810a92e:	4620      	mov	r0, r4
 810a930:	4629      	mov	r1, r5
 810a932:	f7f5 fd33 	bl	810039c <__adddf3>
 810a936:	4604      	mov	r4, r0
 810a938:	460d      	mov	r5, r1
 810a93a:	f7f6 f995 	bl	8100c68 <__aeabi_d2iz>
 810a93e:	2200      	movs	r2, #0
 810a940:	4607      	mov	r7, r0
 810a942:	2300      	movs	r3, #0
 810a944:	4620      	mov	r0, r4
 810a946:	4629      	mov	r1, r5
 810a948:	f7f6 f950 	bl	8100bec <__aeabi_dcmplt>
 810a94c:	b140      	cbz	r0, 810a960 <_dtoa_r+0x168>
 810a94e:	4638      	mov	r0, r7
 810a950:	f7f5 fe70 	bl	8100634 <__aeabi_i2d>
 810a954:	4622      	mov	r2, r4
 810a956:	462b      	mov	r3, r5
 810a958:	f7f6 f93e 	bl	8100bd8 <__aeabi_dcmpeq>
 810a95c:	b900      	cbnz	r0, 810a960 <_dtoa_r+0x168>
 810a95e:	3f01      	subs	r7, #1
 810a960:	2f16      	cmp	r7, #22
 810a962:	d851      	bhi.n	810aa08 <_dtoa_r+0x210>
 810a964:	4b5b      	ldr	r3, [pc, #364]	@ (810aad4 <_dtoa_r+0x2dc>)
 810a966:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810a96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a96e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810a972:	f7f6 f93b 	bl	8100bec <__aeabi_dcmplt>
 810a976:	2800      	cmp	r0, #0
 810a978:	d048      	beq.n	810aa0c <_dtoa_r+0x214>
 810a97a:	3f01      	subs	r7, #1
 810a97c:	2300      	movs	r3, #0
 810a97e:	9312      	str	r3, [sp, #72]	@ 0x48
 810a980:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810a982:	1b9b      	subs	r3, r3, r6
 810a984:	1e5a      	subs	r2, r3, #1
 810a986:	bf44      	itt	mi
 810a988:	f1c3 0801 	rsbmi	r8, r3, #1
 810a98c:	2300      	movmi	r3, #0
 810a98e:	9208      	str	r2, [sp, #32]
 810a990:	bf54      	ite	pl
 810a992:	f04f 0800 	movpl.w	r8, #0
 810a996:	9308      	strmi	r3, [sp, #32]
 810a998:	2f00      	cmp	r7, #0
 810a99a:	db39      	blt.n	810aa10 <_dtoa_r+0x218>
 810a99c:	9b08      	ldr	r3, [sp, #32]
 810a99e:	970f      	str	r7, [sp, #60]	@ 0x3c
 810a9a0:	443b      	add	r3, r7
 810a9a2:	9308      	str	r3, [sp, #32]
 810a9a4:	2300      	movs	r3, #0
 810a9a6:	930a      	str	r3, [sp, #40]	@ 0x28
 810a9a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a9aa:	2b09      	cmp	r3, #9
 810a9ac:	d864      	bhi.n	810aa78 <_dtoa_r+0x280>
 810a9ae:	2b05      	cmp	r3, #5
 810a9b0:	bfc4      	itt	gt
 810a9b2:	3b04      	subgt	r3, #4
 810a9b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 810a9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a9b8:	f1a3 0302 	sub.w	r3, r3, #2
 810a9bc:	bfcc      	ite	gt
 810a9be:	2400      	movgt	r4, #0
 810a9c0:	2401      	movle	r4, #1
 810a9c2:	2b03      	cmp	r3, #3
 810a9c4:	d863      	bhi.n	810aa8e <_dtoa_r+0x296>
 810a9c6:	e8df f003 	tbb	[pc, r3]
 810a9ca:	372a      	.short	0x372a
 810a9cc:	5535      	.short	0x5535
 810a9ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 810a9d2:	441e      	add	r6, r3
 810a9d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 810a9d8:	2b20      	cmp	r3, #32
 810a9da:	bfc1      	itttt	gt
 810a9dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 810a9e0:	409f      	lslgt	r7, r3
 810a9e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 810a9e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 810a9ea:	bfd6      	itet	le
 810a9ec:	f1c3 0320 	rsble	r3, r3, #32
 810a9f0:	ea47 0003 	orrgt.w	r0, r7, r3
 810a9f4:	fa04 f003 	lslle.w	r0, r4, r3
 810a9f8:	f7f5 fe0c 	bl	8100614 <__aeabi_ui2d>
 810a9fc:	2201      	movs	r2, #1
 810a9fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 810aa02:	3e01      	subs	r6, #1
 810aa04:	9214      	str	r2, [sp, #80]	@ 0x50
 810aa06:	e777      	b.n	810a8f8 <_dtoa_r+0x100>
 810aa08:	2301      	movs	r3, #1
 810aa0a:	e7b8      	b.n	810a97e <_dtoa_r+0x186>
 810aa0c:	9012      	str	r0, [sp, #72]	@ 0x48
 810aa0e:	e7b7      	b.n	810a980 <_dtoa_r+0x188>
 810aa10:	427b      	negs	r3, r7
 810aa12:	930a      	str	r3, [sp, #40]	@ 0x28
 810aa14:	2300      	movs	r3, #0
 810aa16:	eba8 0807 	sub.w	r8, r8, r7
 810aa1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 810aa1c:	e7c4      	b.n	810a9a8 <_dtoa_r+0x1b0>
 810aa1e:	2300      	movs	r3, #0
 810aa20:	930b      	str	r3, [sp, #44]	@ 0x2c
 810aa22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810aa24:	2b00      	cmp	r3, #0
 810aa26:	dc35      	bgt.n	810aa94 <_dtoa_r+0x29c>
 810aa28:	2301      	movs	r3, #1
 810aa2a:	9300      	str	r3, [sp, #0]
 810aa2c:	9307      	str	r3, [sp, #28]
 810aa2e:	461a      	mov	r2, r3
 810aa30:	920e      	str	r2, [sp, #56]	@ 0x38
 810aa32:	e00b      	b.n	810aa4c <_dtoa_r+0x254>
 810aa34:	2301      	movs	r3, #1
 810aa36:	e7f3      	b.n	810aa20 <_dtoa_r+0x228>
 810aa38:	2300      	movs	r3, #0
 810aa3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 810aa3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810aa3e:	18fb      	adds	r3, r7, r3
 810aa40:	9300      	str	r3, [sp, #0]
 810aa42:	3301      	adds	r3, #1
 810aa44:	2b01      	cmp	r3, #1
 810aa46:	9307      	str	r3, [sp, #28]
 810aa48:	bfb8      	it	lt
 810aa4a:	2301      	movlt	r3, #1
 810aa4c:	f8db 001c 	ldr.w	r0, [fp, #28]
 810aa50:	2100      	movs	r1, #0
 810aa52:	2204      	movs	r2, #4
 810aa54:	f102 0514 	add.w	r5, r2, #20
 810aa58:	429d      	cmp	r5, r3
 810aa5a:	d91f      	bls.n	810aa9c <_dtoa_r+0x2a4>
 810aa5c:	6041      	str	r1, [r0, #4]
 810aa5e:	4658      	mov	r0, fp
 810aa60:	f000 fd8e 	bl	810b580 <_Balloc>
 810aa64:	4682      	mov	sl, r0
 810aa66:	2800      	cmp	r0, #0
 810aa68:	d13c      	bne.n	810aae4 <_dtoa_r+0x2ec>
 810aa6a:	4b1b      	ldr	r3, [pc, #108]	@ (810aad8 <_dtoa_r+0x2e0>)
 810aa6c:	4602      	mov	r2, r0
 810aa6e:	f240 11af 	movw	r1, #431	@ 0x1af
 810aa72:	e6d8      	b.n	810a826 <_dtoa_r+0x2e>
 810aa74:	2301      	movs	r3, #1
 810aa76:	e7e0      	b.n	810aa3a <_dtoa_r+0x242>
 810aa78:	2401      	movs	r4, #1
 810aa7a:	2300      	movs	r3, #0
 810aa7c:	9309      	str	r3, [sp, #36]	@ 0x24
 810aa7e:	940b      	str	r4, [sp, #44]	@ 0x2c
 810aa80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 810aa84:	9300      	str	r3, [sp, #0]
 810aa86:	9307      	str	r3, [sp, #28]
 810aa88:	2200      	movs	r2, #0
 810aa8a:	2312      	movs	r3, #18
 810aa8c:	e7d0      	b.n	810aa30 <_dtoa_r+0x238>
 810aa8e:	2301      	movs	r3, #1
 810aa90:	930b      	str	r3, [sp, #44]	@ 0x2c
 810aa92:	e7f5      	b.n	810aa80 <_dtoa_r+0x288>
 810aa94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810aa96:	9300      	str	r3, [sp, #0]
 810aa98:	9307      	str	r3, [sp, #28]
 810aa9a:	e7d7      	b.n	810aa4c <_dtoa_r+0x254>
 810aa9c:	3101      	adds	r1, #1
 810aa9e:	0052      	lsls	r2, r2, #1
 810aaa0:	e7d8      	b.n	810aa54 <_dtoa_r+0x25c>
 810aaa2:	bf00      	nop
 810aaa4:	f3af 8000 	nop.w
 810aaa8:	636f4361 	.word	0x636f4361
 810aaac:	3fd287a7 	.word	0x3fd287a7
 810aab0:	8b60c8b3 	.word	0x8b60c8b3
 810aab4:	3fc68a28 	.word	0x3fc68a28
 810aab8:	509f79fb 	.word	0x509f79fb
 810aabc:	3fd34413 	.word	0x3fd34413
 810aac0:	0810e48e 	.word	0x0810e48e
 810aac4:	0810e4a5 	.word	0x0810e4a5
 810aac8:	7ff00000 	.word	0x7ff00000
 810aacc:	0810e459 	.word	0x0810e459
 810aad0:	3ff80000 	.word	0x3ff80000
 810aad4:	0810e5a0 	.word	0x0810e5a0
 810aad8:	0810e4fd 	.word	0x0810e4fd
 810aadc:	0810e48a 	.word	0x0810e48a
 810aae0:	0810e458 	.word	0x0810e458
 810aae4:	f8db 301c 	ldr.w	r3, [fp, #28]
 810aae8:	6018      	str	r0, [r3, #0]
 810aaea:	9b07      	ldr	r3, [sp, #28]
 810aaec:	2b0e      	cmp	r3, #14
 810aaee:	f200 80a4 	bhi.w	810ac3a <_dtoa_r+0x442>
 810aaf2:	2c00      	cmp	r4, #0
 810aaf4:	f000 80a1 	beq.w	810ac3a <_dtoa_r+0x442>
 810aaf8:	2f00      	cmp	r7, #0
 810aafa:	dd33      	ble.n	810ab64 <_dtoa_r+0x36c>
 810aafc:	4bad      	ldr	r3, [pc, #692]	@ (810adb4 <_dtoa_r+0x5bc>)
 810aafe:	f007 020f 	and.w	r2, r7, #15
 810ab02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810ab06:	ed93 7b00 	vldr	d7, [r3]
 810ab0a:	05f8      	lsls	r0, r7, #23
 810ab0c:	ed8d 7b04 	vstr	d7, [sp, #16]
 810ab10:	ea4f 1427 	mov.w	r4, r7, asr #4
 810ab14:	d516      	bpl.n	810ab44 <_dtoa_r+0x34c>
 810ab16:	4ba8      	ldr	r3, [pc, #672]	@ (810adb8 <_dtoa_r+0x5c0>)
 810ab18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810ab1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810ab20:	f7f5 ff1c 	bl	810095c <__aeabi_ddiv>
 810ab24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810ab28:	f004 040f 	and.w	r4, r4, #15
 810ab2c:	2603      	movs	r6, #3
 810ab2e:	4da2      	ldr	r5, [pc, #648]	@ (810adb8 <_dtoa_r+0x5c0>)
 810ab30:	b954      	cbnz	r4, 810ab48 <_dtoa_r+0x350>
 810ab32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810ab36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ab3a:	f7f5 ff0f 	bl	810095c <__aeabi_ddiv>
 810ab3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810ab42:	e028      	b.n	810ab96 <_dtoa_r+0x39e>
 810ab44:	2602      	movs	r6, #2
 810ab46:	e7f2      	b.n	810ab2e <_dtoa_r+0x336>
 810ab48:	07e1      	lsls	r1, r4, #31
 810ab4a:	d508      	bpl.n	810ab5e <_dtoa_r+0x366>
 810ab4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810ab50:	e9d5 2300 	ldrd	r2, r3, [r5]
 810ab54:	f7f5 fdd8 	bl	8100708 <__aeabi_dmul>
 810ab58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810ab5c:	3601      	adds	r6, #1
 810ab5e:	1064      	asrs	r4, r4, #1
 810ab60:	3508      	adds	r5, #8
 810ab62:	e7e5      	b.n	810ab30 <_dtoa_r+0x338>
 810ab64:	f000 80d2 	beq.w	810ad0c <_dtoa_r+0x514>
 810ab68:	427c      	negs	r4, r7
 810ab6a:	4b92      	ldr	r3, [pc, #584]	@ (810adb4 <_dtoa_r+0x5bc>)
 810ab6c:	4d92      	ldr	r5, [pc, #584]	@ (810adb8 <_dtoa_r+0x5c0>)
 810ab6e:	f004 020f 	and.w	r2, r4, #15
 810ab72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810ab76:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ab7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810ab7e:	f7f5 fdc3 	bl	8100708 <__aeabi_dmul>
 810ab82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810ab86:	1124      	asrs	r4, r4, #4
 810ab88:	2300      	movs	r3, #0
 810ab8a:	2602      	movs	r6, #2
 810ab8c:	2c00      	cmp	r4, #0
 810ab8e:	f040 80b2 	bne.w	810acf6 <_dtoa_r+0x4fe>
 810ab92:	2b00      	cmp	r3, #0
 810ab94:	d1d3      	bne.n	810ab3e <_dtoa_r+0x346>
 810ab96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810ab98:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810ab9c:	2b00      	cmp	r3, #0
 810ab9e:	f000 80b7 	beq.w	810ad10 <_dtoa_r+0x518>
 810aba2:	4b86      	ldr	r3, [pc, #536]	@ (810adbc <_dtoa_r+0x5c4>)
 810aba4:	2200      	movs	r2, #0
 810aba6:	4620      	mov	r0, r4
 810aba8:	4629      	mov	r1, r5
 810abaa:	f7f6 f81f 	bl	8100bec <__aeabi_dcmplt>
 810abae:	2800      	cmp	r0, #0
 810abb0:	f000 80ae 	beq.w	810ad10 <_dtoa_r+0x518>
 810abb4:	9b07      	ldr	r3, [sp, #28]
 810abb6:	2b00      	cmp	r3, #0
 810abb8:	f000 80aa 	beq.w	810ad10 <_dtoa_r+0x518>
 810abbc:	9b00      	ldr	r3, [sp, #0]
 810abbe:	2b00      	cmp	r3, #0
 810abc0:	dd37      	ble.n	810ac32 <_dtoa_r+0x43a>
 810abc2:	1e7b      	subs	r3, r7, #1
 810abc4:	9304      	str	r3, [sp, #16]
 810abc6:	4620      	mov	r0, r4
 810abc8:	4b7d      	ldr	r3, [pc, #500]	@ (810adc0 <_dtoa_r+0x5c8>)
 810abca:	2200      	movs	r2, #0
 810abcc:	4629      	mov	r1, r5
 810abce:	f7f5 fd9b 	bl	8100708 <__aeabi_dmul>
 810abd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810abd6:	9c00      	ldr	r4, [sp, #0]
 810abd8:	3601      	adds	r6, #1
 810abda:	4630      	mov	r0, r6
 810abdc:	f7f5 fd2a 	bl	8100634 <__aeabi_i2d>
 810abe0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810abe4:	f7f5 fd90 	bl	8100708 <__aeabi_dmul>
 810abe8:	4b76      	ldr	r3, [pc, #472]	@ (810adc4 <_dtoa_r+0x5cc>)
 810abea:	2200      	movs	r2, #0
 810abec:	f7f5 fbd6 	bl	810039c <__adddf3>
 810abf0:	4605      	mov	r5, r0
 810abf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 810abf6:	2c00      	cmp	r4, #0
 810abf8:	f040 808d 	bne.w	810ad16 <_dtoa_r+0x51e>
 810abfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ac00:	4b71      	ldr	r3, [pc, #452]	@ (810adc8 <_dtoa_r+0x5d0>)
 810ac02:	2200      	movs	r2, #0
 810ac04:	f7f5 fbc8 	bl	8100398 <__aeabi_dsub>
 810ac08:	4602      	mov	r2, r0
 810ac0a:	460b      	mov	r3, r1
 810ac0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810ac10:	462a      	mov	r2, r5
 810ac12:	4633      	mov	r3, r6
 810ac14:	f7f6 f808 	bl	8100c28 <__aeabi_dcmpgt>
 810ac18:	2800      	cmp	r0, #0
 810ac1a:	f040 828b 	bne.w	810b134 <_dtoa_r+0x93c>
 810ac1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ac22:	462a      	mov	r2, r5
 810ac24:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 810ac28:	f7f5 ffe0 	bl	8100bec <__aeabi_dcmplt>
 810ac2c:	2800      	cmp	r0, #0
 810ac2e:	f040 8128 	bne.w	810ae82 <_dtoa_r+0x68a>
 810ac32:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 810ac36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 810ac3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810ac3c:	2b00      	cmp	r3, #0
 810ac3e:	f2c0 815a 	blt.w	810aef6 <_dtoa_r+0x6fe>
 810ac42:	2f0e      	cmp	r7, #14
 810ac44:	f300 8157 	bgt.w	810aef6 <_dtoa_r+0x6fe>
 810ac48:	4b5a      	ldr	r3, [pc, #360]	@ (810adb4 <_dtoa_r+0x5bc>)
 810ac4a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810ac4e:	ed93 7b00 	vldr	d7, [r3]
 810ac52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810ac54:	2b00      	cmp	r3, #0
 810ac56:	ed8d 7b00 	vstr	d7, [sp]
 810ac5a:	da03      	bge.n	810ac64 <_dtoa_r+0x46c>
 810ac5c:	9b07      	ldr	r3, [sp, #28]
 810ac5e:	2b00      	cmp	r3, #0
 810ac60:	f340 8101 	ble.w	810ae66 <_dtoa_r+0x66e>
 810ac64:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810ac68:	4656      	mov	r6, sl
 810ac6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 810ac6e:	4620      	mov	r0, r4
 810ac70:	4629      	mov	r1, r5
 810ac72:	f7f5 fe73 	bl	810095c <__aeabi_ddiv>
 810ac76:	f7f5 fff7 	bl	8100c68 <__aeabi_d2iz>
 810ac7a:	4680      	mov	r8, r0
 810ac7c:	f7f5 fcda 	bl	8100634 <__aeabi_i2d>
 810ac80:	e9dd 2300 	ldrd	r2, r3, [sp]
 810ac84:	f7f5 fd40 	bl	8100708 <__aeabi_dmul>
 810ac88:	4602      	mov	r2, r0
 810ac8a:	460b      	mov	r3, r1
 810ac8c:	4620      	mov	r0, r4
 810ac8e:	4629      	mov	r1, r5
 810ac90:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 810ac94:	f7f5 fb80 	bl	8100398 <__aeabi_dsub>
 810ac98:	f806 4b01 	strb.w	r4, [r6], #1
 810ac9c:	9d07      	ldr	r5, [sp, #28]
 810ac9e:	eba6 040a 	sub.w	r4, r6, sl
 810aca2:	42a5      	cmp	r5, r4
 810aca4:	4602      	mov	r2, r0
 810aca6:	460b      	mov	r3, r1
 810aca8:	f040 8117 	bne.w	810aeda <_dtoa_r+0x6e2>
 810acac:	f7f5 fb76 	bl	810039c <__adddf3>
 810acb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 810acb4:	4604      	mov	r4, r0
 810acb6:	460d      	mov	r5, r1
 810acb8:	f7f5 ffb6 	bl	8100c28 <__aeabi_dcmpgt>
 810acbc:	2800      	cmp	r0, #0
 810acbe:	f040 80f9 	bne.w	810aeb4 <_dtoa_r+0x6bc>
 810acc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 810acc6:	4620      	mov	r0, r4
 810acc8:	4629      	mov	r1, r5
 810acca:	f7f5 ff85 	bl	8100bd8 <__aeabi_dcmpeq>
 810acce:	b118      	cbz	r0, 810acd8 <_dtoa_r+0x4e0>
 810acd0:	f018 0f01 	tst.w	r8, #1
 810acd4:	f040 80ee 	bne.w	810aeb4 <_dtoa_r+0x6bc>
 810acd8:	4649      	mov	r1, r9
 810acda:	4658      	mov	r0, fp
 810acdc:	f000 fc90 	bl	810b600 <_Bfree>
 810ace0:	2300      	movs	r3, #0
 810ace2:	7033      	strb	r3, [r6, #0]
 810ace4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810ace6:	3701      	adds	r7, #1
 810ace8:	601f      	str	r7, [r3, #0]
 810acea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810acec:	2b00      	cmp	r3, #0
 810acee:	f000 831d 	beq.w	810b32c <_dtoa_r+0xb34>
 810acf2:	601e      	str	r6, [r3, #0]
 810acf4:	e31a      	b.n	810b32c <_dtoa_r+0xb34>
 810acf6:	07e2      	lsls	r2, r4, #31
 810acf8:	d505      	bpl.n	810ad06 <_dtoa_r+0x50e>
 810acfa:	e9d5 2300 	ldrd	r2, r3, [r5]
 810acfe:	f7f5 fd03 	bl	8100708 <__aeabi_dmul>
 810ad02:	3601      	adds	r6, #1
 810ad04:	2301      	movs	r3, #1
 810ad06:	1064      	asrs	r4, r4, #1
 810ad08:	3508      	adds	r5, #8
 810ad0a:	e73f      	b.n	810ab8c <_dtoa_r+0x394>
 810ad0c:	2602      	movs	r6, #2
 810ad0e:	e742      	b.n	810ab96 <_dtoa_r+0x39e>
 810ad10:	9c07      	ldr	r4, [sp, #28]
 810ad12:	9704      	str	r7, [sp, #16]
 810ad14:	e761      	b.n	810abda <_dtoa_r+0x3e2>
 810ad16:	4b27      	ldr	r3, [pc, #156]	@ (810adb4 <_dtoa_r+0x5bc>)
 810ad18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810ad1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810ad1e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810ad22:	4454      	add	r4, sl
 810ad24:	2900      	cmp	r1, #0
 810ad26:	d053      	beq.n	810add0 <_dtoa_r+0x5d8>
 810ad28:	4928      	ldr	r1, [pc, #160]	@ (810adcc <_dtoa_r+0x5d4>)
 810ad2a:	2000      	movs	r0, #0
 810ad2c:	f7f5 fe16 	bl	810095c <__aeabi_ddiv>
 810ad30:	4633      	mov	r3, r6
 810ad32:	462a      	mov	r2, r5
 810ad34:	f7f5 fb30 	bl	8100398 <__aeabi_dsub>
 810ad38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810ad3c:	4656      	mov	r6, sl
 810ad3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ad42:	f7f5 ff91 	bl	8100c68 <__aeabi_d2iz>
 810ad46:	4605      	mov	r5, r0
 810ad48:	f7f5 fc74 	bl	8100634 <__aeabi_i2d>
 810ad4c:	4602      	mov	r2, r0
 810ad4e:	460b      	mov	r3, r1
 810ad50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ad54:	f7f5 fb20 	bl	8100398 <__aeabi_dsub>
 810ad58:	3530      	adds	r5, #48	@ 0x30
 810ad5a:	4602      	mov	r2, r0
 810ad5c:	460b      	mov	r3, r1
 810ad5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810ad62:	f806 5b01 	strb.w	r5, [r6], #1
 810ad66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810ad6a:	f7f5 ff3f 	bl	8100bec <__aeabi_dcmplt>
 810ad6e:	2800      	cmp	r0, #0
 810ad70:	d171      	bne.n	810ae56 <_dtoa_r+0x65e>
 810ad72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810ad76:	4911      	ldr	r1, [pc, #68]	@ (810adbc <_dtoa_r+0x5c4>)
 810ad78:	2000      	movs	r0, #0
 810ad7a:	f7f5 fb0d 	bl	8100398 <__aeabi_dsub>
 810ad7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810ad82:	f7f5 ff33 	bl	8100bec <__aeabi_dcmplt>
 810ad86:	2800      	cmp	r0, #0
 810ad88:	f040 8095 	bne.w	810aeb6 <_dtoa_r+0x6be>
 810ad8c:	42a6      	cmp	r6, r4
 810ad8e:	f43f af50 	beq.w	810ac32 <_dtoa_r+0x43a>
 810ad92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810ad96:	4b0a      	ldr	r3, [pc, #40]	@ (810adc0 <_dtoa_r+0x5c8>)
 810ad98:	2200      	movs	r2, #0
 810ad9a:	f7f5 fcb5 	bl	8100708 <__aeabi_dmul>
 810ad9e:	4b08      	ldr	r3, [pc, #32]	@ (810adc0 <_dtoa_r+0x5c8>)
 810ada0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810ada4:	2200      	movs	r2, #0
 810ada6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810adaa:	f7f5 fcad 	bl	8100708 <__aeabi_dmul>
 810adae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810adb2:	e7c4      	b.n	810ad3e <_dtoa_r+0x546>
 810adb4:	0810e5a0 	.word	0x0810e5a0
 810adb8:	0810e578 	.word	0x0810e578
 810adbc:	3ff00000 	.word	0x3ff00000
 810adc0:	40240000 	.word	0x40240000
 810adc4:	401c0000 	.word	0x401c0000
 810adc8:	40140000 	.word	0x40140000
 810adcc:	3fe00000 	.word	0x3fe00000
 810add0:	4631      	mov	r1, r6
 810add2:	4628      	mov	r0, r5
 810add4:	f7f5 fc98 	bl	8100708 <__aeabi_dmul>
 810add8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810addc:	9415      	str	r4, [sp, #84]	@ 0x54
 810adde:	4656      	mov	r6, sl
 810ade0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ade4:	f7f5 ff40 	bl	8100c68 <__aeabi_d2iz>
 810ade8:	4605      	mov	r5, r0
 810adea:	f7f5 fc23 	bl	8100634 <__aeabi_i2d>
 810adee:	4602      	mov	r2, r0
 810adf0:	460b      	mov	r3, r1
 810adf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810adf6:	f7f5 facf 	bl	8100398 <__aeabi_dsub>
 810adfa:	3530      	adds	r5, #48	@ 0x30
 810adfc:	f806 5b01 	strb.w	r5, [r6], #1
 810ae00:	4602      	mov	r2, r0
 810ae02:	460b      	mov	r3, r1
 810ae04:	42a6      	cmp	r6, r4
 810ae06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810ae0a:	f04f 0200 	mov.w	r2, #0
 810ae0e:	d124      	bne.n	810ae5a <_dtoa_r+0x662>
 810ae10:	4bac      	ldr	r3, [pc, #688]	@ (810b0c4 <_dtoa_r+0x8cc>)
 810ae12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810ae16:	f7f5 fac1 	bl	810039c <__adddf3>
 810ae1a:	4602      	mov	r2, r0
 810ae1c:	460b      	mov	r3, r1
 810ae1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ae22:	f7f5 ff01 	bl	8100c28 <__aeabi_dcmpgt>
 810ae26:	2800      	cmp	r0, #0
 810ae28:	d145      	bne.n	810aeb6 <_dtoa_r+0x6be>
 810ae2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810ae2e:	49a5      	ldr	r1, [pc, #660]	@ (810b0c4 <_dtoa_r+0x8cc>)
 810ae30:	2000      	movs	r0, #0
 810ae32:	f7f5 fab1 	bl	8100398 <__aeabi_dsub>
 810ae36:	4602      	mov	r2, r0
 810ae38:	460b      	mov	r3, r1
 810ae3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810ae3e:	f7f5 fed5 	bl	8100bec <__aeabi_dcmplt>
 810ae42:	2800      	cmp	r0, #0
 810ae44:	f43f aef5 	beq.w	810ac32 <_dtoa_r+0x43a>
 810ae48:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 810ae4a:	1e73      	subs	r3, r6, #1
 810ae4c:	9315      	str	r3, [sp, #84]	@ 0x54
 810ae4e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810ae52:	2b30      	cmp	r3, #48	@ 0x30
 810ae54:	d0f8      	beq.n	810ae48 <_dtoa_r+0x650>
 810ae56:	9f04      	ldr	r7, [sp, #16]
 810ae58:	e73e      	b.n	810acd8 <_dtoa_r+0x4e0>
 810ae5a:	4b9b      	ldr	r3, [pc, #620]	@ (810b0c8 <_dtoa_r+0x8d0>)
 810ae5c:	f7f5 fc54 	bl	8100708 <__aeabi_dmul>
 810ae60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810ae64:	e7bc      	b.n	810ade0 <_dtoa_r+0x5e8>
 810ae66:	d10c      	bne.n	810ae82 <_dtoa_r+0x68a>
 810ae68:	4b98      	ldr	r3, [pc, #608]	@ (810b0cc <_dtoa_r+0x8d4>)
 810ae6a:	2200      	movs	r2, #0
 810ae6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 810ae70:	f7f5 fc4a 	bl	8100708 <__aeabi_dmul>
 810ae74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810ae78:	f7f5 fecc 	bl	8100c14 <__aeabi_dcmpge>
 810ae7c:	2800      	cmp	r0, #0
 810ae7e:	f000 8157 	beq.w	810b130 <_dtoa_r+0x938>
 810ae82:	2400      	movs	r4, #0
 810ae84:	4625      	mov	r5, r4
 810ae86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810ae88:	43db      	mvns	r3, r3
 810ae8a:	9304      	str	r3, [sp, #16]
 810ae8c:	4656      	mov	r6, sl
 810ae8e:	2700      	movs	r7, #0
 810ae90:	4621      	mov	r1, r4
 810ae92:	4658      	mov	r0, fp
 810ae94:	f000 fbb4 	bl	810b600 <_Bfree>
 810ae98:	2d00      	cmp	r5, #0
 810ae9a:	d0dc      	beq.n	810ae56 <_dtoa_r+0x65e>
 810ae9c:	b12f      	cbz	r7, 810aeaa <_dtoa_r+0x6b2>
 810ae9e:	42af      	cmp	r7, r5
 810aea0:	d003      	beq.n	810aeaa <_dtoa_r+0x6b2>
 810aea2:	4639      	mov	r1, r7
 810aea4:	4658      	mov	r0, fp
 810aea6:	f000 fbab 	bl	810b600 <_Bfree>
 810aeaa:	4629      	mov	r1, r5
 810aeac:	4658      	mov	r0, fp
 810aeae:	f000 fba7 	bl	810b600 <_Bfree>
 810aeb2:	e7d0      	b.n	810ae56 <_dtoa_r+0x65e>
 810aeb4:	9704      	str	r7, [sp, #16]
 810aeb6:	4633      	mov	r3, r6
 810aeb8:	461e      	mov	r6, r3
 810aeba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810aebe:	2a39      	cmp	r2, #57	@ 0x39
 810aec0:	d107      	bne.n	810aed2 <_dtoa_r+0x6da>
 810aec2:	459a      	cmp	sl, r3
 810aec4:	d1f8      	bne.n	810aeb8 <_dtoa_r+0x6c0>
 810aec6:	9a04      	ldr	r2, [sp, #16]
 810aec8:	3201      	adds	r2, #1
 810aeca:	9204      	str	r2, [sp, #16]
 810aecc:	2230      	movs	r2, #48	@ 0x30
 810aece:	f88a 2000 	strb.w	r2, [sl]
 810aed2:	781a      	ldrb	r2, [r3, #0]
 810aed4:	3201      	adds	r2, #1
 810aed6:	701a      	strb	r2, [r3, #0]
 810aed8:	e7bd      	b.n	810ae56 <_dtoa_r+0x65e>
 810aeda:	4b7b      	ldr	r3, [pc, #492]	@ (810b0c8 <_dtoa_r+0x8d0>)
 810aedc:	2200      	movs	r2, #0
 810aede:	f7f5 fc13 	bl	8100708 <__aeabi_dmul>
 810aee2:	2200      	movs	r2, #0
 810aee4:	2300      	movs	r3, #0
 810aee6:	4604      	mov	r4, r0
 810aee8:	460d      	mov	r5, r1
 810aeea:	f7f5 fe75 	bl	8100bd8 <__aeabi_dcmpeq>
 810aeee:	2800      	cmp	r0, #0
 810aef0:	f43f aebb 	beq.w	810ac6a <_dtoa_r+0x472>
 810aef4:	e6f0      	b.n	810acd8 <_dtoa_r+0x4e0>
 810aef6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 810aef8:	2a00      	cmp	r2, #0
 810aefa:	f000 80db 	beq.w	810b0b4 <_dtoa_r+0x8bc>
 810aefe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810af00:	2a01      	cmp	r2, #1
 810af02:	f300 80bf 	bgt.w	810b084 <_dtoa_r+0x88c>
 810af06:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 810af08:	2a00      	cmp	r2, #0
 810af0a:	f000 80b7 	beq.w	810b07c <_dtoa_r+0x884>
 810af0e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 810af12:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810af14:	4646      	mov	r6, r8
 810af16:	9a08      	ldr	r2, [sp, #32]
 810af18:	2101      	movs	r1, #1
 810af1a:	441a      	add	r2, r3
 810af1c:	4658      	mov	r0, fp
 810af1e:	4498      	add	r8, r3
 810af20:	9208      	str	r2, [sp, #32]
 810af22:	f000 fc6b 	bl	810b7fc <__i2b>
 810af26:	4605      	mov	r5, r0
 810af28:	b15e      	cbz	r6, 810af42 <_dtoa_r+0x74a>
 810af2a:	9b08      	ldr	r3, [sp, #32]
 810af2c:	2b00      	cmp	r3, #0
 810af2e:	dd08      	ble.n	810af42 <_dtoa_r+0x74a>
 810af30:	42b3      	cmp	r3, r6
 810af32:	9a08      	ldr	r2, [sp, #32]
 810af34:	bfa8      	it	ge
 810af36:	4633      	movge	r3, r6
 810af38:	eba8 0803 	sub.w	r8, r8, r3
 810af3c:	1af6      	subs	r6, r6, r3
 810af3e:	1ad3      	subs	r3, r2, r3
 810af40:	9308      	str	r3, [sp, #32]
 810af42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810af44:	b1f3      	cbz	r3, 810af84 <_dtoa_r+0x78c>
 810af46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810af48:	2b00      	cmp	r3, #0
 810af4a:	f000 80b7 	beq.w	810b0bc <_dtoa_r+0x8c4>
 810af4e:	b18c      	cbz	r4, 810af74 <_dtoa_r+0x77c>
 810af50:	4629      	mov	r1, r5
 810af52:	4622      	mov	r2, r4
 810af54:	4658      	mov	r0, fp
 810af56:	f000 fd11 	bl	810b97c <__pow5mult>
 810af5a:	464a      	mov	r2, r9
 810af5c:	4601      	mov	r1, r0
 810af5e:	4605      	mov	r5, r0
 810af60:	4658      	mov	r0, fp
 810af62:	f000 fc61 	bl	810b828 <__multiply>
 810af66:	4649      	mov	r1, r9
 810af68:	9004      	str	r0, [sp, #16]
 810af6a:	4658      	mov	r0, fp
 810af6c:	f000 fb48 	bl	810b600 <_Bfree>
 810af70:	9b04      	ldr	r3, [sp, #16]
 810af72:	4699      	mov	r9, r3
 810af74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810af76:	1b1a      	subs	r2, r3, r4
 810af78:	d004      	beq.n	810af84 <_dtoa_r+0x78c>
 810af7a:	4649      	mov	r1, r9
 810af7c:	4658      	mov	r0, fp
 810af7e:	f000 fcfd 	bl	810b97c <__pow5mult>
 810af82:	4681      	mov	r9, r0
 810af84:	2101      	movs	r1, #1
 810af86:	4658      	mov	r0, fp
 810af88:	f000 fc38 	bl	810b7fc <__i2b>
 810af8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810af8e:	4604      	mov	r4, r0
 810af90:	2b00      	cmp	r3, #0
 810af92:	f000 81cf 	beq.w	810b334 <_dtoa_r+0xb3c>
 810af96:	461a      	mov	r2, r3
 810af98:	4601      	mov	r1, r0
 810af9a:	4658      	mov	r0, fp
 810af9c:	f000 fcee 	bl	810b97c <__pow5mult>
 810afa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810afa2:	2b01      	cmp	r3, #1
 810afa4:	4604      	mov	r4, r0
 810afa6:	f300 8095 	bgt.w	810b0d4 <_dtoa_r+0x8dc>
 810afaa:	9b02      	ldr	r3, [sp, #8]
 810afac:	2b00      	cmp	r3, #0
 810afae:	f040 8087 	bne.w	810b0c0 <_dtoa_r+0x8c8>
 810afb2:	9b03      	ldr	r3, [sp, #12]
 810afb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810afb8:	2b00      	cmp	r3, #0
 810afba:	f040 8089 	bne.w	810b0d0 <_dtoa_r+0x8d8>
 810afbe:	9b03      	ldr	r3, [sp, #12]
 810afc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810afc4:	0d1b      	lsrs	r3, r3, #20
 810afc6:	051b      	lsls	r3, r3, #20
 810afc8:	b12b      	cbz	r3, 810afd6 <_dtoa_r+0x7de>
 810afca:	9b08      	ldr	r3, [sp, #32]
 810afcc:	3301      	adds	r3, #1
 810afce:	9308      	str	r3, [sp, #32]
 810afd0:	f108 0801 	add.w	r8, r8, #1
 810afd4:	2301      	movs	r3, #1
 810afd6:	930a      	str	r3, [sp, #40]	@ 0x28
 810afd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810afda:	2b00      	cmp	r3, #0
 810afdc:	f000 81b0 	beq.w	810b340 <_dtoa_r+0xb48>
 810afe0:	6923      	ldr	r3, [r4, #16]
 810afe2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810afe6:	6918      	ldr	r0, [r3, #16]
 810afe8:	f000 fbbc 	bl	810b764 <__hi0bits>
 810afec:	f1c0 0020 	rsb	r0, r0, #32
 810aff0:	9b08      	ldr	r3, [sp, #32]
 810aff2:	4418      	add	r0, r3
 810aff4:	f010 001f 	ands.w	r0, r0, #31
 810aff8:	d077      	beq.n	810b0ea <_dtoa_r+0x8f2>
 810affa:	f1c0 0320 	rsb	r3, r0, #32
 810affe:	2b04      	cmp	r3, #4
 810b000:	dd6b      	ble.n	810b0da <_dtoa_r+0x8e2>
 810b002:	9b08      	ldr	r3, [sp, #32]
 810b004:	f1c0 001c 	rsb	r0, r0, #28
 810b008:	4403      	add	r3, r0
 810b00a:	4480      	add	r8, r0
 810b00c:	4406      	add	r6, r0
 810b00e:	9308      	str	r3, [sp, #32]
 810b010:	f1b8 0f00 	cmp.w	r8, #0
 810b014:	dd05      	ble.n	810b022 <_dtoa_r+0x82a>
 810b016:	4649      	mov	r1, r9
 810b018:	4642      	mov	r2, r8
 810b01a:	4658      	mov	r0, fp
 810b01c:	f000 fd08 	bl	810ba30 <__lshift>
 810b020:	4681      	mov	r9, r0
 810b022:	9b08      	ldr	r3, [sp, #32]
 810b024:	2b00      	cmp	r3, #0
 810b026:	dd05      	ble.n	810b034 <_dtoa_r+0x83c>
 810b028:	4621      	mov	r1, r4
 810b02a:	461a      	mov	r2, r3
 810b02c:	4658      	mov	r0, fp
 810b02e:	f000 fcff 	bl	810ba30 <__lshift>
 810b032:	4604      	mov	r4, r0
 810b034:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810b036:	2b00      	cmp	r3, #0
 810b038:	d059      	beq.n	810b0ee <_dtoa_r+0x8f6>
 810b03a:	4621      	mov	r1, r4
 810b03c:	4648      	mov	r0, r9
 810b03e:	f000 fd63 	bl	810bb08 <__mcmp>
 810b042:	2800      	cmp	r0, #0
 810b044:	da53      	bge.n	810b0ee <_dtoa_r+0x8f6>
 810b046:	1e7b      	subs	r3, r7, #1
 810b048:	9304      	str	r3, [sp, #16]
 810b04a:	4649      	mov	r1, r9
 810b04c:	2300      	movs	r3, #0
 810b04e:	220a      	movs	r2, #10
 810b050:	4658      	mov	r0, fp
 810b052:	f000 faf7 	bl	810b644 <__multadd>
 810b056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810b058:	4681      	mov	r9, r0
 810b05a:	2b00      	cmp	r3, #0
 810b05c:	f000 8172 	beq.w	810b344 <_dtoa_r+0xb4c>
 810b060:	2300      	movs	r3, #0
 810b062:	4629      	mov	r1, r5
 810b064:	220a      	movs	r2, #10
 810b066:	4658      	mov	r0, fp
 810b068:	f000 faec 	bl	810b644 <__multadd>
 810b06c:	9b00      	ldr	r3, [sp, #0]
 810b06e:	2b00      	cmp	r3, #0
 810b070:	4605      	mov	r5, r0
 810b072:	dc67      	bgt.n	810b144 <_dtoa_r+0x94c>
 810b074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b076:	2b02      	cmp	r3, #2
 810b078:	dc41      	bgt.n	810b0fe <_dtoa_r+0x906>
 810b07a:	e063      	b.n	810b144 <_dtoa_r+0x94c>
 810b07c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810b07e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 810b082:	e746      	b.n	810af12 <_dtoa_r+0x71a>
 810b084:	9b07      	ldr	r3, [sp, #28]
 810b086:	1e5c      	subs	r4, r3, #1
 810b088:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810b08a:	42a3      	cmp	r3, r4
 810b08c:	bfbf      	itttt	lt
 810b08e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 810b090:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 810b092:	940a      	strlt	r4, [sp, #40]	@ 0x28
 810b094:	1ae3      	sublt	r3, r4, r3
 810b096:	bfb4      	ite	lt
 810b098:	18d2      	addlt	r2, r2, r3
 810b09a:	1b1c      	subge	r4, r3, r4
 810b09c:	9b07      	ldr	r3, [sp, #28]
 810b09e:	bfbc      	itt	lt
 810b0a0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 810b0a2:	2400      	movlt	r4, #0
 810b0a4:	2b00      	cmp	r3, #0
 810b0a6:	bfb5      	itete	lt
 810b0a8:	eba8 0603 	sublt.w	r6, r8, r3
 810b0ac:	9b07      	ldrge	r3, [sp, #28]
 810b0ae:	2300      	movlt	r3, #0
 810b0b0:	4646      	movge	r6, r8
 810b0b2:	e730      	b.n	810af16 <_dtoa_r+0x71e>
 810b0b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810b0b6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 810b0b8:	4646      	mov	r6, r8
 810b0ba:	e735      	b.n	810af28 <_dtoa_r+0x730>
 810b0bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810b0be:	e75c      	b.n	810af7a <_dtoa_r+0x782>
 810b0c0:	2300      	movs	r3, #0
 810b0c2:	e788      	b.n	810afd6 <_dtoa_r+0x7de>
 810b0c4:	3fe00000 	.word	0x3fe00000
 810b0c8:	40240000 	.word	0x40240000
 810b0cc:	40140000 	.word	0x40140000
 810b0d0:	9b02      	ldr	r3, [sp, #8]
 810b0d2:	e780      	b.n	810afd6 <_dtoa_r+0x7de>
 810b0d4:	2300      	movs	r3, #0
 810b0d6:	930a      	str	r3, [sp, #40]	@ 0x28
 810b0d8:	e782      	b.n	810afe0 <_dtoa_r+0x7e8>
 810b0da:	d099      	beq.n	810b010 <_dtoa_r+0x818>
 810b0dc:	9a08      	ldr	r2, [sp, #32]
 810b0de:	331c      	adds	r3, #28
 810b0e0:	441a      	add	r2, r3
 810b0e2:	4498      	add	r8, r3
 810b0e4:	441e      	add	r6, r3
 810b0e6:	9208      	str	r2, [sp, #32]
 810b0e8:	e792      	b.n	810b010 <_dtoa_r+0x818>
 810b0ea:	4603      	mov	r3, r0
 810b0ec:	e7f6      	b.n	810b0dc <_dtoa_r+0x8e4>
 810b0ee:	9b07      	ldr	r3, [sp, #28]
 810b0f0:	9704      	str	r7, [sp, #16]
 810b0f2:	2b00      	cmp	r3, #0
 810b0f4:	dc20      	bgt.n	810b138 <_dtoa_r+0x940>
 810b0f6:	9300      	str	r3, [sp, #0]
 810b0f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b0fa:	2b02      	cmp	r3, #2
 810b0fc:	dd1e      	ble.n	810b13c <_dtoa_r+0x944>
 810b0fe:	9b00      	ldr	r3, [sp, #0]
 810b100:	2b00      	cmp	r3, #0
 810b102:	f47f aec0 	bne.w	810ae86 <_dtoa_r+0x68e>
 810b106:	4621      	mov	r1, r4
 810b108:	2205      	movs	r2, #5
 810b10a:	4658      	mov	r0, fp
 810b10c:	f000 fa9a 	bl	810b644 <__multadd>
 810b110:	4601      	mov	r1, r0
 810b112:	4604      	mov	r4, r0
 810b114:	4648      	mov	r0, r9
 810b116:	f000 fcf7 	bl	810bb08 <__mcmp>
 810b11a:	2800      	cmp	r0, #0
 810b11c:	f77f aeb3 	ble.w	810ae86 <_dtoa_r+0x68e>
 810b120:	4656      	mov	r6, sl
 810b122:	2331      	movs	r3, #49	@ 0x31
 810b124:	f806 3b01 	strb.w	r3, [r6], #1
 810b128:	9b04      	ldr	r3, [sp, #16]
 810b12a:	3301      	adds	r3, #1
 810b12c:	9304      	str	r3, [sp, #16]
 810b12e:	e6ae      	b.n	810ae8e <_dtoa_r+0x696>
 810b130:	9c07      	ldr	r4, [sp, #28]
 810b132:	9704      	str	r7, [sp, #16]
 810b134:	4625      	mov	r5, r4
 810b136:	e7f3      	b.n	810b120 <_dtoa_r+0x928>
 810b138:	9b07      	ldr	r3, [sp, #28]
 810b13a:	9300      	str	r3, [sp, #0]
 810b13c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810b13e:	2b00      	cmp	r3, #0
 810b140:	f000 8104 	beq.w	810b34c <_dtoa_r+0xb54>
 810b144:	2e00      	cmp	r6, #0
 810b146:	dd05      	ble.n	810b154 <_dtoa_r+0x95c>
 810b148:	4629      	mov	r1, r5
 810b14a:	4632      	mov	r2, r6
 810b14c:	4658      	mov	r0, fp
 810b14e:	f000 fc6f 	bl	810ba30 <__lshift>
 810b152:	4605      	mov	r5, r0
 810b154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810b156:	2b00      	cmp	r3, #0
 810b158:	d05a      	beq.n	810b210 <_dtoa_r+0xa18>
 810b15a:	6869      	ldr	r1, [r5, #4]
 810b15c:	4658      	mov	r0, fp
 810b15e:	f000 fa0f 	bl	810b580 <_Balloc>
 810b162:	4606      	mov	r6, r0
 810b164:	b928      	cbnz	r0, 810b172 <_dtoa_r+0x97a>
 810b166:	4b84      	ldr	r3, [pc, #528]	@ (810b378 <_dtoa_r+0xb80>)
 810b168:	4602      	mov	r2, r0
 810b16a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 810b16e:	f7ff bb5a 	b.w	810a826 <_dtoa_r+0x2e>
 810b172:	692a      	ldr	r2, [r5, #16]
 810b174:	3202      	adds	r2, #2
 810b176:	0092      	lsls	r2, r2, #2
 810b178:	f105 010c 	add.w	r1, r5, #12
 810b17c:	300c      	adds	r0, #12
 810b17e:	f7ff fa9c 	bl	810a6ba <memcpy>
 810b182:	2201      	movs	r2, #1
 810b184:	4631      	mov	r1, r6
 810b186:	4658      	mov	r0, fp
 810b188:	f000 fc52 	bl	810ba30 <__lshift>
 810b18c:	f10a 0301 	add.w	r3, sl, #1
 810b190:	9307      	str	r3, [sp, #28]
 810b192:	9b00      	ldr	r3, [sp, #0]
 810b194:	4453      	add	r3, sl
 810b196:	930b      	str	r3, [sp, #44]	@ 0x2c
 810b198:	9b02      	ldr	r3, [sp, #8]
 810b19a:	f003 0301 	and.w	r3, r3, #1
 810b19e:	462f      	mov	r7, r5
 810b1a0:	930a      	str	r3, [sp, #40]	@ 0x28
 810b1a2:	4605      	mov	r5, r0
 810b1a4:	9b07      	ldr	r3, [sp, #28]
 810b1a6:	4621      	mov	r1, r4
 810b1a8:	3b01      	subs	r3, #1
 810b1aa:	4648      	mov	r0, r9
 810b1ac:	9300      	str	r3, [sp, #0]
 810b1ae:	f7ff fa99 	bl	810a6e4 <quorem>
 810b1b2:	4639      	mov	r1, r7
 810b1b4:	9002      	str	r0, [sp, #8]
 810b1b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810b1ba:	4648      	mov	r0, r9
 810b1bc:	f000 fca4 	bl	810bb08 <__mcmp>
 810b1c0:	462a      	mov	r2, r5
 810b1c2:	9008      	str	r0, [sp, #32]
 810b1c4:	4621      	mov	r1, r4
 810b1c6:	4658      	mov	r0, fp
 810b1c8:	f000 fcba 	bl	810bb40 <__mdiff>
 810b1cc:	68c2      	ldr	r2, [r0, #12]
 810b1ce:	4606      	mov	r6, r0
 810b1d0:	bb02      	cbnz	r2, 810b214 <_dtoa_r+0xa1c>
 810b1d2:	4601      	mov	r1, r0
 810b1d4:	4648      	mov	r0, r9
 810b1d6:	f000 fc97 	bl	810bb08 <__mcmp>
 810b1da:	4602      	mov	r2, r0
 810b1dc:	4631      	mov	r1, r6
 810b1de:	4658      	mov	r0, fp
 810b1e0:	920e      	str	r2, [sp, #56]	@ 0x38
 810b1e2:	f000 fa0d 	bl	810b600 <_Bfree>
 810b1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b1e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810b1ea:	9e07      	ldr	r6, [sp, #28]
 810b1ec:	ea43 0102 	orr.w	r1, r3, r2
 810b1f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810b1f2:	4319      	orrs	r1, r3
 810b1f4:	d110      	bne.n	810b218 <_dtoa_r+0xa20>
 810b1f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810b1fa:	d029      	beq.n	810b250 <_dtoa_r+0xa58>
 810b1fc:	9b08      	ldr	r3, [sp, #32]
 810b1fe:	2b00      	cmp	r3, #0
 810b200:	dd02      	ble.n	810b208 <_dtoa_r+0xa10>
 810b202:	9b02      	ldr	r3, [sp, #8]
 810b204:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 810b208:	9b00      	ldr	r3, [sp, #0]
 810b20a:	f883 8000 	strb.w	r8, [r3]
 810b20e:	e63f      	b.n	810ae90 <_dtoa_r+0x698>
 810b210:	4628      	mov	r0, r5
 810b212:	e7bb      	b.n	810b18c <_dtoa_r+0x994>
 810b214:	2201      	movs	r2, #1
 810b216:	e7e1      	b.n	810b1dc <_dtoa_r+0x9e4>
 810b218:	9b08      	ldr	r3, [sp, #32]
 810b21a:	2b00      	cmp	r3, #0
 810b21c:	db04      	blt.n	810b228 <_dtoa_r+0xa30>
 810b21e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810b220:	430b      	orrs	r3, r1
 810b222:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810b224:	430b      	orrs	r3, r1
 810b226:	d120      	bne.n	810b26a <_dtoa_r+0xa72>
 810b228:	2a00      	cmp	r2, #0
 810b22a:	dded      	ble.n	810b208 <_dtoa_r+0xa10>
 810b22c:	4649      	mov	r1, r9
 810b22e:	2201      	movs	r2, #1
 810b230:	4658      	mov	r0, fp
 810b232:	f000 fbfd 	bl	810ba30 <__lshift>
 810b236:	4621      	mov	r1, r4
 810b238:	4681      	mov	r9, r0
 810b23a:	f000 fc65 	bl	810bb08 <__mcmp>
 810b23e:	2800      	cmp	r0, #0
 810b240:	dc03      	bgt.n	810b24a <_dtoa_r+0xa52>
 810b242:	d1e1      	bne.n	810b208 <_dtoa_r+0xa10>
 810b244:	f018 0f01 	tst.w	r8, #1
 810b248:	d0de      	beq.n	810b208 <_dtoa_r+0xa10>
 810b24a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810b24e:	d1d8      	bne.n	810b202 <_dtoa_r+0xa0a>
 810b250:	9a00      	ldr	r2, [sp, #0]
 810b252:	2339      	movs	r3, #57	@ 0x39
 810b254:	7013      	strb	r3, [r2, #0]
 810b256:	4633      	mov	r3, r6
 810b258:	461e      	mov	r6, r3
 810b25a:	3b01      	subs	r3, #1
 810b25c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 810b260:	2a39      	cmp	r2, #57	@ 0x39
 810b262:	d052      	beq.n	810b30a <_dtoa_r+0xb12>
 810b264:	3201      	adds	r2, #1
 810b266:	701a      	strb	r2, [r3, #0]
 810b268:	e612      	b.n	810ae90 <_dtoa_r+0x698>
 810b26a:	2a00      	cmp	r2, #0
 810b26c:	dd07      	ble.n	810b27e <_dtoa_r+0xa86>
 810b26e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810b272:	d0ed      	beq.n	810b250 <_dtoa_r+0xa58>
 810b274:	9a00      	ldr	r2, [sp, #0]
 810b276:	f108 0301 	add.w	r3, r8, #1
 810b27a:	7013      	strb	r3, [r2, #0]
 810b27c:	e608      	b.n	810ae90 <_dtoa_r+0x698>
 810b27e:	9b07      	ldr	r3, [sp, #28]
 810b280:	9a07      	ldr	r2, [sp, #28]
 810b282:	f803 8c01 	strb.w	r8, [r3, #-1]
 810b286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810b288:	4293      	cmp	r3, r2
 810b28a:	d028      	beq.n	810b2de <_dtoa_r+0xae6>
 810b28c:	4649      	mov	r1, r9
 810b28e:	2300      	movs	r3, #0
 810b290:	220a      	movs	r2, #10
 810b292:	4658      	mov	r0, fp
 810b294:	f000 f9d6 	bl	810b644 <__multadd>
 810b298:	42af      	cmp	r7, r5
 810b29a:	4681      	mov	r9, r0
 810b29c:	f04f 0300 	mov.w	r3, #0
 810b2a0:	f04f 020a 	mov.w	r2, #10
 810b2a4:	4639      	mov	r1, r7
 810b2a6:	4658      	mov	r0, fp
 810b2a8:	d107      	bne.n	810b2ba <_dtoa_r+0xac2>
 810b2aa:	f000 f9cb 	bl	810b644 <__multadd>
 810b2ae:	4607      	mov	r7, r0
 810b2b0:	4605      	mov	r5, r0
 810b2b2:	9b07      	ldr	r3, [sp, #28]
 810b2b4:	3301      	adds	r3, #1
 810b2b6:	9307      	str	r3, [sp, #28]
 810b2b8:	e774      	b.n	810b1a4 <_dtoa_r+0x9ac>
 810b2ba:	f000 f9c3 	bl	810b644 <__multadd>
 810b2be:	4629      	mov	r1, r5
 810b2c0:	4607      	mov	r7, r0
 810b2c2:	2300      	movs	r3, #0
 810b2c4:	220a      	movs	r2, #10
 810b2c6:	4658      	mov	r0, fp
 810b2c8:	f000 f9bc 	bl	810b644 <__multadd>
 810b2cc:	4605      	mov	r5, r0
 810b2ce:	e7f0      	b.n	810b2b2 <_dtoa_r+0xaba>
 810b2d0:	9b00      	ldr	r3, [sp, #0]
 810b2d2:	2b00      	cmp	r3, #0
 810b2d4:	bfcc      	ite	gt
 810b2d6:	461e      	movgt	r6, r3
 810b2d8:	2601      	movle	r6, #1
 810b2da:	4456      	add	r6, sl
 810b2dc:	2700      	movs	r7, #0
 810b2de:	4649      	mov	r1, r9
 810b2e0:	2201      	movs	r2, #1
 810b2e2:	4658      	mov	r0, fp
 810b2e4:	f000 fba4 	bl	810ba30 <__lshift>
 810b2e8:	4621      	mov	r1, r4
 810b2ea:	4681      	mov	r9, r0
 810b2ec:	f000 fc0c 	bl	810bb08 <__mcmp>
 810b2f0:	2800      	cmp	r0, #0
 810b2f2:	dcb0      	bgt.n	810b256 <_dtoa_r+0xa5e>
 810b2f4:	d102      	bne.n	810b2fc <_dtoa_r+0xb04>
 810b2f6:	f018 0f01 	tst.w	r8, #1
 810b2fa:	d1ac      	bne.n	810b256 <_dtoa_r+0xa5e>
 810b2fc:	4633      	mov	r3, r6
 810b2fe:	461e      	mov	r6, r3
 810b300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810b304:	2a30      	cmp	r2, #48	@ 0x30
 810b306:	d0fa      	beq.n	810b2fe <_dtoa_r+0xb06>
 810b308:	e5c2      	b.n	810ae90 <_dtoa_r+0x698>
 810b30a:	459a      	cmp	sl, r3
 810b30c:	d1a4      	bne.n	810b258 <_dtoa_r+0xa60>
 810b30e:	9b04      	ldr	r3, [sp, #16]
 810b310:	3301      	adds	r3, #1
 810b312:	9304      	str	r3, [sp, #16]
 810b314:	2331      	movs	r3, #49	@ 0x31
 810b316:	f88a 3000 	strb.w	r3, [sl]
 810b31a:	e5b9      	b.n	810ae90 <_dtoa_r+0x698>
 810b31c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810b31e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 810b37c <_dtoa_r+0xb84>
 810b322:	b11b      	cbz	r3, 810b32c <_dtoa_r+0xb34>
 810b324:	f10a 0308 	add.w	r3, sl, #8
 810b328:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810b32a:	6013      	str	r3, [r2, #0]
 810b32c:	4650      	mov	r0, sl
 810b32e:	b019      	add	sp, #100	@ 0x64
 810b330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b336:	2b01      	cmp	r3, #1
 810b338:	f77f ae37 	ble.w	810afaa <_dtoa_r+0x7b2>
 810b33c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810b33e:	930a      	str	r3, [sp, #40]	@ 0x28
 810b340:	2001      	movs	r0, #1
 810b342:	e655      	b.n	810aff0 <_dtoa_r+0x7f8>
 810b344:	9b00      	ldr	r3, [sp, #0]
 810b346:	2b00      	cmp	r3, #0
 810b348:	f77f aed6 	ble.w	810b0f8 <_dtoa_r+0x900>
 810b34c:	4656      	mov	r6, sl
 810b34e:	4621      	mov	r1, r4
 810b350:	4648      	mov	r0, r9
 810b352:	f7ff f9c7 	bl	810a6e4 <quorem>
 810b356:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810b35a:	f806 8b01 	strb.w	r8, [r6], #1
 810b35e:	9b00      	ldr	r3, [sp, #0]
 810b360:	eba6 020a 	sub.w	r2, r6, sl
 810b364:	4293      	cmp	r3, r2
 810b366:	ddb3      	ble.n	810b2d0 <_dtoa_r+0xad8>
 810b368:	4649      	mov	r1, r9
 810b36a:	2300      	movs	r3, #0
 810b36c:	220a      	movs	r2, #10
 810b36e:	4658      	mov	r0, fp
 810b370:	f000 f968 	bl	810b644 <__multadd>
 810b374:	4681      	mov	r9, r0
 810b376:	e7ea      	b.n	810b34e <_dtoa_r+0xb56>
 810b378:	0810e4fd 	.word	0x0810e4fd
 810b37c:	0810e481 	.word	0x0810e481

0810b380 <_free_r>:
 810b380:	b538      	push	{r3, r4, r5, lr}
 810b382:	4605      	mov	r5, r0
 810b384:	2900      	cmp	r1, #0
 810b386:	d041      	beq.n	810b40c <_free_r+0x8c>
 810b388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810b38c:	1f0c      	subs	r4, r1, #4
 810b38e:	2b00      	cmp	r3, #0
 810b390:	bfb8      	it	lt
 810b392:	18e4      	addlt	r4, r4, r3
 810b394:	f000 f8e8 	bl	810b568 <__malloc_lock>
 810b398:	4a1d      	ldr	r2, [pc, #116]	@ (810b410 <_free_r+0x90>)
 810b39a:	6813      	ldr	r3, [r2, #0]
 810b39c:	b933      	cbnz	r3, 810b3ac <_free_r+0x2c>
 810b39e:	6063      	str	r3, [r4, #4]
 810b3a0:	6014      	str	r4, [r2, #0]
 810b3a2:	4628      	mov	r0, r5
 810b3a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810b3a8:	f000 b8e4 	b.w	810b574 <__malloc_unlock>
 810b3ac:	42a3      	cmp	r3, r4
 810b3ae:	d908      	bls.n	810b3c2 <_free_r+0x42>
 810b3b0:	6820      	ldr	r0, [r4, #0]
 810b3b2:	1821      	adds	r1, r4, r0
 810b3b4:	428b      	cmp	r3, r1
 810b3b6:	bf01      	itttt	eq
 810b3b8:	6819      	ldreq	r1, [r3, #0]
 810b3ba:	685b      	ldreq	r3, [r3, #4]
 810b3bc:	1809      	addeq	r1, r1, r0
 810b3be:	6021      	streq	r1, [r4, #0]
 810b3c0:	e7ed      	b.n	810b39e <_free_r+0x1e>
 810b3c2:	461a      	mov	r2, r3
 810b3c4:	685b      	ldr	r3, [r3, #4]
 810b3c6:	b10b      	cbz	r3, 810b3cc <_free_r+0x4c>
 810b3c8:	42a3      	cmp	r3, r4
 810b3ca:	d9fa      	bls.n	810b3c2 <_free_r+0x42>
 810b3cc:	6811      	ldr	r1, [r2, #0]
 810b3ce:	1850      	adds	r0, r2, r1
 810b3d0:	42a0      	cmp	r0, r4
 810b3d2:	d10b      	bne.n	810b3ec <_free_r+0x6c>
 810b3d4:	6820      	ldr	r0, [r4, #0]
 810b3d6:	4401      	add	r1, r0
 810b3d8:	1850      	adds	r0, r2, r1
 810b3da:	4283      	cmp	r3, r0
 810b3dc:	6011      	str	r1, [r2, #0]
 810b3de:	d1e0      	bne.n	810b3a2 <_free_r+0x22>
 810b3e0:	6818      	ldr	r0, [r3, #0]
 810b3e2:	685b      	ldr	r3, [r3, #4]
 810b3e4:	6053      	str	r3, [r2, #4]
 810b3e6:	4408      	add	r0, r1
 810b3e8:	6010      	str	r0, [r2, #0]
 810b3ea:	e7da      	b.n	810b3a2 <_free_r+0x22>
 810b3ec:	d902      	bls.n	810b3f4 <_free_r+0x74>
 810b3ee:	230c      	movs	r3, #12
 810b3f0:	602b      	str	r3, [r5, #0]
 810b3f2:	e7d6      	b.n	810b3a2 <_free_r+0x22>
 810b3f4:	6820      	ldr	r0, [r4, #0]
 810b3f6:	1821      	adds	r1, r4, r0
 810b3f8:	428b      	cmp	r3, r1
 810b3fa:	bf04      	itt	eq
 810b3fc:	6819      	ldreq	r1, [r3, #0]
 810b3fe:	685b      	ldreq	r3, [r3, #4]
 810b400:	6063      	str	r3, [r4, #4]
 810b402:	bf04      	itt	eq
 810b404:	1809      	addeq	r1, r1, r0
 810b406:	6021      	streq	r1, [r4, #0]
 810b408:	6054      	str	r4, [r2, #4]
 810b40a:	e7ca      	b.n	810b3a2 <_free_r+0x22>
 810b40c:	bd38      	pop	{r3, r4, r5, pc}
 810b40e:	bf00      	nop
 810b410:	100005b8 	.word	0x100005b8

0810b414 <malloc>:
 810b414:	4b02      	ldr	r3, [pc, #8]	@ (810b420 <malloc+0xc>)
 810b416:	4601      	mov	r1, r0
 810b418:	6818      	ldr	r0, [r3, #0]
 810b41a:	f000 b825 	b.w	810b468 <_malloc_r>
 810b41e:	bf00      	nop
 810b420:	10000028 	.word	0x10000028

0810b424 <sbrk_aligned>:
 810b424:	b570      	push	{r4, r5, r6, lr}
 810b426:	4e0f      	ldr	r6, [pc, #60]	@ (810b464 <sbrk_aligned+0x40>)
 810b428:	460c      	mov	r4, r1
 810b42a:	6831      	ldr	r1, [r6, #0]
 810b42c:	4605      	mov	r5, r0
 810b42e:	b911      	cbnz	r1, 810b436 <sbrk_aligned+0x12>
 810b430:	f001 ffd2 	bl	810d3d8 <_sbrk_r>
 810b434:	6030      	str	r0, [r6, #0]
 810b436:	4621      	mov	r1, r4
 810b438:	4628      	mov	r0, r5
 810b43a:	f001 ffcd 	bl	810d3d8 <_sbrk_r>
 810b43e:	1c43      	adds	r3, r0, #1
 810b440:	d103      	bne.n	810b44a <sbrk_aligned+0x26>
 810b442:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 810b446:	4620      	mov	r0, r4
 810b448:	bd70      	pop	{r4, r5, r6, pc}
 810b44a:	1cc4      	adds	r4, r0, #3
 810b44c:	f024 0403 	bic.w	r4, r4, #3
 810b450:	42a0      	cmp	r0, r4
 810b452:	d0f8      	beq.n	810b446 <sbrk_aligned+0x22>
 810b454:	1a21      	subs	r1, r4, r0
 810b456:	4628      	mov	r0, r5
 810b458:	f001 ffbe 	bl	810d3d8 <_sbrk_r>
 810b45c:	3001      	adds	r0, #1
 810b45e:	d1f2      	bne.n	810b446 <sbrk_aligned+0x22>
 810b460:	e7ef      	b.n	810b442 <sbrk_aligned+0x1e>
 810b462:	bf00      	nop
 810b464:	100005b4 	.word	0x100005b4

0810b468 <_malloc_r>:
 810b468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b46c:	1ccd      	adds	r5, r1, #3
 810b46e:	f025 0503 	bic.w	r5, r5, #3
 810b472:	3508      	adds	r5, #8
 810b474:	2d0c      	cmp	r5, #12
 810b476:	bf38      	it	cc
 810b478:	250c      	movcc	r5, #12
 810b47a:	2d00      	cmp	r5, #0
 810b47c:	4606      	mov	r6, r0
 810b47e:	db01      	blt.n	810b484 <_malloc_r+0x1c>
 810b480:	42a9      	cmp	r1, r5
 810b482:	d904      	bls.n	810b48e <_malloc_r+0x26>
 810b484:	230c      	movs	r3, #12
 810b486:	6033      	str	r3, [r6, #0]
 810b488:	2000      	movs	r0, #0
 810b48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b48e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 810b564 <_malloc_r+0xfc>
 810b492:	f000 f869 	bl	810b568 <__malloc_lock>
 810b496:	f8d8 3000 	ldr.w	r3, [r8]
 810b49a:	461c      	mov	r4, r3
 810b49c:	bb44      	cbnz	r4, 810b4f0 <_malloc_r+0x88>
 810b49e:	4629      	mov	r1, r5
 810b4a0:	4630      	mov	r0, r6
 810b4a2:	f7ff ffbf 	bl	810b424 <sbrk_aligned>
 810b4a6:	1c43      	adds	r3, r0, #1
 810b4a8:	4604      	mov	r4, r0
 810b4aa:	d158      	bne.n	810b55e <_malloc_r+0xf6>
 810b4ac:	f8d8 4000 	ldr.w	r4, [r8]
 810b4b0:	4627      	mov	r7, r4
 810b4b2:	2f00      	cmp	r7, #0
 810b4b4:	d143      	bne.n	810b53e <_malloc_r+0xd6>
 810b4b6:	2c00      	cmp	r4, #0
 810b4b8:	d04b      	beq.n	810b552 <_malloc_r+0xea>
 810b4ba:	6823      	ldr	r3, [r4, #0]
 810b4bc:	4639      	mov	r1, r7
 810b4be:	4630      	mov	r0, r6
 810b4c0:	eb04 0903 	add.w	r9, r4, r3
 810b4c4:	f001 ff88 	bl	810d3d8 <_sbrk_r>
 810b4c8:	4581      	cmp	r9, r0
 810b4ca:	d142      	bne.n	810b552 <_malloc_r+0xea>
 810b4cc:	6821      	ldr	r1, [r4, #0]
 810b4ce:	1a6d      	subs	r5, r5, r1
 810b4d0:	4629      	mov	r1, r5
 810b4d2:	4630      	mov	r0, r6
 810b4d4:	f7ff ffa6 	bl	810b424 <sbrk_aligned>
 810b4d8:	3001      	adds	r0, #1
 810b4da:	d03a      	beq.n	810b552 <_malloc_r+0xea>
 810b4dc:	6823      	ldr	r3, [r4, #0]
 810b4de:	442b      	add	r3, r5
 810b4e0:	6023      	str	r3, [r4, #0]
 810b4e2:	f8d8 3000 	ldr.w	r3, [r8]
 810b4e6:	685a      	ldr	r2, [r3, #4]
 810b4e8:	bb62      	cbnz	r2, 810b544 <_malloc_r+0xdc>
 810b4ea:	f8c8 7000 	str.w	r7, [r8]
 810b4ee:	e00f      	b.n	810b510 <_malloc_r+0xa8>
 810b4f0:	6822      	ldr	r2, [r4, #0]
 810b4f2:	1b52      	subs	r2, r2, r5
 810b4f4:	d420      	bmi.n	810b538 <_malloc_r+0xd0>
 810b4f6:	2a0b      	cmp	r2, #11
 810b4f8:	d917      	bls.n	810b52a <_malloc_r+0xc2>
 810b4fa:	1961      	adds	r1, r4, r5
 810b4fc:	42a3      	cmp	r3, r4
 810b4fe:	6025      	str	r5, [r4, #0]
 810b500:	bf18      	it	ne
 810b502:	6059      	strne	r1, [r3, #4]
 810b504:	6863      	ldr	r3, [r4, #4]
 810b506:	bf08      	it	eq
 810b508:	f8c8 1000 	streq.w	r1, [r8]
 810b50c:	5162      	str	r2, [r4, r5]
 810b50e:	604b      	str	r3, [r1, #4]
 810b510:	4630      	mov	r0, r6
 810b512:	f000 f82f 	bl	810b574 <__malloc_unlock>
 810b516:	f104 000b 	add.w	r0, r4, #11
 810b51a:	1d23      	adds	r3, r4, #4
 810b51c:	f020 0007 	bic.w	r0, r0, #7
 810b520:	1ac2      	subs	r2, r0, r3
 810b522:	bf1c      	itt	ne
 810b524:	1a1b      	subne	r3, r3, r0
 810b526:	50a3      	strne	r3, [r4, r2]
 810b528:	e7af      	b.n	810b48a <_malloc_r+0x22>
 810b52a:	6862      	ldr	r2, [r4, #4]
 810b52c:	42a3      	cmp	r3, r4
 810b52e:	bf0c      	ite	eq
 810b530:	f8c8 2000 	streq.w	r2, [r8]
 810b534:	605a      	strne	r2, [r3, #4]
 810b536:	e7eb      	b.n	810b510 <_malloc_r+0xa8>
 810b538:	4623      	mov	r3, r4
 810b53a:	6864      	ldr	r4, [r4, #4]
 810b53c:	e7ae      	b.n	810b49c <_malloc_r+0x34>
 810b53e:	463c      	mov	r4, r7
 810b540:	687f      	ldr	r7, [r7, #4]
 810b542:	e7b6      	b.n	810b4b2 <_malloc_r+0x4a>
 810b544:	461a      	mov	r2, r3
 810b546:	685b      	ldr	r3, [r3, #4]
 810b548:	42a3      	cmp	r3, r4
 810b54a:	d1fb      	bne.n	810b544 <_malloc_r+0xdc>
 810b54c:	2300      	movs	r3, #0
 810b54e:	6053      	str	r3, [r2, #4]
 810b550:	e7de      	b.n	810b510 <_malloc_r+0xa8>
 810b552:	230c      	movs	r3, #12
 810b554:	6033      	str	r3, [r6, #0]
 810b556:	4630      	mov	r0, r6
 810b558:	f000 f80c 	bl	810b574 <__malloc_unlock>
 810b55c:	e794      	b.n	810b488 <_malloc_r+0x20>
 810b55e:	6005      	str	r5, [r0, #0]
 810b560:	e7d6      	b.n	810b510 <_malloc_r+0xa8>
 810b562:	bf00      	nop
 810b564:	100005b8 	.word	0x100005b8

0810b568 <__malloc_lock>:
 810b568:	4801      	ldr	r0, [pc, #4]	@ (810b570 <__malloc_lock+0x8>)
 810b56a:	f7ff b8a4 	b.w	810a6b6 <__retarget_lock_acquire_recursive>
 810b56e:	bf00      	nop
 810b570:	100005b0 	.word	0x100005b0

0810b574 <__malloc_unlock>:
 810b574:	4801      	ldr	r0, [pc, #4]	@ (810b57c <__malloc_unlock+0x8>)
 810b576:	f7ff b89f 	b.w	810a6b8 <__retarget_lock_release_recursive>
 810b57a:	bf00      	nop
 810b57c:	100005b0 	.word	0x100005b0

0810b580 <_Balloc>:
 810b580:	b570      	push	{r4, r5, r6, lr}
 810b582:	69c6      	ldr	r6, [r0, #28]
 810b584:	4604      	mov	r4, r0
 810b586:	460d      	mov	r5, r1
 810b588:	b976      	cbnz	r6, 810b5a8 <_Balloc+0x28>
 810b58a:	2010      	movs	r0, #16
 810b58c:	f7ff ff42 	bl	810b414 <malloc>
 810b590:	4602      	mov	r2, r0
 810b592:	61e0      	str	r0, [r4, #28]
 810b594:	b920      	cbnz	r0, 810b5a0 <_Balloc+0x20>
 810b596:	4b18      	ldr	r3, [pc, #96]	@ (810b5f8 <_Balloc+0x78>)
 810b598:	4818      	ldr	r0, [pc, #96]	@ (810b5fc <_Balloc+0x7c>)
 810b59a:	216b      	movs	r1, #107	@ 0x6b
 810b59c:	f001 ff34 	bl	810d408 <__assert_func>
 810b5a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810b5a4:	6006      	str	r6, [r0, #0]
 810b5a6:	60c6      	str	r6, [r0, #12]
 810b5a8:	69e6      	ldr	r6, [r4, #28]
 810b5aa:	68f3      	ldr	r3, [r6, #12]
 810b5ac:	b183      	cbz	r3, 810b5d0 <_Balloc+0x50>
 810b5ae:	69e3      	ldr	r3, [r4, #28]
 810b5b0:	68db      	ldr	r3, [r3, #12]
 810b5b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810b5b6:	b9b8      	cbnz	r0, 810b5e8 <_Balloc+0x68>
 810b5b8:	2101      	movs	r1, #1
 810b5ba:	fa01 f605 	lsl.w	r6, r1, r5
 810b5be:	1d72      	adds	r2, r6, #5
 810b5c0:	0092      	lsls	r2, r2, #2
 810b5c2:	4620      	mov	r0, r4
 810b5c4:	f001 ff3e 	bl	810d444 <_calloc_r>
 810b5c8:	b160      	cbz	r0, 810b5e4 <_Balloc+0x64>
 810b5ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810b5ce:	e00e      	b.n	810b5ee <_Balloc+0x6e>
 810b5d0:	2221      	movs	r2, #33	@ 0x21
 810b5d2:	2104      	movs	r1, #4
 810b5d4:	4620      	mov	r0, r4
 810b5d6:	f001 ff35 	bl	810d444 <_calloc_r>
 810b5da:	69e3      	ldr	r3, [r4, #28]
 810b5dc:	60f0      	str	r0, [r6, #12]
 810b5de:	68db      	ldr	r3, [r3, #12]
 810b5e0:	2b00      	cmp	r3, #0
 810b5e2:	d1e4      	bne.n	810b5ae <_Balloc+0x2e>
 810b5e4:	2000      	movs	r0, #0
 810b5e6:	bd70      	pop	{r4, r5, r6, pc}
 810b5e8:	6802      	ldr	r2, [r0, #0]
 810b5ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810b5ee:	2300      	movs	r3, #0
 810b5f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810b5f4:	e7f7      	b.n	810b5e6 <_Balloc+0x66>
 810b5f6:	bf00      	nop
 810b5f8:	0810e48e 	.word	0x0810e48e
 810b5fc:	0810e50e 	.word	0x0810e50e

0810b600 <_Bfree>:
 810b600:	b570      	push	{r4, r5, r6, lr}
 810b602:	69c6      	ldr	r6, [r0, #28]
 810b604:	4605      	mov	r5, r0
 810b606:	460c      	mov	r4, r1
 810b608:	b976      	cbnz	r6, 810b628 <_Bfree+0x28>
 810b60a:	2010      	movs	r0, #16
 810b60c:	f7ff ff02 	bl	810b414 <malloc>
 810b610:	4602      	mov	r2, r0
 810b612:	61e8      	str	r0, [r5, #28]
 810b614:	b920      	cbnz	r0, 810b620 <_Bfree+0x20>
 810b616:	4b09      	ldr	r3, [pc, #36]	@ (810b63c <_Bfree+0x3c>)
 810b618:	4809      	ldr	r0, [pc, #36]	@ (810b640 <_Bfree+0x40>)
 810b61a:	218f      	movs	r1, #143	@ 0x8f
 810b61c:	f001 fef4 	bl	810d408 <__assert_func>
 810b620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810b624:	6006      	str	r6, [r0, #0]
 810b626:	60c6      	str	r6, [r0, #12]
 810b628:	b13c      	cbz	r4, 810b63a <_Bfree+0x3a>
 810b62a:	69eb      	ldr	r3, [r5, #28]
 810b62c:	6862      	ldr	r2, [r4, #4]
 810b62e:	68db      	ldr	r3, [r3, #12]
 810b630:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810b634:	6021      	str	r1, [r4, #0]
 810b636:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810b63a:	bd70      	pop	{r4, r5, r6, pc}
 810b63c:	0810e48e 	.word	0x0810e48e
 810b640:	0810e50e 	.word	0x0810e50e

0810b644 <__multadd>:
 810b644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b648:	690d      	ldr	r5, [r1, #16]
 810b64a:	4607      	mov	r7, r0
 810b64c:	460c      	mov	r4, r1
 810b64e:	461e      	mov	r6, r3
 810b650:	f101 0c14 	add.w	ip, r1, #20
 810b654:	2000      	movs	r0, #0
 810b656:	f8dc 3000 	ldr.w	r3, [ip]
 810b65a:	b299      	uxth	r1, r3
 810b65c:	fb02 6101 	mla	r1, r2, r1, r6
 810b660:	0c1e      	lsrs	r6, r3, #16
 810b662:	0c0b      	lsrs	r3, r1, #16
 810b664:	fb02 3306 	mla	r3, r2, r6, r3
 810b668:	b289      	uxth	r1, r1
 810b66a:	3001      	adds	r0, #1
 810b66c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810b670:	4285      	cmp	r5, r0
 810b672:	f84c 1b04 	str.w	r1, [ip], #4
 810b676:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810b67a:	dcec      	bgt.n	810b656 <__multadd+0x12>
 810b67c:	b30e      	cbz	r6, 810b6c2 <__multadd+0x7e>
 810b67e:	68a3      	ldr	r3, [r4, #8]
 810b680:	42ab      	cmp	r3, r5
 810b682:	dc19      	bgt.n	810b6b8 <__multadd+0x74>
 810b684:	6861      	ldr	r1, [r4, #4]
 810b686:	4638      	mov	r0, r7
 810b688:	3101      	adds	r1, #1
 810b68a:	f7ff ff79 	bl	810b580 <_Balloc>
 810b68e:	4680      	mov	r8, r0
 810b690:	b928      	cbnz	r0, 810b69e <__multadd+0x5a>
 810b692:	4602      	mov	r2, r0
 810b694:	4b0c      	ldr	r3, [pc, #48]	@ (810b6c8 <__multadd+0x84>)
 810b696:	480d      	ldr	r0, [pc, #52]	@ (810b6cc <__multadd+0x88>)
 810b698:	21ba      	movs	r1, #186	@ 0xba
 810b69a:	f001 feb5 	bl	810d408 <__assert_func>
 810b69e:	6922      	ldr	r2, [r4, #16]
 810b6a0:	3202      	adds	r2, #2
 810b6a2:	f104 010c 	add.w	r1, r4, #12
 810b6a6:	0092      	lsls	r2, r2, #2
 810b6a8:	300c      	adds	r0, #12
 810b6aa:	f7ff f806 	bl	810a6ba <memcpy>
 810b6ae:	4621      	mov	r1, r4
 810b6b0:	4638      	mov	r0, r7
 810b6b2:	f7ff ffa5 	bl	810b600 <_Bfree>
 810b6b6:	4644      	mov	r4, r8
 810b6b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810b6bc:	3501      	adds	r5, #1
 810b6be:	615e      	str	r6, [r3, #20]
 810b6c0:	6125      	str	r5, [r4, #16]
 810b6c2:	4620      	mov	r0, r4
 810b6c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810b6c8:	0810e4fd 	.word	0x0810e4fd
 810b6cc:	0810e50e 	.word	0x0810e50e

0810b6d0 <__s2b>:
 810b6d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b6d4:	460c      	mov	r4, r1
 810b6d6:	4615      	mov	r5, r2
 810b6d8:	461f      	mov	r7, r3
 810b6da:	2209      	movs	r2, #9
 810b6dc:	3308      	adds	r3, #8
 810b6de:	4606      	mov	r6, r0
 810b6e0:	fb93 f3f2 	sdiv	r3, r3, r2
 810b6e4:	2100      	movs	r1, #0
 810b6e6:	2201      	movs	r2, #1
 810b6e8:	429a      	cmp	r2, r3
 810b6ea:	db09      	blt.n	810b700 <__s2b+0x30>
 810b6ec:	4630      	mov	r0, r6
 810b6ee:	f7ff ff47 	bl	810b580 <_Balloc>
 810b6f2:	b940      	cbnz	r0, 810b706 <__s2b+0x36>
 810b6f4:	4602      	mov	r2, r0
 810b6f6:	4b19      	ldr	r3, [pc, #100]	@ (810b75c <__s2b+0x8c>)
 810b6f8:	4819      	ldr	r0, [pc, #100]	@ (810b760 <__s2b+0x90>)
 810b6fa:	21d3      	movs	r1, #211	@ 0xd3
 810b6fc:	f001 fe84 	bl	810d408 <__assert_func>
 810b700:	0052      	lsls	r2, r2, #1
 810b702:	3101      	adds	r1, #1
 810b704:	e7f0      	b.n	810b6e8 <__s2b+0x18>
 810b706:	9b08      	ldr	r3, [sp, #32]
 810b708:	6143      	str	r3, [r0, #20]
 810b70a:	2d09      	cmp	r5, #9
 810b70c:	f04f 0301 	mov.w	r3, #1
 810b710:	6103      	str	r3, [r0, #16]
 810b712:	dd16      	ble.n	810b742 <__s2b+0x72>
 810b714:	f104 0909 	add.w	r9, r4, #9
 810b718:	46c8      	mov	r8, r9
 810b71a:	442c      	add	r4, r5
 810b71c:	f818 3b01 	ldrb.w	r3, [r8], #1
 810b720:	4601      	mov	r1, r0
 810b722:	3b30      	subs	r3, #48	@ 0x30
 810b724:	220a      	movs	r2, #10
 810b726:	4630      	mov	r0, r6
 810b728:	f7ff ff8c 	bl	810b644 <__multadd>
 810b72c:	45a0      	cmp	r8, r4
 810b72e:	d1f5      	bne.n	810b71c <__s2b+0x4c>
 810b730:	f1a5 0408 	sub.w	r4, r5, #8
 810b734:	444c      	add	r4, r9
 810b736:	1b2d      	subs	r5, r5, r4
 810b738:	1963      	adds	r3, r4, r5
 810b73a:	42bb      	cmp	r3, r7
 810b73c:	db04      	blt.n	810b748 <__s2b+0x78>
 810b73e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b742:	340a      	adds	r4, #10
 810b744:	2509      	movs	r5, #9
 810b746:	e7f6      	b.n	810b736 <__s2b+0x66>
 810b748:	f814 3b01 	ldrb.w	r3, [r4], #1
 810b74c:	4601      	mov	r1, r0
 810b74e:	3b30      	subs	r3, #48	@ 0x30
 810b750:	220a      	movs	r2, #10
 810b752:	4630      	mov	r0, r6
 810b754:	f7ff ff76 	bl	810b644 <__multadd>
 810b758:	e7ee      	b.n	810b738 <__s2b+0x68>
 810b75a:	bf00      	nop
 810b75c:	0810e4fd 	.word	0x0810e4fd
 810b760:	0810e50e 	.word	0x0810e50e

0810b764 <__hi0bits>:
 810b764:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 810b768:	4603      	mov	r3, r0
 810b76a:	bf36      	itet	cc
 810b76c:	0403      	lslcc	r3, r0, #16
 810b76e:	2000      	movcs	r0, #0
 810b770:	2010      	movcc	r0, #16
 810b772:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810b776:	bf3c      	itt	cc
 810b778:	021b      	lslcc	r3, r3, #8
 810b77a:	3008      	addcc	r0, #8
 810b77c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810b780:	bf3c      	itt	cc
 810b782:	011b      	lslcc	r3, r3, #4
 810b784:	3004      	addcc	r0, #4
 810b786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810b78a:	bf3c      	itt	cc
 810b78c:	009b      	lslcc	r3, r3, #2
 810b78e:	3002      	addcc	r0, #2
 810b790:	2b00      	cmp	r3, #0
 810b792:	db05      	blt.n	810b7a0 <__hi0bits+0x3c>
 810b794:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 810b798:	f100 0001 	add.w	r0, r0, #1
 810b79c:	bf08      	it	eq
 810b79e:	2020      	moveq	r0, #32
 810b7a0:	4770      	bx	lr

0810b7a2 <__lo0bits>:
 810b7a2:	6803      	ldr	r3, [r0, #0]
 810b7a4:	4602      	mov	r2, r0
 810b7a6:	f013 0007 	ands.w	r0, r3, #7
 810b7aa:	d00b      	beq.n	810b7c4 <__lo0bits+0x22>
 810b7ac:	07d9      	lsls	r1, r3, #31
 810b7ae:	d421      	bmi.n	810b7f4 <__lo0bits+0x52>
 810b7b0:	0798      	lsls	r0, r3, #30
 810b7b2:	bf49      	itett	mi
 810b7b4:	085b      	lsrmi	r3, r3, #1
 810b7b6:	089b      	lsrpl	r3, r3, #2
 810b7b8:	2001      	movmi	r0, #1
 810b7ba:	6013      	strmi	r3, [r2, #0]
 810b7bc:	bf5c      	itt	pl
 810b7be:	6013      	strpl	r3, [r2, #0]
 810b7c0:	2002      	movpl	r0, #2
 810b7c2:	4770      	bx	lr
 810b7c4:	b299      	uxth	r1, r3
 810b7c6:	b909      	cbnz	r1, 810b7cc <__lo0bits+0x2a>
 810b7c8:	0c1b      	lsrs	r3, r3, #16
 810b7ca:	2010      	movs	r0, #16
 810b7cc:	b2d9      	uxtb	r1, r3
 810b7ce:	b909      	cbnz	r1, 810b7d4 <__lo0bits+0x32>
 810b7d0:	3008      	adds	r0, #8
 810b7d2:	0a1b      	lsrs	r3, r3, #8
 810b7d4:	0719      	lsls	r1, r3, #28
 810b7d6:	bf04      	itt	eq
 810b7d8:	091b      	lsreq	r3, r3, #4
 810b7da:	3004      	addeq	r0, #4
 810b7dc:	0799      	lsls	r1, r3, #30
 810b7de:	bf04      	itt	eq
 810b7e0:	089b      	lsreq	r3, r3, #2
 810b7e2:	3002      	addeq	r0, #2
 810b7e4:	07d9      	lsls	r1, r3, #31
 810b7e6:	d403      	bmi.n	810b7f0 <__lo0bits+0x4e>
 810b7e8:	085b      	lsrs	r3, r3, #1
 810b7ea:	f100 0001 	add.w	r0, r0, #1
 810b7ee:	d003      	beq.n	810b7f8 <__lo0bits+0x56>
 810b7f0:	6013      	str	r3, [r2, #0]
 810b7f2:	4770      	bx	lr
 810b7f4:	2000      	movs	r0, #0
 810b7f6:	4770      	bx	lr
 810b7f8:	2020      	movs	r0, #32
 810b7fa:	4770      	bx	lr

0810b7fc <__i2b>:
 810b7fc:	b510      	push	{r4, lr}
 810b7fe:	460c      	mov	r4, r1
 810b800:	2101      	movs	r1, #1
 810b802:	f7ff febd 	bl	810b580 <_Balloc>
 810b806:	4602      	mov	r2, r0
 810b808:	b928      	cbnz	r0, 810b816 <__i2b+0x1a>
 810b80a:	4b05      	ldr	r3, [pc, #20]	@ (810b820 <__i2b+0x24>)
 810b80c:	4805      	ldr	r0, [pc, #20]	@ (810b824 <__i2b+0x28>)
 810b80e:	f240 1145 	movw	r1, #325	@ 0x145
 810b812:	f001 fdf9 	bl	810d408 <__assert_func>
 810b816:	2301      	movs	r3, #1
 810b818:	6144      	str	r4, [r0, #20]
 810b81a:	6103      	str	r3, [r0, #16]
 810b81c:	bd10      	pop	{r4, pc}
 810b81e:	bf00      	nop
 810b820:	0810e4fd 	.word	0x0810e4fd
 810b824:	0810e50e 	.word	0x0810e50e

0810b828 <__multiply>:
 810b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b82c:	4614      	mov	r4, r2
 810b82e:	690a      	ldr	r2, [r1, #16]
 810b830:	6923      	ldr	r3, [r4, #16]
 810b832:	429a      	cmp	r2, r3
 810b834:	bfa8      	it	ge
 810b836:	4623      	movge	r3, r4
 810b838:	460f      	mov	r7, r1
 810b83a:	bfa4      	itt	ge
 810b83c:	460c      	movge	r4, r1
 810b83e:	461f      	movge	r7, r3
 810b840:	f8d4 a010 	ldr.w	sl, [r4, #16]
 810b844:	f8d7 9010 	ldr.w	r9, [r7, #16]
 810b848:	68a3      	ldr	r3, [r4, #8]
 810b84a:	6861      	ldr	r1, [r4, #4]
 810b84c:	eb0a 0609 	add.w	r6, sl, r9
 810b850:	42b3      	cmp	r3, r6
 810b852:	b085      	sub	sp, #20
 810b854:	bfb8      	it	lt
 810b856:	3101      	addlt	r1, #1
 810b858:	f7ff fe92 	bl	810b580 <_Balloc>
 810b85c:	b930      	cbnz	r0, 810b86c <__multiply+0x44>
 810b85e:	4602      	mov	r2, r0
 810b860:	4b44      	ldr	r3, [pc, #272]	@ (810b974 <__multiply+0x14c>)
 810b862:	4845      	ldr	r0, [pc, #276]	@ (810b978 <__multiply+0x150>)
 810b864:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 810b868:	f001 fdce 	bl	810d408 <__assert_func>
 810b86c:	f100 0514 	add.w	r5, r0, #20
 810b870:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810b874:	462b      	mov	r3, r5
 810b876:	2200      	movs	r2, #0
 810b878:	4543      	cmp	r3, r8
 810b87a:	d321      	bcc.n	810b8c0 <__multiply+0x98>
 810b87c:	f107 0114 	add.w	r1, r7, #20
 810b880:	f104 0214 	add.w	r2, r4, #20
 810b884:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 810b888:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 810b88c:	9302      	str	r3, [sp, #8]
 810b88e:	1b13      	subs	r3, r2, r4
 810b890:	3b15      	subs	r3, #21
 810b892:	f023 0303 	bic.w	r3, r3, #3
 810b896:	3304      	adds	r3, #4
 810b898:	f104 0715 	add.w	r7, r4, #21
 810b89c:	42ba      	cmp	r2, r7
 810b89e:	bf38      	it	cc
 810b8a0:	2304      	movcc	r3, #4
 810b8a2:	9301      	str	r3, [sp, #4]
 810b8a4:	9b02      	ldr	r3, [sp, #8]
 810b8a6:	9103      	str	r1, [sp, #12]
 810b8a8:	428b      	cmp	r3, r1
 810b8aa:	d80c      	bhi.n	810b8c6 <__multiply+0x9e>
 810b8ac:	2e00      	cmp	r6, #0
 810b8ae:	dd03      	ble.n	810b8b8 <__multiply+0x90>
 810b8b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810b8b4:	2b00      	cmp	r3, #0
 810b8b6:	d05b      	beq.n	810b970 <__multiply+0x148>
 810b8b8:	6106      	str	r6, [r0, #16]
 810b8ba:	b005      	add	sp, #20
 810b8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b8c0:	f843 2b04 	str.w	r2, [r3], #4
 810b8c4:	e7d8      	b.n	810b878 <__multiply+0x50>
 810b8c6:	f8b1 a000 	ldrh.w	sl, [r1]
 810b8ca:	f1ba 0f00 	cmp.w	sl, #0
 810b8ce:	d024      	beq.n	810b91a <__multiply+0xf2>
 810b8d0:	f104 0e14 	add.w	lr, r4, #20
 810b8d4:	46a9      	mov	r9, r5
 810b8d6:	f04f 0c00 	mov.w	ip, #0
 810b8da:	f85e 7b04 	ldr.w	r7, [lr], #4
 810b8de:	f8d9 3000 	ldr.w	r3, [r9]
 810b8e2:	fa1f fb87 	uxth.w	fp, r7
 810b8e6:	b29b      	uxth	r3, r3
 810b8e8:	fb0a 330b 	mla	r3, sl, fp, r3
 810b8ec:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 810b8f0:	f8d9 7000 	ldr.w	r7, [r9]
 810b8f4:	4463      	add	r3, ip
 810b8f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810b8fa:	fb0a c70b 	mla	r7, sl, fp, ip
 810b8fe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 810b902:	b29b      	uxth	r3, r3
 810b904:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810b908:	4572      	cmp	r2, lr
 810b90a:	f849 3b04 	str.w	r3, [r9], #4
 810b90e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810b912:	d8e2      	bhi.n	810b8da <__multiply+0xb2>
 810b914:	9b01      	ldr	r3, [sp, #4]
 810b916:	f845 c003 	str.w	ip, [r5, r3]
 810b91a:	9b03      	ldr	r3, [sp, #12]
 810b91c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 810b920:	3104      	adds	r1, #4
 810b922:	f1b9 0f00 	cmp.w	r9, #0
 810b926:	d021      	beq.n	810b96c <__multiply+0x144>
 810b928:	682b      	ldr	r3, [r5, #0]
 810b92a:	f104 0c14 	add.w	ip, r4, #20
 810b92e:	46ae      	mov	lr, r5
 810b930:	f04f 0a00 	mov.w	sl, #0
 810b934:	f8bc b000 	ldrh.w	fp, [ip]
 810b938:	f8be 7002 	ldrh.w	r7, [lr, #2]
 810b93c:	fb09 770b 	mla	r7, r9, fp, r7
 810b940:	4457      	add	r7, sl
 810b942:	b29b      	uxth	r3, r3
 810b944:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810b948:	f84e 3b04 	str.w	r3, [lr], #4
 810b94c:	f85c 3b04 	ldr.w	r3, [ip], #4
 810b950:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810b954:	f8be 3000 	ldrh.w	r3, [lr]
 810b958:	fb09 330a 	mla	r3, r9, sl, r3
 810b95c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 810b960:	4562      	cmp	r2, ip
 810b962:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810b966:	d8e5      	bhi.n	810b934 <__multiply+0x10c>
 810b968:	9f01      	ldr	r7, [sp, #4]
 810b96a:	51eb      	str	r3, [r5, r7]
 810b96c:	3504      	adds	r5, #4
 810b96e:	e799      	b.n	810b8a4 <__multiply+0x7c>
 810b970:	3e01      	subs	r6, #1
 810b972:	e79b      	b.n	810b8ac <__multiply+0x84>
 810b974:	0810e4fd 	.word	0x0810e4fd
 810b978:	0810e50e 	.word	0x0810e50e

0810b97c <__pow5mult>:
 810b97c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b980:	4615      	mov	r5, r2
 810b982:	f012 0203 	ands.w	r2, r2, #3
 810b986:	4607      	mov	r7, r0
 810b988:	460e      	mov	r6, r1
 810b98a:	d007      	beq.n	810b99c <__pow5mult+0x20>
 810b98c:	4c25      	ldr	r4, [pc, #148]	@ (810ba24 <__pow5mult+0xa8>)
 810b98e:	3a01      	subs	r2, #1
 810b990:	2300      	movs	r3, #0
 810b992:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810b996:	f7ff fe55 	bl	810b644 <__multadd>
 810b99a:	4606      	mov	r6, r0
 810b99c:	10ad      	asrs	r5, r5, #2
 810b99e:	d03d      	beq.n	810ba1c <__pow5mult+0xa0>
 810b9a0:	69fc      	ldr	r4, [r7, #28]
 810b9a2:	b97c      	cbnz	r4, 810b9c4 <__pow5mult+0x48>
 810b9a4:	2010      	movs	r0, #16
 810b9a6:	f7ff fd35 	bl	810b414 <malloc>
 810b9aa:	4602      	mov	r2, r0
 810b9ac:	61f8      	str	r0, [r7, #28]
 810b9ae:	b928      	cbnz	r0, 810b9bc <__pow5mult+0x40>
 810b9b0:	4b1d      	ldr	r3, [pc, #116]	@ (810ba28 <__pow5mult+0xac>)
 810b9b2:	481e      	ldr	r0, [pc, #120]	@ (810ba2c <__pow5mult+0xb0>)
 810b9b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 810b9b8:	f001 fd26 	bl	810d408 <__assert_func>
 810b9bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810b9c0:	6004      	str	r4, [r0, #0]
 810b9c2:	60c4      	str	r4, [r0, #12]
 810b9c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 810b9c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810b9cc:	b94c      	cbnz	r4, 810b9e2 <__pow5mult+0x66>
 810b9ce:	f240 2171 	movw	r1, #625	@ 0x271
 810b9d2:	4638      	mov	r0, r7
 810b9d4:	f7ff ff12 	bl	810b7fc <__i2b>
 810b9d8:	2300      	movs	r3, #0
 810b9da:	f8c8 0008 	str.w	r0, [r8, #8]
 810b9de:	4604      	mov	r4, r0
 810b9e0:	6003      	str	r3, [r0, #0]
 810b9e2:	f04f 0900 	mov.w	r9, #0
 810b9e6:	07eb      	lsls	r3, r5, #31
 810b9e8:	d50a      	bpl.n	810ba00 <__pow5mult+0x84>
 810b9ea:	4631      	mov	r1, r6
 810b9ec:	4622      	mov	r2, r4
 810b9ee:	4638      	mov	r0, r7
 810b9f0:	f7ff ff1a 	bl	810b828 <__multiply>
 810b9f4:	4631      	mov	r1, r6
 810b9f6:	4680      	mov	r8, r0
 810b9f8:	4638      	mov	r0, r7
 810b9fa:	f7ff fe01 	bl	810b600 <_Bfree>
 810b9fe:	4646      	mov	r6, r8
 810ba00:	106d      	asrs	r5, r5, #1
 810ba02:	d00b      	beq.n	810ba1c <__pow5mult+0xa0>
 810ba04:	6820      	ldr	r0, [r4, #0]
 810ba06:	b938      	cbnz	r0, 810ba18 <__pow5mult+0x9c>
 810ba08:	4622      	mov	r2, r4
 810ba0a:	4621      	mov	r1, r4
 810ba0c:	4638      	mov	r0, r7
 810ba0e:	f7ff ff0b 	bl	810b828 <__multiply>
 810ba12:	6020      	str	r0, [r4, #0]
 810ba14:	f8c0 9000 	str.w	r9, [r0]
 810ba18:	4604      	mov	r4, r0
 810ba1a:	e7e4      	b.n	810b9e6 <__pow5mult+0x6a>
 810ba1c:	4630      	mov	r0, r6
 810ba1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810ba22:	bf00      	nop
 810ba24:	0810e568 	.word	0x0810e568
 810ba28:	0810e48e 	.word	0x0810e48e
 810ba2c:	0810e50e 	.word	0x0810e50e

0810ba30 <__lshift>:
 810ba30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810ba34:	460c      	mov	r4, r1
 810ba36:	6849      	ldr	r1, [r1, #4]
 810ba38:	6923      	ldr	r3, [r4, #16]
 810ba3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810ba3e:	68a3      	ldr	r3, [r4, #8]
 810ba40:	4607      	mov	r7, r0
 810ba42:	4691      	mov	r9, r2
 810ba44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810ba48:	f108 0601 	add.w	r6, r8, #1
 810ba4c:	42b3      	cmp	r3, r6
 810ba4e:	db0b      	blt.n	810ba68 <__lshift+0x38>
 810ba50:	4638      	mov	r0, r7
 810ba52:	f7ff fd95 	bl	810b580 <_Balloc>
 810ba56:	4605      	mov	r5, r0
 810ba58:	b948      	cbnz	r0, 810ba6e <__lshift+0x3e>
 810ba5a:	4602      	mov	r2, r0
 810ba5c:	4b28      	ldr	r3, [pc, #160]	@ (810bb00 <__lshift+0xd0>)
 810ba5e:	4829      	ldr	r0, [pc, #164]	@ (810bb04 <__lshift+0xd4>)
 810ba60:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 810ba64:	f001 fcd0 	bl	810d408 <__assert_func>
 810ba68:	3101      	adds	r1, #1
 810ba6a:	005b      	lsls	r3, r3, #1
 810ba6c:	e7ee      	b.n	810ba4c <__lshift+0x1c>
 810ba6e:	2300      	movs	r3, #0
 810ba70:	f100 0114 	add.w	r1, r0, #20
 810ba74:	f100 0210 	add.w	r2, r0, #16
 810ba78:	4618      	mov	r0, r3
 810ba7a:	4553      	cmp	r3, sl
 810ba7c:	db33      	blt.n	810bae6 <__lshift+0xb6>
 810ba7e:	6920      	ldr	r0, [r4, #16]
 810ba80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810ba84:	f104 0314 	add.w	r3, r4, #20
 810ba88:	f019 091f 	ands.w	r9, r9, #31
 810ba8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810ba90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810ba94:	d02b      	beq.n	810baee <__lshift+0xbe>
 810ba96:	f1c9 0e20 	rsb	lr, r9, #32
 810ba9a:	468a      	mov	sl, r1
 810ba9c:	2200      	movs	r2, #0
 810ba9e:	6818      	ldr	r0, [r3, #0]
 810baa0:	fa00 f009 	lsl.w	r0, r0, r9
 810baa4:	4310      	orrs	r0, r2
 810baa6:	f84a 0b04 	str.w	r0, [sl], #4
 810baaa:	f853 2b04 	ldr.w	r2, [r3], #4
 810baae:	459c      	cmp	ip, r3
 810bab0:	fa22 f20e 	lsr.w	r2, r2, lr
 810bab4:	d8f3      	bhi.n	810ba9e <__lshift+0x6e>
 810bab6:	ebac 0304 	sub.w	r3, ip, r4
 810baba:	3b15      	subs	r3, #21
 810babc:	f023 0303 	bic.w	r3, r3, #3
 810bac0:	3304      	adds	r3, #4
 810bac2:	f104 0015 	add.w	r0, r4, #21
 810bac6:	4584      	cmp	ip, r0
 810bac8:	bf38      	it	cc
 810baca:	2304      	movcc	r3, #4
 810bacc:	50ca      	str	r2, [r1, r3]
 810bace:	b10a      	cbz	r2, 810bad4 <__lshift+0xa4>
 810bad0:	f108 0602 	add.w	r6, r8, #2
 810bad4:	3e01      	subs	r6, #1
 810bad6:	4638      	mov	r0, r7
 810bad8:	612e      	str	r6, [r5, #16]
 810bada:	4621      	mov	r1, r4
 810badc:	f7ff fd90 	bl	810b600 <_Bfree>
 810bae0:	4628      	mov	r0, r5
 810bae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810bae6:	f842 0f04 	str.w	r0, [r2, #4]!
 810baea:	3301      	adds	r3, #1
 810baec:	e7c5      	b.n	810ba7a <__lshift+0x4a>
 810baee:	3904      	subs	r1, #4
 810baf0:	f853 2b04 	ldr.w	r2, [r3], #4
 810baf4:	f841 2f04 	str.w	r2, [r1, #4]!
 810baf8:	459c      	cmp	ip, r3
 810bafa:	d8f9      	bhi.n	810baf0 <__lshift+0xc0>
 810bafc:	e7ea      	b.n	810bad4 <__lshift+0xa4>
 810bafe:	bf00      	nop
 810bb00:	0810e4fd 	.word	0x0810e4fd
 810bb04:	0810e50e 	.word	0x0810e50e

0810bb08 <__mcmp>:
 810bb08:	690a      	ldr	r2, [r1, #16]
 810bb0a:	4603      	mov	r3, r0
 810bb0c:	6900      	ldr	r0, [r0, #16]
 810bb0e:	1a80      	subs	r0, r0, r2
 810bb10:	b530      	push	{r4, r5, lr}
 810bb12:	d10e      	bne.n	810bb32 <__mcmp+0x2a>
 810bb14:	3314      	adds	r3, #20
 810bb16:	3114      	adds	r1, #20
 810bb18:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 810bb1c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 810bb20:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810bb24:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810bb28:	4295      	cmp	r5, r2
 810bb2a:	d003      	beq.n	810bb34 <__mcmp+0x2c>
 810bb2c:	d205      	bcs.n	810bb3a <__mcmp+0x32>
 810bb2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810bb32:	bd30      	pop	{r4, r5, pc}
 810bb34:	42a3      	cmp	r3, r4
 810bb36:	d3f3      	bcc.n	810bb20 <__mcmp+0x18>
 810bb38:	e7fb      	b.n	810bb32 <__mcmp+0x2a>
 810bb3a:	2001      	movs	r0, #1
 810bb3c:	e7f9      	b.n	810bb32 <__mcmp+0x2a>
	...

0810bb40 <__mdiff>:
 810bb40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bb44:	4689      	mov	r9, r1
 810bb46:	4606      	mov	r6, r0
 810bb48:	4611      	mov	r1, r2
 810bb4a:	4648      	mov	r0, r9
 810bb4c:	4614      	mov	r4, r2
 810bb4e:	f7ff ffdb 	bl	810bb08 <__mcmp>
 810bb52:	1e05      	subs	r5, r0, #0
 810bb54:	d112      	bne.n	810bb7c <__mdiff+0x3c>
 810bb56:	4629      	mov	r1, r5
 810bb58:	4630      	mov	r0, r6
 810bb5a:	f7ff fd11 	bl	810b580 <_Balloc>
 810bb5e:	4602      	mov	r2, r0
 810bb60:	b928      	cbnz	r0, 810bb6e <__mdiff+0x2e>
 810bb62:	4b3f      	ldr	r3, [pc, #252]	@ (810bc60 <__mdiff+0x120>)
 810bb64:	f240 2137 	movw	r1, #567	@ 0x237
 810bb68:	483e      	ldr	r0, [pc, #248]	@ (810bc64 <__mdiff+0x124>)
 810bb6a:	f001 fc4d 	bl	810d408 <__assert_func>
 810bb6e:	2301      	movs	r3, #1
 810bb70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810bb74:	4610      	mov	r0, r2
 810bb76:	b003      	add	sp, #12
 810bb78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bb7c:	bfbc      	itt	lt
 810bb7e:	464b      	movlt	r3, r9
 810bb80:	46a1      	movlt	r9, r4
 810bb82:	4630      	mov	r0, r6
 810bb84:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810bb88:	bfba      	itte	lt
 810bb8a:	461c      	movlt	r4, r3
 810bb8c:	2501      	movlt	r5, #1
 810bb8e:	2500      	movge	r5, #0
 810bb90:	f7ff fcf6 	bl	810b580 <_Balloc>
 810bb94:	4602      	mov	r2, r0
 810bb96:	b918      	cbnz	r0, 810bba0 <__mdiff+0x60>
 810bb98:	4b31      	ldr	r3, [pc, #196]	@ (810bc60 <__mdiff+0x120>)
 810bb9a:	f240 2145 	movw	r1, #581	@ 0x245
 810bb9e:	e7e3      	b.n	810bb68 <__mdiff+0x28>
 810bba0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 810bba4:	6926      	ldr	r6, [r4, #16]
 810bba6:	60c5      	str	r5, [r0, #12]
 810bba8:	f109 0310 	add.w	r3, r9, #16
 810bbac:	f109 0514 	add.w	r5, r9, #20
 810bbb0:	f104 0e14 	add.w	lr, r4, #20
 810bbb4:	f100 0b14 	add.w	fp, r0, #20
 810bbb8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 810bbbc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 810bbc0:	9301      	str	r3, [sp, #4]
 810bbc2:	46d9      	mov	r9, fp
 810bbc4:	f04f 0c00 	mov.w	ip, #0
 810bbc8:	9b01      	ldr	r3, [sp, #4]
 810bbca:	f85e 0b04 	ldr.w	r0, [lr], #4
 810bbce:	f853 af04 	ldr.w	sl, [r3, #4]!
 810bbd2:	9301      	str	r3, [sp, #4]
 810bbd4:	fa1f f38a 	uxth.w	r3, sl
 810bbd8:	4619      	mov	r1, r3
 810bbda:	b283      	uxth	r3, r0
 810bbdc:	1acb      	subs	r3, r1, r3
 810bbde:	0c00      	lsrs	r0, r0, #16
 810bbe0:	4463      	add	r3, ip
 810bbe2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 810bbe6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 810bbea:	b29b      	uxth	r3, r3
 810bbec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 810bbf0:	4576      	cmp	r6, lr
 810bbf2:	f849 3b04 	str.w	r3, [r9], #4
 810bbf6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810bbfa:	d8e5      	bhi.n	810bbc8 <__mdiff+0x88>
 810bbfc:	1b33      	subs	r3, r6, r4
 810bbfe:	3b15      	subs	r3, #21
 810bc00:	f023 0303 	bic.w	r3, r3, #3
 810bc04:	3415      	adds	r4, #21
 810bc06:	3304      	adds	r3, #4
 810bc08:	42a6      	cmp	r6, r4
 810bc0a:	bf38      	it	cc
 810bc0c:	2304      	movcc	r3, #4
 810bc0e:	441d      	add	r5, r3
 810bc10:	445b      	add	r3, fp
 810bc12:	461e      	mov	r6, r3
 810bc14:	462c      	mov	r4, r5
 810bc16:	4544      	cmp	r4, r8
 810bc18:	d30e      	bcc.n	810bc38 <__mdiff+0xf8>
 810bc1a:	f108 0103 	add.w	r1, r8, #3
 810bc1e:	1b49      	subs	r1, r1, r5
 810bc20:	f021 0103 	bic.w	r1, r1, #3
 810bc24:	3d03      	subs	r5, #3
 810bc26:	45a8      	cmp	r8, r5
 810bc28:	bf38      	it	cc
 810bc2a:	2100      	movcc	r1, #0
 810bc2c:	440b      	add	r3, r1
 810bc2e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810bc32:	b191      	cbz	r1, 810bc5a <__mdiff+0x11a>
 810bc34:	6117      	str	r7, [r2, #16]
 810bc36:	e79d      	b.n	810bb74 <__mdiff+0x34>
 810bc38:	f854 1b04 	ldr.w	r1, [r4], #4
 810bc3c:	46e6      	mov	lr, ip
 810bc3e:	0c08      	lsrs	r0, r1, #16
 810bc40:	fa1c fc81 	uxtah	ip, ip, r1
 810bc44:	4471      	add	r1, lr
 810bc46:	eb00 402c 	add.w	r0, r0, ip, asr #16
 810bc4a:	b289      	uxth	r1, r1
 810bc4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 810bc50:	f846 1b04 	str.w	r1, [r6], #4
 810bc54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810bc58:	e7dd      	b.n	810bc16 <__mdiff+0xd6>
 810bc5a:	3f01      	subs	r7, #1
 810bc5c:	e7e7      	b.n	810bc2e <__mdiff+0xee>
 810bc5e:	bf00      	nop
 810bc60:	0810e4fd 	.word	0x0810e4fd
 810bc64:	0810e50e 	.word	0x0810e50e

0810bc68 <__ulp>:
 810bc68:	b082      	sub	sp, #8
 810bc6a:	ed8d 0b00 	vstr	d0, [sp]
 810bc6e:	9a01      	ldr	r2, [sp, #4]
 810bc70:	4b0f      	ldr	r3, [pc, #60]	@ (810bcb0 <__ulp+0x48>)
 810bc72:	4013      	ands	r3, r2
 810bc74:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 810bc78:	2b00      	cmp	r3, #0
 810bc7a:	dc08      	bgt.n	810bc8e <__ulp+0x26>
 810bc7c:	425b      	negs	r3, r3
 810bc7e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 810bc82:	ea4f 5223 	mov.w	r2, r3, asr #20
 810bc86:	da04      	bge.n	810bc92 <__ulp+0x2a>
 810bc88:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 810bc8c:	4113      	asrs	r3, r2
 810bc8e:	2200      	movs	r2, #0
 810bc90:	e008      	b.n	810bca4 <__ulp+0x3c>
 810bc92:	f1a2 0314 	sub.w	r3, r2, #20
 810bc96:	2b1e      	cmp	r3, #30
 810bc98:	bfda      	itte	le
 810bc9a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 810bc9e:	40da      	lsrle	r2, r3
 810bca0:	2201      	movgt	r2, #1
 810bca2:	2300      	movs	r3, #0
 810bca4:	4619      	mov	r1, r3
 810bca6:	4610      	mov	r0, r2
 810bca8:	ec41 0b10 	vmov	d0, r0, r1
 810bcac:	b002      	add	sp, #8
 810bcae:	4770      	bx	lr
 810bcb0:	7ff00000 	.word	0x7ff00000

0810bcb4 <__b2d>:
 810bcb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810bcb8:	6906      	ldr	r6, [r0, #16]
 810bcba:	f100 0814 	add.w	r8, r0, #20
 810bcbe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 810bcc2:	1f37      	subs	r7, r6, #4
 810bcc4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810bcc8:	4610      	mov	r0, r2
 810bcca:	f7ff fd4b 	bl	810b764 <__hi0bits>
 810bcce:	f1c0 0320 	rsb	r3, r0, #32
 810bcd2:	280a      	cmp	r0, #10
 810bcd4:	600b      	str	r3, [r1, #0]
 810bcd6:	491b      	ldr	r1, [pc, #108]	@ (810bd44 <__b2d+0x90>)
 810bcd8:	dc15      	bgt.n	810bd06 <__b2d+0x52>
 810bcda:	f1c0 0c0b 	rsb	ip, r0, #11
 810bcde:	fa22 f30c 	lsr.w	r3, r2, ip
 810bce2:	45b8      	cmp	r8, r7
 810bce4:	ea43 0501 	orr.w	r5, r3, r1
 810bce8:	bf34      	ite	cc
 810bcea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810bcee:	2300      	movcs	r3, #0
 810bcf0:	3015      	adds	r0, #21
 810bcf2:	fa02 f000 	lsl.w	r0, r2, r0
 810bcf6:	fa23 f30c 	lsr.w	r3, r3, ip
 810bcfa:	4303      	orrs	r3, r0
 810bcfc:	461c      	mov	r4, r3
 810bcfe:	ec45 4b10 	vmov	d0, r4, r5
 810bd02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810bd06:	45b8      	cmp	r8, r7
 810bd08:	bf3a      	itte	cc
 810bd0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810bd0e:	f1a6 0708 	subcc.w	r7, r6, #8
 810bd12:	2300      	movcs	r3, #0
 810bd14:	380b      	subs	r0, #11
 810bd16:	d012      	beq.n	810bd3e <__b2d+0x8a>
 810bd18:	f1c0 0120 	rsb	r1, r0, #32
 810bd1c:	fa23 f401 	lsr.w	r4, r3, r1
 810bd20:	4082      	lsls	r2, r0
 810bd22:	4322      	orrs	r2, r4
 810bd24:	4547      	cmp	r7, r8
 810bd26:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 810bd2a:	bf8c      	ite	hi
 810bd2c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 810bd30:	2200      	movls	r2, #0
 810bd32:	4083      	lsls	r3, r0
 810bd34:	40ca      	lsrs	r2, r1
 810bd36:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 810bd3a:	4313      	orrs	r3, r2
 810bd3c:	e7de      	b.n	810bcfc <__b2d+0x48>
 810bd3e:	ea42 0501 	orr.w	r5, r2, r1
 810bd42:	e7db      	b.n	810bcfc <__b2d+0x48>
 810bd44:	3ff00000 	.word	0x3ff00000

0810bd48 <__d2b>:
 810bd48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810bd4c:	460f      	mov	r7, r1
 810bd4e:	2101      	movs	r1, #1
 810bd50:	ec59 8b10 	vmov	r8, r9, d0
 810bd54:	4616      	mov	r6, r2
 810bd56:	f7ff fc13 	bl	810b580 <_Balloc>
 810bd5a:	4604      	mov	r4, r0
 810bd5c:	b930      	cbnz	r0, 810bd6c <__d2b+0x24>
 810bd5e:	4602      	mov	r2, r0
 810bd60:	4b23      	ldr	r3, [pc, #140]	@ (810bdf0 <__d2b+0xa8>)
 810bd62:	4824      	ldr	r0, [pc, #144]	@ (810bdf4 <__d2b+0xac>)
 810bd64:	f240 310f 	movw	r1, #783	@ 0x30f
 810bd68:	f001 fb4e 	bl	810d408 <__assert_func>
 810bd6c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810bd70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810bd74:	b10d      	cbz	r5, 810bd7a <__d2b+0x32>
 810bd76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810bd7a:	9301      	str	r3, [sp, #4]
 810bd7c:	f1b8 0300 	subs.w	r3, r8, #0
 810bd80:	d023      	beq.n	810bdca <__d2b+0x82>
 810bd82:	4668      	mov	r0, sp
 810bd84:	9300      	str	r3, [sp, #0]
 810bd86:	f7ff fd0c 	bl	810b7a2 <__lo0bits>
 810bd8a:	e9dd 1200 	ldrd	r1, r2, [sp]
 810bd8e:	b1d0      	cbz	r0, 810bdc6 <__d2b+0x7e>
 810bd90:	f1c0 0320 	rsb	r3, r0, #32
 810bd94:	fa02 f303 	lsl.w	r3, r2, r3
 810bd98:	430b      	orrs	r3, r1
 810bd9a:	40c2      	lsrs	r2, r0
 810bd9c:	6163      	str	r3, [r4, #20]
 810bd9e:	9201      	str	r2, [sp, #4]
 810bda0:	9b01      	ldr	r3, [sp, #4]
 810bda2:	61a3      	str	r3, [r4, #24]
 810bda4:	2b00      	cmp	r3, #0
 810bda6:	bf0c      	ite	eq
 810bda8:	2201      	moveq	r2, #1
 810bdaa:	2202      	movne	r2, #2
 810bdac:	6122      	str	r2, [r4, #16]
 810bdae:	b1a5      	cbz	r5, 810bdda <__d2b+0x92>
 810bdb0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 810bdb4:	4405      	add	r5, r0
 810bdb6:	603d      	str	r5, [r7, #0]
 810bdb8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 810bdbc:	6030      	str	r0, [r6, #0]
 810bdbe:	4620      	mov	r0, r4
 810bdc0:	b003      	add	sp, #12
 810bdc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810bdc6:	6161      	str	r1, [r4, #20]
 810bdc8:	e7ea      	b.n	810bda0 <__d2b+0x58>
 810bdca:	a801      	add	r0, sp, #4
 810bdcc:	f7ff fce9 	bl	810b7a2 <__lo0bits>
 810bdd0:	9b01      	ldr	r3, [sp, #4]
 810bdd2:	6163      	str	r3, [r4, #20]
 810bdd4:	3020      	adds	r0, #32
 810bdd6:	2201      	movs	r2, #1
 810bdd8:	e7e8      	b.n	810bdac <__d2b+0x64>
 810bdda:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810bdde:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 810bde2:	6038      	str	r0, [r7, #0]
 810bde4:	6918      	ldr	r0, [r3, #16]
 810bde6:	f7ff fcbd 	bl	810b764 <__hi0bits>
 810bdea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810bdee:	e7e5      	b.n	810bdbc <__d2b+0x74>
 810bdf0:	0810e4fd 	.word	0x0810e4fd
 810bdf4:	0810e50e 	.word	0x0810e50e

0810bdf8 <__ratio>:
 810bdf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bdfc:	b085      	sub	sp, #20
 810bdfe:	e9cd 1000 	strd	r1, r0, [sp]
 810be02:	a902      	add	r1, sp, #8
 810be04:	f7ff ff56 	bl	810bcb4 <__b2d>
 810be08:	9800      	ldr	r0, [sp, #0]
 810be0a:	a903      	add	r1, sp, #12
 810be0c:	ec55 4b10 	vmov	r4, r5, d0
 810be10:	f7ff ff50 	bl	810bcb4 <__b2d>
 810be14:	9b01      	ldr	r3, [sp, #4]
 810be16:	6919      	ldr	r1, [r3, #16]
 810be18:	9b00      	ldr	r3, [sp, #0]
 810be1a:	691b      	ldr	r3, [r3, #16]
 810be1c:	1ac9      	subs	r1, r1, r3
 810be1e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 810be22:	1a9b      	subs	r3, r3, r2
 810be24:	ec5b ab10 	vmov	sl, fp, d0
 810be28:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 810be2c:	2b00      	cmp	r3, #0
 810be2e:	bfce      	itee	gt
 810be30:	462a      	movgt	r2, r5
 810be32:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810be36:	465a      	movle	r2, fp
 810be38:	462f      	mov	r7, r5
 810be3a:	46d9      	mov	r9, fp
 810be3c:	bfcc      	ite	gt
 810be3e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810be42:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 810be46:	464b      	mov	r3, r9
 810be48:	4652      	mov	r2, sl
 810be4a:	4620      	mov	r0, r4
 810be4c:	4639      	mov	r1, r7
 810be4e:	f7f4 fd85 	bl	810095c <__aeabi_ddiv>
 810be52:	ec41 0b10 	vmov	d0, r0, r1
 810be56:	b005      	add	sp, #20
 810be58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810be5c <__copybits>:
 810be5c:	3901      	subs	r1, #1
 810be5e:	b570      	push	{r4, r5, r6, lr}
 810be60:	1149      	asrs	r1, r1, #5
 810be62:	6914      	ldr	r4, [r2, #16]
 810be64:	3101      	adds	r1, #1
 810be66:	f102 0314 	add.w	r3, r2, #20
 810be6a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810be6e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810be72:	1f05      	subs	r5, r0, #4
 810be74:	42a3      	cmp	r3, r4
 810be76:	d30c      	bcc.n	810be92 <__copybits+0x36>
 810be78:	1aa3      	subs	r3, r4, r2
 810be7a:	3b11      	subs	r3, #17
 810be7c:	f023 0303 	bic.w	r3, r3, #3
 810be80:	3211      	adds	r2, #17
 810be82:	42a2      	cmp	r2, r4
 810be84:	bf88      	it	hi
 810be86:	2300      	movhi	r3, #0
 810be88:	4418      	add	r0, r3
 810be8a:	2300      	movs	r3, #0
 810be8c:	4288      	cmp	r0, r1
 810be8e:	d305      	bcc.n	810be9c <__copybits+0x40>
 810be90:	bd70      	pop	{r4, r5, r6, pc}
 810be92:	f853 6b04 	ldr.w	r6, [r3], #4
 810be96:	f845 6f04 	str.w	r6, [r5, #4]!
 810be9a:	e7eb      	b.n	810be74 <__copybits+0x18>
 810be9c:	f840 3b04 	str.w	r3, [r0], #4
 810bea0:	e7f4      	b.n	810be8c <__copybits+0x30>

0810bea2 <__any_on>:
 810bea2:	f100 0214 	add.w	r2, r0, #20
 810bea6:	6900      	ldr	r0, [r0, #16]
 810bea8:	114b      	asrs	r3, r1, #5
 810beaa:	4298      	cmp	r0, r3
 810beac:	b510      	push	{r4, lr}
 810beae:	db11      	blt.n	810bed4 <__any_on+0x32>
 810beb0:	dd0a      	ble.n	810bec8 <__any_on+0x26>
 810beb2:	f011 011f 	ands.w	r1, r1, #31
 810beb6:	d007      	beq.n	810bec8 <__any_on+0x26>
 810beb8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810bebc:	fa24 f001 	lsr.w	r0, r4, r1
 810bec0:	fa00 f101 	lsl.w	r1, r0, r1
 810bec4:	428c      	cmp	r4, r1
 810bec6:	d10b      	bne.n	810bee0 <__any_on+0x3e>
 810bec8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810becc:	4293      	cmp	r3, r2
 810bece:	d803      	bhi.n	810bed8 <__any_on+0x36>
 810bed0:	2000      	movs	r0, #0
 810bed2:	bd10      	pop	{r4, pc}
 810bed4:	4603      	mov	r3, r0
 810bed6:	e7f7      	b.n	810bec8 <__any_on+0x26>
 810bed8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810bedc:	2900      	cmp	r1, #0
 810bede:	d0f5      	beq.n	810becc <__any_on+0x2a>
 810bee0:	2001      	movs	r0, #1
 810bee2:	e7f6      	b.n	810bed2 <__any_on+0x30>

0810bee4 <sulp>:
 810bee4:	b570      	push	{r4, r5, r6, lr}
 810bee6:	4604      	mov	r4, r0
 810bee8:	460d      	mov	r5, r1
 810beea:	ec45 4b10 	vmov	d0, r4, r5
 810beee:	4616      	mov	r6, r2
 810bef0:	f7ff feba 	bl	810bc68 <__ulp>
 810bef4:	ec51 0b10 	vmov	r0, r1, d0
 810bef8:	b17e      	cbz	r6, 810bf1a <sulp+0x36>
 810befa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810befe:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810bf02:	2b00      	cmp	r3, #0
 810bf04:	dd09      	ble.n	810bf1a <sulp+0x36>
 810bf06:	051b      	lsls	r3, r3, #20
 810bf08:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 810bf0c:	2400      	movs	r4, #0
 810bf0e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 810bf12:	4622      	mov	r2, r4
 810bf14:	462b      	mov	r3, r5
 810bf16:	f7f4 fbf7 	bl	8100708 <__aeabi_dmul>
 810bf1a:	ec41 0b10 	vmov	d0, r0, r1
 810bf1e:	bd70      	pop	{r4, r5, r6, pc}

0810bf20 <_strtod_l>:
 810bf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bf24:	b09f      	sub	sp, #124	@ 0x7c
 810bf26:	460c      	mov	r4, r1
 810bf28:	9217      	str	r2, [sp, #92]	@ 0x5c
 810bf2a:	2200      	movs	r2, #0
 810bf2c:	921a      	str	r2, [sp, #104]	@ 0x68
 810bf2e:	9005      	str	r0, [sp, #20]
 810bf30:	f04f 0a00 	mov.w	sl, #0
 810bf34:	f04f 0b00 	mov.w	fp, #0
 810bf38:	460a      	mov	r2, r1
 810bf3a:	9219      	str	r2, [sp, #100]	@ 0x64
 810bf3c:	7811      	ldrb	r1, [r2, #0]
 810bf3e:	292b      	cmp	r1, #43	@ 0x2b
 810bf40:	d04a      	beq.n	810bfd8 <_strtod_l+0xb8>
 810bf42:	d838      	bhi.n	810bfb6 <_strtod_l+0x96>
 810bf44:	290d      	cmp	r1, #13
 810bf46:	d832      	bhi.n	810bfae <_strtod_l+0x8e>
 810bf48:	2908      	cmp	r1, #8
 810bf4a:	d832      	bhi.n	810bfb2 <_strtod_l+0x92>
 810bf4c:	2900      	cmp	r1, #0
 810bf4e:	d03b      	beq.n	810bfc8 <_strtod_l+0xa8>
 810bf50:	2200      	movs	r2, #0
 810bf52:	920b      	str	r2, [sp, #44]	@ 0x2c
 810bf54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 810bf56:	782a      	ldrb	r2, [r5, #0]
 810bf58:	2a30      	cmp	r2, #48	@ 0x30
 810bf5a:	f040 80b3 	bne.w	810c0c4 <_strtod_l+0x1a4>
 810bf5e:	786a      	ldrb	r2, [r5, #1]
 810bf60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810bf64:	2a58      	cmp	r2, #88	@ 0x58
 810bf66:	d16e      	bne.n	810c046 <_strtod_l+0x126>
 810bf68:	9302      	str	r3, [sp, #8]
 810bf6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810bf6c:	9301      	str	r3, [sp, #4]
 810bf6e:	ab1a      	add	r3, sp, #104	@ 0x68
 810bf70:	9300      	str	r3, [sp, #0]
 810bf72:	4a8e      	ldr	r2, [pc, #568]	@ (810c1ac <_strtod_l+0x28c>)
 810bf74:	9805      	ldr	r0, [sp, #20]
 810bf76:	ab1b      	add	r3, sp, #108	@ 0x6c
 810bf78:	a919      	add	r1, sp, #100	@ 0x64
 810bf7a:	f001 fadf 	bl	810d53c <__gethex>
 810bf7e:	f010 060f 	ands.w	r6, r0, #15
 810bf82:	4604      	mov	r4, r0
 810bf84:	d005      	beq.n	810bf92 <_strtod_l+0x72>
 810bf86:	2e06      	cmp	r6, #6
 810bf88:	d128      	bne.n	810bfdc <_strtod_l+0xbc>
 810bf8a:	3501      	adds	r5, #1
 810bf8c:	2300      	movs	r3, #0
 810bf8e:	9519      	str	r5, [sp, #100]	@ 0x64
 810bf90:	930b      	str	r3, [sp, #44]	@ 0x2c
 810bf92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810bf94:	2b00      	cmp	r3, #0
 810bf96:	f040 858e 	bne.w	810cab6 <_strtod_l+0xb96>
 810bf9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810bf9c:	b1cb      	cbz	r3, 810bfd2 <_strtod_l+0xb2>
 810bf9e:	4652      	mov	r2, sl
 810bfa0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 810bfa4:	ec43 2b10 	vmov	d0, r2, r3
 810bfa8:	b01f      	add	sp, #124	@ 0x7c
 810bfaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bfae:	2920      	cmp	r1, #32
 810bfb0:	d1ce      	bne.n	810bf50 <_strtod_l+0x30>
 810bfb2:	3201      	adds	r2, #1
 810bfb4:	e7c1      	b.n	810bf3a <_strtod_l+0x1a>
 810bfb6:	292d      	cmp	r1, #45	@ 0x2d
 810bfb8:	d1ca      	bne.n	810bf50 <_strtod_l+0x30>
 810bfba:	2101      	movs	r1, #1
 810bfbc:	910b      	str	r1, [sp, #44]	@ 0x2c
 810bfbe:	1c51      	adds	r1, r2, #1
 810bfc0:	9119      	str	r1, [sp, #100]	@ 0x64
 810bfc2:	7852      	ldrb	r2, [r2, #1]
 810bfc4:	2a00      	cmp	r2, #0
 810bfc6:	d1c5      	bne.n	810bf54 <_strtod_l+0x34>
 810bfc8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810bfca:	9419      	str	r4, [sp, #100]	@ 0x64
 810bfcc:	2b00      	cmp	r3, #0
 810bfce:	f040 8570 	bne.w	810cab2 <_strtod_l+0xb92>
 810bfd2:	4652      	mov	r2, sl
 810bfd4:	465b      	mov	r3, fp
 810bfd6:	e7e5      	b.n	810bfa4 <_strtod_l+0x84>
 810bfd8:	2100      	movs	r1, #0
 810bfda:	e7ef      	b.n	810bfbc <_strtod_l+0x9c>
 810bfdc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810bfde:	b13a      	cbz	r2, 810bff0 <_strtod_l+0xd0>
 810bfe0:	2135      	movs	r1, #53	@ 0x35
 810bfe2:	a81c      	add	r0, sp, #112	@ 0x70
 810bfe4:	f7ff ff3a 	bl	810be5c <__copybits>
 810bfe8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810bfea:	9805      	ldr	r0, [sp, #20]
 810bfec:	f7ff fb08 	bl	810b600 <_Bfree>
 810bff0:	3e01      	subs	r6, #1
 810bff2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 810bff4:	2e04      	cmp	r6, #4
 810bff6:	d806      	bhi.n	810c006 <_strtod_l+0xe6>
 810bff8:	e8df f006 	tbb	[pc, r6]
 810bffc:	201d0314 	.word	0x201d0314
 810c000:	14          	.byte	0x14
 810c001:	00          	.byte	0x00
 810c002:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 810c006:	05e1      	lsls	r1, r4, #23
 810c008:	bf48      	it	mi
 810c00a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 810c00e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810c012:	0d1b      	lsrs	r3, r3, #20
 810c014:	051b      	lsls	r3, r3, #20
 810c016:	2b00      	cmp	r3, #0
 810c018:	d1bb      	bne.n	810bf92 <_strtod_l+0x72>
 810c01a:	f7fe fb21 	bl	810a660 <__errno>
 810c01e:	2322      	movs	r3, #34	@ 0x22
 810c020:	6003      	str	r3, [r0, #0]
 810c022:	e7b6      	b.n	810bf92 <_strtod_l+0x72>
 810c024:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 810c028:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 810c02c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 810c030:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810c034:	e7e7      	b.n	810c006 <_strtod_l+0xe6>
 810c036:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 810c1b4 <_strtod_l+0x294>
 810c03a:	e7e4      	b.n	810c006 <_strtod_l+0xe6>
 810c03c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 810c040:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 810c044:	e7df      	b.n	810c006 <_strtod_l+0xe6>
 810c046:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c048:	1c5a      	adds	r2, r3, #1
 810c04a:	9219      	str	r2, [sp, #100]	@ 0x64
 810c04c:	785b      	ldrb	r3, [r3, #1]
 810c04e:	2b30      	cmp	r3, #48	@ 0x30
 810c050:	d0f9      	beq.n	810c046 <_strtod_l+0x126>
 810c052:	2b00      	cmp	r3, #0
 810c054:	d09d      	beq.n	810bf92 <_strtod_l+0x72>
 810c056:	2301      	movs	r3, #1
 810c058:	9309      	str	r3, [sp, #36]	@ 0x24
 810c05a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c05c:	930c      	str	r3, [sp, #48]	@ 0x30
 810c05e:	2300      	movs	r3, #0
 810c060:	9308      	str	r3, [sp, #32]
 810c062:	930a      	str	r3, [sp, #40]	@ 0x28
 810c064:	461f      	mov	r7, r3
 810c066:	220a      	movs	r2, #10
 810c068:	9819      	ldr	r0, [sp, #100]	@ 0x64
 810c06a:	7805      	ldrb	r5, [r0, #0]
 810c06c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 810c070:	b2d9      	uxtb	r1, r3
 810c072:	2909      	cmp	r1, #9
 810c074:	d928      	bls.n	810c0c8 <_strtod_l+0x1a8>
 810c076:	494e      	ldr	r1, [pc, #312]	@ (810c1b0 <_strtod_l+0x290>)
 810c078:	2201      	movs	r2, #1
 810c07a:	f001 f979 	bl	810d370 <strncmp>
 810c07e:	2800      	cmp	r0, #0
 810c080:	d032      	beq.n	810c0e8 <_strtod_l+0x1c8>
 810c082:	2000      	movs	r0, #0
 810c084:	462a      	mov	r2, r5
 810c086:	4681      	mov	r9, r0
 810c088:	463d      	mov	r5, r7
 810c08a:	4603      	mov	r3, r0
 810c08c:	2a65      	cmp	r2, #101	@ 0x65
 810c08e:	d001      	beq.n	810c094 <_strtod_l+0x174>
 810c090:	2a45      	cmp	r2, #69	@ 0x45
 810c092:	d114      	bne.n	810c0be <_strtod_l+0x19e>
 810c094:	b91d      	cbnz	r5, 810c09e <_strtod_l+0x17e>
 810c096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810c098:	4302      	orrs	r2, r0
 810c09a:	d095      	beq.n	810bfc8 <_strtod_l+0xa8>
 810c09c:	2500      	movs	r5, #0
 810c09e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 810c0a0:	1c62      	adds	r2, r4, #1
 810c0a2:	9219      	str	r2, [sp, #100]	@ 0x64
 810c0a4:	7862      	ldrb	r2, [r4, #1]
 810c0a6:	2a2b      	cmp	r2, #43	@ 0x2b
 810c0a8:	d077      	beq.n	810c19a <_strtod_l+0x27a>
 810c0aa:	2a2d      	cmp	r2, #45	@ 0x2d
 810c0ac:	d07b      	beq.n	810c1a6 <_strtod_l+0x286>
 810c0ae:	f04f 0c00 	mov.w	ip, #0
 810c0b2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 810c0b6:	2909      	cmp	r1, #9
 810c0b8:	f240 8082 	bls.w	810c1c0 <_strtod_l+0x2a0>
 810c0bc:	9419      	str	r4, [sp, #100]	@ 0x64
 810c0be:	f04f 0800 	mov.w	r8, #0
 810c0c2:	e0a2      	b.n	810c20a <_strtod_l+0x2ea>
 810c0c4:	2300      	movs	r3, #0
 810c0c6:	e7c7      	b.n	810c058 <_strtod_l+0x138>
 810c0c8:	2f08      	cmp	r7, #8
 810c0ca:	bfd5      	itete	le
 810c0cc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 810c0ce:	9908      	ldrgt	r1, [sp, #32]
 810c0d0:	fb02 3301 	mlale	r3, r2, r1, r3
 810c0d4:	fb02 3301 	mlagt	r3, r2, r1, r3
 810c0d8:	f100 0001 	add.w	r0, r0, #1
 810c0dc:	bfd4      	ite	le
 810c0de:	930a      	strle	r3, [sp, #40]	@ 0x28
 810c0e0:	9308      	strgt	r3, [sp, #32]
 810c0e2:	3701      	adds	r7, #1
 810c0e4:	9019      	str	r0, [sp, #100]	@ 0x64
 810c0e6:	e7bf      	b.n	810c068 <_strtod_l+0x148>
 810c0e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c0ea:	1c5a      	adds	r2, r3, #1
 810c0ec:	9219      	str	r2, [sp, #100]	@ 0x64
 810c0ee:	785a      	ldrb	r2, [r3, #1]
 810c0f0:	b37f      	cbz	r7, 810c152 <_strtod_l+0x232>
 810c0f2:	4681      	mov	r9, r0
 810c0f4:	463d      	mov	r5, r7
 810c0f6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 810c0fa:	2b09      	cmp	r3, #9
 810c0fc:	d912      	bls.n	810c124 <_strtod_l+0x204>
 810c0fe:	2301      	movs	r3, #1
 810c100:	e7c4      	b.n	810c08c <_strtod_l+0x16c>
 810c102:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c104:	1c5a      	adds	r2, r3, #1
 810c106:	9219      	str	r2, [sp, #100]	@ 0x64
 810c108:	785a      	ldrb	r2, [r3, #1]
 810c10a:	3001      	adds	r0, #1
 810c10c:	2a30      	cmp	r2, #48	@ 0x30
 810c10e:	d0f8      	beq.n	810c102 <_strtod_l+0x1e2>
 810c110:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 810c114:	2b08      	cmp	r3, #8
 810c116:	f200 84d3 	bhi.w	810cac0 <_strtod_l+0xba0>
 810c11a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c11c:	930c      	str	r3, [sp, #48]	@ 0x30
 810c11e:	4681      	mov	r9, r0
 810c120:	2000      	movs	r0, #0
 810c122:	4605      	mov	r5, r0
 810c124:	3a30      	subs	r2, #48	@ 0x30
 810c126:	f100 0301 	add.w	r3, r0, #1
 810c12a:	d02a      	beq.n	810c182 <_strtod_l+0x262>
 810c12c:	4499      	add	r9, r3
 810c12e:	eb00 0c05 	add.w	ip, r0, r5
 810c132:	462b      	mov	r3, r5
 810c134:	210a      	movs	r1, #10
 810c136:	4563      	cmp	r3, ip
 810c138:	d10d      	bne.n	810c156 <_strtod_l+0x236>
 810c13a:	1c69      	adds	r1, r5, #1
 810c13c:	4401      	add	r1, r0
 810c13e:	4428      	add	r0, r5
 810c140:	2808      	cmp	r0, #8
 810c142:	dc16      	bgt.n	810c172 <_strtod_l+0x252>
 810c144:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810c146:	230a      	movs	r3, #10
 810c148:	fb03 2300 	mla	r3, r3, r0, r2
 810c14c:	930a      	str	r3, [sp, #40]	@ 0x28
 810c14e:	2300      	movs	r3, #0
 810c150:	e018      	b.n	810c184 <_strtod_l+0x264>
 810c152:	4638      	mov	r0, r7
 810c154:	e7da      	b.n	810c10c <_strtod_l+0x1ec>
 810c156:	2b08      	cmp	r3, #8
 810c158:	f103 0301 	add.w	r3, r3, #1
 810c15c:	dc03      	bgt.n	810c166 <_strtod_l+0x246>
 810c15e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 810c160:	434e      	muls	r6, r1
 810c162:	960a      	str	r6, [sp, #40]	@ 0x28
 810c164:	e7e7      	b.n	810c136 <_strtod_l+0x216>
 810c166:	2b10      	cmp	r3, #16
 810c168:	bfde      	ittt	le
 810c16a:	9e08      	ldrle	r6, [sp, #32]
 810c16c:	434e      	mulle	r6, r1
 810c16e:	9608      	strle	r6, [sp, #32]
 810c170:	e7e1      	b.n	810c136 <_strtod_l+0x216>
 810c172:	280f      	cmp	r0, #15
 810c174:	dceb      	bgt.n	810c14e <_strtod_l+0x22e>
 810c176:	9808      	ldr	r0, [sp, #32]
 810c178:	230a      	movs	r3, #10
 810c17a:	fb03 2300 	mla	r3, r3, r0, r2
 810c17e:	9308      	str	r3, [sp, #32]
 810c180:	e7e5      	b.n	810c14e <_strtod_l+0x22e>
 810c182:	4629      	mov	r1, r5
 810c184:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810c186:	1c50      	adds	r0, r2, #1
 810c188:	9019      	str	r0, [sp, #100]	@ 0x64
 810c18a:	7852      	ldrb	r2, [r2, #1]
 810c18c:	4618      	mov	r0, r3
 810c18e:	460d      	mov	r5, r1
 810c190:	e7b1      	b.n	810c0f6 <_strtod_l+0x1d6>
 810c192:	f04f 0900 	mov.w	r9, #0
 810c196:	2301      	movs	r3, #1
 810c198:	e77d      	b.n	810c096 <_strtod_l+0x176>
 810c19a:	f04f 0c00 	mov.w	ip, #0
 810c19e:	1ca2      	adds	r2, r4, #2
 810c1a0:	9219      	str	r2, [sp, #100]	@ 0x64
 810c1a2:	78a2      	ldrb	r2, [r4, #2]
 810c1a4:	e785      	b.n	810c0b2 <_strtod_l+0x192>
 810c1a6:	f04f 0c01 	mov.w	ip, #1
 810c1aa:	e7f8      	b.n	810c19e <_strtod_l+0x27e>
 810c1ac:	0810e680 	.word	0x0810e680
 810c1b0:	0810e668 	.word	0x0810e668
 810c1b4:	7ff00000 	.word	0x7ff00000
 810c1b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810c1ba:	1c51      	adds	r1, r2, #1
 810c1bc:	9119      	str	r1, [sp, #100]	@ 0x64
 810c1be:	7852      	ldrb	r2, [r2, #1]
 810c1c0:	2a30      	cmp	r2, #48	@ 0x30
 810c1c2:	d0f9      	beq.n	810c1b8 <_strtod_l+0x298>
 810c1c4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 810c1c8:	2908      	cmp	r1, #8
 810c1ca:	f63f af78 	bhi.w	810c0be <_strtod_l+0x19e>
 810c1ce:	3a30      	subs	r2, #48	@ 0x30
 810c1d0:	920e      	str	r2, [sp, #56]	@ 0x38
 810c1d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810c1d4:	920f      	str	r2, [sp, #60]	@ 0x3c
 810c1d6:	f04f 080a 	mov.w	r8, #10
 810c1da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810c1dc:	1c56      	adds	r6, r2, #1
 810c1de:	9619      	str	r6, [sp, #100]	@ 0x64
 810c1e0:	7852      	ldrb	r2, [r2, #1]
 810c1e2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 810c1e6:	f1be 0f09 	cmp.w	lr, #9
 810c1ea:	d939      	bls.n	810c260 <_strtod_l+0x340>
 810c1ec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 810c1ee:	1a76      	subs	r6, r6, r1
 810c1f0:	2e08      	cmp	r6, #8
 810c1f2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 810c1f6:	dc03      	bgt.n	810c200 <_strtod_l+0x2e0>
 810c1f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810c1fa:	4588      	cmp	r8, r1
 810c1fc:	bfa8      	it	ge
 810c1fe:	4688      	movge	r8, r1
 810c200:	f1bc 0f00 	cmp.w	ip, #0
 810c204:	d001      	beq.n	810c20a <_strtod_l+0x2ea>
 810c206:	f1c8 0800 	rsb	r8, r8, #0
 810c20a:	2d00      	cmp	r5, #0
 810c20c:	d14e      	bne.n	810c2ac <_strtod_l+0x38c>
 810c20e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810c210:	4308      	orrs	r0, r1
 810c212:	f47f aebe 	bne.w	810bf92 <_strtod_l+0x72>
 810c216:	2b00      	cmp	r3, #0
 810c218:	f47f aed6 	bne.w	810bfc8 <_strtod_l+0xa8>
 810c21c:	2a69      	cmp	r2, #105	@ 0x69
 810c21e:	d028      	beq.n	810c272 <_strtod_l+0x352>
 810c220:	dc25      	bgt.n	810c26e <_strtod_l+0x34e>
 810c222:	2a49      	cmp	r2, #73	@ 0x49
 810c224:	d025      	beq.n	810c272 <_strtod_l+0x352>
 810c226:	2a4e      	cmp	r2, #78	@ 0x4e
 810c228:	f47f aece 	bne.w	810bfc8 <_strtod_l+0xa8>
 810c22c:	499b      	ldr	r1, [pc, #620]	@ (810c49c <_strtod_l+0x57c>)
 810c22e:	a819      	add	r0, sp, #100	@ 0x64
 810c230:	f001 fba6 	bl	810d980 <__match>
 810c234:	2800      	cmp	r0, #0
 810c236:	f43f aec7 	beq.w	810bfc8 <_strtod_l+0xa8>
 810c23a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c23c:	781b      	ldrb	r3, [r3, #0]
 810c23e:	2b28      	cmp	r3, #40	@ 0x28
 810c240:	d12e      	bne.n	810c2a0 <_strtod_l+0x380>
 810c242:	4997      	ldr	r1, [pc, #604]	@ (810c4a0 <_strtod_l+0x580>)
 810c244:	aa1c      	add	r2, sp, #112	@ 0x70
 810c246:	a819      	add	r0, sp, #100	@ 0x64
 810c248:	f001 fbae 	bl	810d9a8 <__hexnan>
 810c24c:	2805      	cmp	r0, #5
 810c24e:	d127      	bne.n	810c2a0 <_strtod_l+0x380>
 810c250:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 810c252:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 810c256:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 810c25a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 810c25e:	e698      	b.n	810bf92 <_strtod_l+0x72>
 810c260:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810c262:	fb08 2101 	mla	r1, r8, r1, r2
 810c266:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 810c26a:	920e      	str	r2, [sp, #56]	@ 0x38
 810c26c:	e7b5      	b.n	810c1da <_strtod_l+0x2ba>
 810c26e:	2a6e      	cmp	r2, #110	@ 0x6e
 810c270:	e7da      	b.n	810c228 <_strtod_l+0x308>
 810c272:	498c      	ldr	r1, [pc, #560]	@ (810c4a4 <_strtod_l+0x584>)
 810c274:	a819      	add	r0, sp, #100	@ 0x64
 810c276:	f001 fb83 	bl	810d980 <__match>
 810c27a:	2800      	cmp	r0, #0
 810c27c:	f43f aea4 	beq.w	810bfc8 <_strtod_l+0xa8>
 810c280:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c282:	4989      	ldr	r1, [pc, #548]	@ (810c4a8 <_strtod_l+0x588>)
 810c284:	3b01      	subs	r3, #1
 810c286:	a819      	add	r0, sp, #100	@ 0x64
 810c288:	9319      	str	r3, [sp, #100]	@ 0x64
 810c28a:	f001 fb79 	bl	810d980 <__match>
 810c28e:	b910      	cbnz	r0, 810c296 <_strtod_l+0x376>
 810c290:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810c292:	3301      	adds	r3, #1
 810c294:	9319      	str	r3, [sp, #100]	@ 0x64
 810c296:	f8df b220 	ldr.w	fp, [pc, #544]	@ 810c4b8 <_strtod_l+0x598>
 810c29a:	f04f 0a00 	mov.w	sl, #0
 810c29e:	e678      	b.n	810bf92 <_strtod_l+0x72>
 810c2a0:	4882      	ldr	r0, [pc, #520]	@ (810c4ac <_strtod_l+0x58c>)
 810c2a2:	f001 f8a9 	bl	810d3f8 <nan>
 810c2a6:	ec5b ab10 	vmov	sl, fp, d0
 810c2aa:	e672      	b.n	810bf92 <_strtod_l+0x72>
 810c2ac:	eba8 0309 	sub.w	r3, r8, r9
 810c2b0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810c2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 810c2b4:	2f00      	cmp	r7, #0
 810c2b6:	bf08      	it	eq
 810c2b8:	462f      	moveq	r7, r5
 810c2ba:	2d10      	cmp	r5, #16
 810c2bc:	462c      	mov	r4, r5
 810c2be:	bfa8      	it	ge
 810c2c0:	2410      	movge	r4, #16
 810c2c2:	f7f4 f9a7 	bl	8100614 <__aeabi_ui2d>
 810c2c6:	2d09      	cmp	r5, #9
 810c2c8:	4682      	mov	sl, r0
 810c2ca:	468b      	mov	fp, r1
 810c2cc:	dc13      	bgt.n	810c2f6 <_strtod_l+0x3d6>
 810c2ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c2d0:	2b00      	cmp	r3, #0
 810c2d2:	f43f ae5e 	beq.w	810bf92 <_strtod_l+0x72>
 810c2d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c2d8:	dd78      	ble.n	810c3cc <_strtod_l+0x4ac>
 810c2da:	2b16      	cmp	r3, #22
 810c2dc:	dc5f      	bgt.n	810c39e <_strtod_l+0x47e>
 810c2de:	4974      	ldr	r1, [pc, #464]	@ (810c4b0 <_strtod_l+0x590>)
 810c2e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810c2e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c2e8:	4652      	mov	r2, sl
 810c2ea:	465b      	mov	r3, fp
 810c2ec:	f7f4 fa0c 	bl	8100708 <__aeabi_dmul>
 810c2f0:	4682      	mov	sl, r0
 810c2f2:	468b      	mov	fp, r1
 810c2f4:	e64d      	b.n	810bf92 <_strtod_l+0x72>
 810c2f6:	4b6e      	ldr	r3, [pc, #440]	@ (810c4b0 <_strtod_l+0x590>)
 810c2f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810c2fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 810c300:	f7f4 fa02 	bl	8100708 <__aeabi_dmul>
 810c304:	4682      	mov	sl, r0
 810c306:	9808      	ldr	r0, [sp, #32]
 810c308:	468b      	mov	fp, r1
 810c30a:	f7f4 f983 	bl	8100614 <__aeabi_ui2d>
 810c30e:	4602      	mov	r2, r0
 810c310:	460b      	mov	r3, r1
 810c312:	4650      	mov	r0, sl
 810c314:	4659      	mov	r1, fp
 810c316:	f7f4 f841 	bl	810039c <__adddf3>
 810c31a:	2d0f      	cmp	r5, #15
 810c31c:	4682      	mov	sl, r0
 810c31e:	468b      	mov	fp, r1
 810c320:	ddd5      	ble.n	810c2ce <_strtod_l+0x3ae>
 810c322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c324:	1b2c      	subs	r4, r5, r4
 810c326:	441c      	add	r4, r3
 810c328:	2c00      	cmp	r4, #0
 810c32a:	f340 8096 	ble.w	810c45a <_strtod_l+0x53a>
 810c32e:	f014 030f 	ands.w	r3, r4, #15
 810c332:	d00a      	beq.n	810c34a <_strtod_l+0x42a>
 810c334:	495e      	ldr	r1, [pc, #376]	@ (810c4b0 <_strtod_l+0x590>)
 810c336:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810c33a:	4652      	mov	r2, sl
 810c33c:	465b      	mov	r3, fp
 810c33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c342:	f7f4 f9e1 	bl	8100708 <__aeabi_dmul>
 810c346:	4682      	mov	sl, r0
 810c348:	468b      	mov	fp, r1
 810c34a:	f034 040f 	bics.w	r4, r4, #15
 810c34e:	d073      	beq.n	810c438 <_strtod_l+0x518>
 810c350:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 810c354:	dd48      	ble.n	810c3e8 <_strtod_l+0x4c8>
 810c356:	2400      	movs	r4, #0
 810c358:	46a0      	mov	r8, r4
 810c35a:	940a      	str	r4, [sp, #40]	@ 0x28
 810c35c:	46a1      	mov	r9, r4
 810c35e:	9a05      	ldr	r2, [sp, #20]
 810c360:	f8df b154 	ldr.w	fp, [pc, #340]	@ 810c4b8 <_strtod_l+0x598>
 810c364:	2322      	movs	r3, #34	@ 0x22
 810c366:	6013      	str	r3, [r2, #0]
 810c368:	f04f 0a00 	mov.w	sl, #0
 810c36c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c36e:	2b00      	cmp	r3, #0
 810c370:	f43f ae0f 	beq.w	810bf92 <_strtod_l+0x72>
 810c374:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810c376:	9805      	ldr	r0, [sp, #20]
 810c378:	f7ff f942 	bl	810b600 <_Bfree>
 810c37c:	9805      	ldr	r0, [sp, #20]
 810c37e:	4649      	mov	r1, r9
 810c380:	f7ff f93e 	bl	810b600 <_Bfree>
 810c384:	9805      	ldr	r0, [sp, #20]
 810c386:	4641      	mov	r1, r8
 810c388:	f7ff f93a 	bl	810b600 <_Bfree>
 810c38c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810c38e:	9805      	ldr	r0, [sp, #20]
 810c390:	f7ff f936 	bl	810b600 <_Bfree>
 810c394:	9805      	ldr	r0, [sp, #20]
 810c396:	4621      	mov	r1, r4
 810c398:	f7ff f932 	bl	810b600 <_Bfree>
 810c39c:	e5f9      	b.n	810bf92 <_strtod_l+0x72>
 810c39e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810c3a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 810c3a4:	4293      	cmp	r3, r2
 810c3a6:	dbbc      	blt.n	810c322 <_strtod_l+0x402>
 810c3a8:	4c41      	ldr	r4, [pc, #260]	@ (810c4b0 <_strtod_l+0x590>)
 810c3aa:	f1c5 050f 	rsb	r5, r5, #15
 810c3ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810c3b2:	4652      	mov	r2, sl
 810c3b4:	465b      	mov	r3, fp
 810c3b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c3ba:	f7f4 f9a5 	bl	8100708 <__aeabi_dmul>
 810c3be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c3c0:	1b5d      	subs	r5, r3, r5
 810c3c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810c3c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 810c3ca:	e78f      	b.n	810c2ec <_strtod_l+0x3cc>
 810c3cc:	3316      	adds	r3, #22
 810c3ce:	dba8      	blt.n	810c322 <_strtod_l+0x402>
 810c3d0:	4b37      	ldr	r3, [pc, #220]	@ (810c4b0 <_strtod_l+0x590>)
 810c3d2:	eba9 0808 	sub.w	r8, r9, r8
 810c3d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 810c3da:	e9d8 2300 	ldrd	r2, r3, [r8]
 810c3de:	4650      	mov	r0, sl
 810c3e0:	4659      	mov	r1, fp
 810c3e2:	f7f4 fabb 	bl	810095c <__aeabi_ddiv>
 810c3e6:	e783      	b.n	810c2f0 <_strtod_l+0x3d0>
 810c3e8:	4b32      	ldr	r3, [pc, #200]	@ (810c4b4 <_strtod_l+0x594>)
 810c3ea:	9308      	str	r3, [sp, #32]
 810c3ec:	2300      	movs	r3, #0
 810c3ee:	1124      	asrs	r4, r4, #4
 810c3f0:	4650      	mov	r0, sl
 810c3f2:	4659      	mov	r1, fp
 810c3f4:	461e      	mov	r6, r3
 810c3f6:	2c01      	cmp	r4, #1
 810c3f8:	dc21      	bgt.n	810c43e <_strtod_l+0x51e>
 810c3fa:	b10b      	cbz	r3, 810c400 <_strtod_l+0x4e0>
 810c3fc:	4682      	mov	sl, r0
 810c3fe:	468b      	mov	fp, r1
 810c400:	492c      	ldr	r1, [pc, #176]	@ (810c4b4 <_strtod_l+0x594>)
 810c402:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 810c406:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 810c40a:	4652      	mov	r2, sl
 810c40c:	465b      	mov	r3, fp
 810c40e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c412:	f7f4 f979 	bl	8100708 <__aeabi_dmul>
 810c416:	4b28      	ldr	r3, [pc, #160]	@ (810c4b8 <_strtod_l+0x598>)
 810c418:	460a      	mov	r2, r1
 810c41a:	400b      	ands	r3, r1
 810c41c:	4927      	ldr	r1, [pc, #156]	@ (810c4bc <_strtod_l+0x59c>)
 810c41e:	428b      	cmp	r3, r1
 810c420:	4682      	mov	sl, r0
 810c422:	d898      	bhi.n	810c356 <_strtod_l+0x436>
 810c424:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 810c428:	428b      	cmp	r3, r1
 810c42a:	bf86      	itte	hi
 810c42c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 810c4c0 <_strtod_l+0x5a0>
 810c430:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 810c434:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 810c438:	2300      	movs	r3, #0
 810c43a:	9308      	str	r3, [sp, #32]
 810c43c:	e07a      	b.n	810c534 <_strtod_l+0x614>
 810c43e:	07e2      	lsls	r2, r4, #31
 810c440:	d505      	bpl.n	810c44e <_strtod_l+0x52e>
 810c442:	9b08      	ldr	r3, [sp, #32]
 810c444:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c448:	f7f4 f95e 	bl	8100708 <__aeabi_dmul>
 810c44c:	2301      	movs	r3, #1
 810c44e:	9a08      	ldr	r2, [sp, #32]
 810c450:	3208      	adds	r2, #8
 810c452:	3601      	adds	r6, #1
 810c454:	1064      	asrs	r4, r4, #1
 810c456:	9208      	str	r2, [sp, #32]
 810c458:	e7cd      	b.n	810c3f6 <_strtod_l+0x4d6>
 810c45a:	d0ed      	beq.n	810c438 <_strtod_l+0x518>
 810c45c:	4264      	negs	r4, r4
 810c45e:	f014 020f 	ands.w	r2, r4, #15
 810c462:	d00a      	beq.n	810c47a <_strtod_l+0x55a>
 810c464:	4b12      	ldr	r3, [pc, #72]	@ (810c4b0 <_strtod_l+0x590>)
 810c466:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810c46a:	4650      	mov	r0, sl
 810c46c:	4659      	mov	r1, fp
 810c46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c472:	f7f4 fa73 	bl	810095c <__aeabi_ddiv>
 810c476:	4682      	mov	sl, r0
 810c478:	468b      	mov	fp, r1
 810c47a:	1124      	asrs	r4, r4, #4
 810c47c:	d0dc      	beq.n	810c438 <_strtod_l+0x518>
 810c47e:	2c1f      	cmp	r4, #31
 810c480:	dd20      	ble.n	810c4c4 <_strtod_l+0x5a4>
 810c482:	2400      	movs	r4, #0
 810c484:	46a0      	mov	r8, r4
 810c486:	940a      	str	r4, [sp, #40]	@ 0x28
 810c488:	46a1      	mov	r9, r4
 810c48a:	9a05      	ldr	r2, [sp, #20]
 810c48c:	2322      	movs	r3, #34	@ 0x22
 810c48e:	f04f 0a00 	mov.w	sl, #0
 810c492:	f04f 0b00 	mov.w	fp, #0
 810c496:	6013      	str	r3, [r2, #0]
 810c498:	e768      	b.n	810c36c <_strtod_l+0x44c>
 810c49a:	bf00      	nop
 810c49c:	0810e455 	.word	0x0810e455
 810c4a0:	0810e66c 	.word	0x0810e66c
 810c4a4:	0810e44d 	.word	0x0810e44d
 810c4a8:	0810e484 	.word	0x0810e484
 810c4ac:	0810e815 	.word	0x0810e815
 810c4b0:	0810e5a0 	.word	0x0810e5a0
 810c4b4:	0810e578 	.word	0x0810e578
 810c4b8:	7ff00000 	.word	0x7ff00000
 810c4bc:	7ca00000 	.word	0x7ca00000
 810c4c0:	7fefffff 	.word	0x7fefffff
 810c4c4:	f014 0310 	ands.w	r3, r4, #16
 810c4c8:	bf18      	it	ne
 810c4ca:	236a      	movne	r3, #106	@ 0x6a
 810c4cc:	4ea9      	ldr	r6, [pc, #676]	@ (810c774 <_strtod_l+0x854>)
 810c4ce:	9308      	str	r3, [sp, #32]
 810c4d0:	4650      	mov	r0, sl
 810c4d2:	4659      	mov	r1, fp
 810c4d4:	2300      	movs	r3, #0
 810c4d6:	07e2      	lsls	r2, r4, #31
 810c4d8:	d504      	bpl.n	810c4e4 <_strtod_l+0x5c4>
 810c4da:	e9d6 2300 	ldrd	r2, r3, [r6]
 810c4de:	f7f4 f913 	bl	8100708 <__aeabi_dmul>
 810c4e2:	2301      	movs	r3, #1
 810c4e4:	1064      	asrs	r4, r4, #1
 810c4e6:	f106 0608 	add.w	r6, r6, #8
 810c4ea:	d1f4      	bne.n	810c4d6 <_strtod_l+0x5b6>
 810c4ec:	b10b      	cbz	r3, 810c4f2 <_strtod_l+0x5d2>
 810c4ee:	4682      	mov	sl, r0
 810c4f0:	468b      	mov	fp, r1
 810c4f2:	9b08      	ldr	r3, [sp, #32]
 810c4f4:	b1b3      	cbz	r3, 810c524 <_strtod_l+0x604>
 810c4f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 810c4fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 810c4fe:	2b00      	cmp	r3, #0
 810c500:	4659      	mov	r1, fp
 810c502:	dd0f      	ble.n	810c524 <_strtod_l+0x604>
 810c504:	2b1f      	cmp	r3, #31
 810c506:	dd55      	ble.n	810c5b4 <_strtod_l+0x694>
 810c508:	2b34      	cmp	r3, #52	@ 0x34
 810c50a:	bfde      	ittt	le
 810c50c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 810c510:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 810c514:	4093      	lslle	r3, r2
 810c516:	f04f 0a00 	mov.w	sl, #0
 810c51a:	bfcc      	ite	gt
 810c51c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 810c520:	ea03 0b01 	andle.w	fp, r3, r1
 810c524:	2200      	movs	r2, #0
 810c526:	2300      	movs	r3, #0
 810c528:	4650      	mov	r0, sl
 810c52a:	4659      	mov	r1, fp
 810c52c:	f7f4 fb54 	bl	8100bd8 <__aeabi_dcmpeq>
 810c530:	2800      	cmp	r0, #0
 810c532:	d1a6      	bne.n	810c482 <_strtod_l+0x562>
 810c534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c536:	9300      	str	r3, [sp, #0]
 810c538:	990c      	ldr	r1, [sp, #48]	@ 0x30
 810c53a:	9805      	ldr	r0, [sp, #20]
 810c53c:	462b      	mov	r3, r5
 810c53e:	463a      	mov	r2, r7
 810c540:	f7ff f8c6 	bl	810b6d0 <__s2b>
 810c544:	900a      	str	r0, [sp, #40]	@ 0x28
 810c546:	2800      	cmp	r0, #0
 810c548:	f43f af05 	beq.w	810c356 <_strtod_l+0x436>
 810c54c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810c54e:	2a00      	cmp	r2, #0
 810c550:	eba9 0308 	sub.w	r3, r9, r8
 810c554:	bfa8      	it	ge
 810c556:	2300      	movge	r3, #0
 810c558:	9312      	str	r3, [sp, #72]	@ 0x48
 810c55a:	2400      	movs	r4, #0
 810c55c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 810c560:	9316      	str	r3, [sp, #88]	@ 0x58
 810c562:	46a0      	mov	r8, r4
 810c564:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c566:	9805      	ldr	r0, [sp, #20]
 810c568:	6859      	ldr	r1, [r3, #4]
 810c56a:	f7ff f809 	bl	810b580 <_Balloc>
 810c56e:	4681      	mov	r9, r0
 810c570:	2800      	cmp	r0, #0
 810c572:	f43f aef4 	beq.w	810c35e <_strtod_l+0x43e>
 810c576:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c578:	691a      	ldr	r2, [r3, #16]
 810c57a:	3202      	adds	r2, #2
 810c57c:	f103 010c 	add.w	r1, r3, #12
 810c580:	0092      	lsls	r2, r2, #2
 810c582:	300c      	adds	r0, #12
 810c584:	f7fe f899 	bl	810a6ba <memcpy>
 810c588:	ec4b ab10 	vmov	d0, sl, fp
 810c58c:	9805      	ldr	r0, [sp, #20]
 810c58e:	aa1c      	add	r2, sp, #112	@ 0x70
 810c590:	a91b      	add	r1, sp, #108	@ 0x6c
 810c592:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 810c596:	f7ff fbd7 	bl	810bd48 <__d2b>
 810c59a:	901a      	str	r0, [sp, #104]	@ 0x68
 810c59c:	2800      	cmp	r0, #0
 810c59e:	f43f aede 	beq.w	810c35e <_strtod_l+0x43e>
 810c5a2:	9805      	ldr	r0, [sp, #20]
 810c5a4:	2101      	movs	r1, #1
 810c5a6:	f7ff f929 	bl	810b7fc <__i2b>
 810c5aa:	4680      	mov	r8, r0
 810c5ac:	b948      	cbnz	r0, 810c5c2 <_strtod_l+0x6a2>
 810c5ae:	f04f 0800 	mov.w	r8, #0
 810c5b2:	e6d4      	b.n	810c35e <_strtod_l+0x43e>
 810c5b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810c5b8:	fa02 f303 	lsl.w	r3, r2, r3
 810c5bc:	ea03 0a0a 	and.w	sl, r3, sl
 810c5c0:	e7b0      	b.n	810c524 <_strtod_l+0x604>
 810c5c2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 810c5c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 810c5c6:	2d00      	cmp	r5, #0
 810c5c8:	bfab      	itete	ge
 810c5ca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 810c5cc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 810c5ce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 810c5d0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 810c5d2:	bfac      	ite	ge
 810c5d4:	18ef      	addge	r7, r5, r3
 810c5d6:	1b5e      	sublt	r6, r3, r5
 810c5d8:	9b08      	ldr	r3, [sp, #32]
 810c5da:	1aed      	subs	r5, r5, r3
 810c5dc:	4415      	add	r5, r2
 810c5de:	4b66      	ldr	r3, [pc, #408]	@ (810c778 <_strtod_l+0x858>)
 810c5e0:	3d01      	subs	r5, #1
 810c5e2:	429d      	cmp	r5, r3
 810c5e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 810c5e8:	da50      	bge.n	810c68c <_strtod_l+0x76c>
 810c5ea:	1b5b      	subs	r3, r3, r5
 810c5ec:	2b1f      	cmp	r3, #31
 810c5ee:	eba2 0203 	sub.w	r2, r2, r3
 810c5f2:	f04f 0101 	mov.w	r1, #1
 810c5f6:	dc3d      	bgt.n	810c674 <_strtod_l+0x754>
 810c5f8:	fa01 f303 	lsl.w	r3, r1, r3
 810c5fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 810c5fe:	2300      	movs	r3, #0
 810c600:	9310      	str	r3, [sp, #64]	@ 0x40
 810c602:	18bd      	adds	r5, r7, r2
 810c604:	9b08      	ldr	r3, [sp, #32]
 810c606:	42af      	cmp	r7, r5
 810c608:	4416      	add	r6, r2
 810c60a:	441e      	add	r6, r3
 810c60c:	463b      	mov	r3, r7
 810c60e:	bfa8      	it	ge
 810c610:	462b      	movge	r3, r5
 810c612:	42b3      	cmp	r3, r6
 810c614:	bfa8      	it	ge
 810c616:	4633      	movge	r3, r6
 810c618:	2b00      	cmp	r3, #0
 810c61a:	bfc2      	ittt	gt
 810c61c:	1aed      	subgt	r5, r5, r3
 810c61e:	1af6      	subgt	r6, r6, r3
 810c620:	1aff      	subgt	r7, r7, r3
 810c622:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810c624:	2b00      	cmp	r3, #0
 810c626:	dd16      	ble.n	810c656 <_strtod_l+0x736>
 810c628:	4641      	mov	r1, r8
 810c62a:	9805      	ldr	r0, [sp, #20]
 810c62c:	461a      	mov	r2, r3
 810c62e:	f7ff f9a5 	bl	810b97c <__pow5mult>
 810c632:	4680      	mov	r8, r0
 810c634:	2800      	cmp	r0, #0
 810c636:	d0ba      	beq.n	810c5ae <_strtod_l+0x68e>
 810c638:	4601      	mov	r1, r0
 810c63a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810c63c:	9805      	ldr	r0, [sp, #20]
 810c63e:	f7ff f8f3 	bl	810b828 <__multiply>
 810c642:	900e      	str	r0, [sp, #56]	@ 0x38
 810c644:	2800      	cmp	r0, #0
 810c646:	f43f ae8a 	beq.w	810c35e <_strtod_l+0x43e>
 810c64a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810c64c:	9805      	ldr	r0, [sp, #20]
 810c64e:	f7fe ffd7 	bl	810b600 <_Bfree>
 810c652:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810c654:	931a      	str	r3, [sp, #104]	@ 0x68
 810c656:	2d00      	cmp	r5, #0
 810c658:	dc1d      	bgt.n	810c696 <_strtod_l+0x776>
 810c65a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c65c:	2b00      	cmp	r3, #0
 810c65e:	dd23      	ble.n	810c6a8 <_strtod_l+0x788>
 810c660:	4649      	mov	r1, r9
 810c662:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 810c664:	9805      	ldr	r0, [sp, #20]
 810c666:	f7ff f989 	bl	810b97c <__pow5mult>
 810c66a:	4681      	mov	r9, r0
 810c66c:	b9e0      	cbnz	r0, 810c6a8 <_strtod_l+0x788>
 810c66e:	f04f 0900 	mov.w	r9, #0
 810c672:	e674      	b.n	810c35e <_strtod_l+0x43e>
 810c674:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 810c678:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 810c67c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 810c680:	35e2      	adds	r5, #226	@ 0xe2
 810c682:	fa01 f305 	lsl.w	r3, r1, r5
 810c686:	9310      	str	r3, [sp, #64]	@ 0x40
 810c688:	9113      	str	r1, [sp, #76]	@ 0x4c
 810c68a:	e7ba      	b.n	810c602 <_strtod_l+0x6e2>
 810c68c:	2300      	movs	r3, #0
 810c68e:	9310      	str	r3, [sp, #64]	@ 0x40
 810c690:	2301      	movs	r3, #1
 810c692:	9313      	str	r3, [sp, #76]	@ 0x4c
 810c694:	e7b5      	b.n	810c602 <_strtod_l+0x6e2>
 810c696:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810c698:	9805      	ldr	r0, [sp, #20]
 810c69a:	462a      	mov	r2, r5
 810c69c:	f7ff f9c8 	bl	810ba30 <__lshift>
 810c6a0:	901a      	str	r0, [sp, #104]	@ 0x68
 810c6a2:	2800      	cmp	r0, #0
 810c6a4:	d1d9      	bne.n	810c65a <_strtod_l+0x73a>
 810c6a6:	e65a      	b.n	810c35e <_strtod_l+0x43e>
 810c6a8:	2e00      	cmp	r6, #0
 810c6aa:	dd07      	ble.n	810c6bc <_strtod_l+0x79c>
 810c6ac:	4649      	mov	r1, r9
 810c6ae:	9805      	ldr	r0, [sp, #20]
 810c6b0:	4632      	mov	r2, r6
 810c6b2:	f7ff f9bd 	bl	810ba30 <__lshift>
 810c6b6:	4681      	mov	r9, r0
 810c6b8:	2800      	cmp	r0, #0
 810c6ba:	d0d8      	beq.n	810c66e <_strtod_l+0x74e>
 810c6bc:	2f00      	cmp	r7, #0
 810c6be:	dd08      	ble.n	810c6d2 <_strtod_l+0x7b2>
 810c6c0:	4641      	mov	r1, r8
 810c6c2:	9805      	ldr	r0, [sp, #20]
 810c6c4:	463a      	mov	r2, r7
 810c6c6:	f7ff f9b3 	bl	810ba30 <__lshift>
 810c6ca:	4680      	mov	r8, r0
 810c6cc:	2800      	cmp	r0, #0
 810c6ce:	f43f ae46 	beq.w	810c35e <_strtod_l+0x43e>
 810c6d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810c6d4:	9805      	ldr	r0, [sp, #20]
 810c6d6:	464a      	mov	r2, r9
 810c6d8:	f7ff fa32 	bl	810bb40 <__mdiff>
 810c6dc:	4604      	mov	r4, r0
 810c6de:	2800      	cmp	r0, #0
 810c6e0:	f43f ae3d 	beq.w	810c35e <_strtod_l+0x43e>
 810c6e4:	68c3      	ldr	r3, [r0, #12]
 810c6e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 810c6e8:	2300      	movs	r3, #0
 810c6ea:	60c3      	str	r3, [r0, #12]
 810c6ec:	4641      	mov	r1, r8
 810c6ee:	f7ff fa0b 	bl	810bb08 <__mcmp>
 810c6f2:	2800      	cmp	r0, #0
 810c6f4:	da46      	bge.n	810c784 <_strtod_l+0x864>
 810c6f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c6f8:	ea53 030a 	orrs.w	r3, r3, sl
 810c6fc:	d16c      	bne.n	810c7d8 <_strtod_l+0x8b8>
 810c6fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810c702:	2b00      	cmp	r3, #0
 810c704:	d168      	bne.n	810c7d8 <_strtod_l+0x8b8>
 810c706:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810c70a:	0d1b      	lsrs	r3, r3, #20
 810c70c:	051b      	lsls	r3, r3, #20
 810c70e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810c712:	d961      	bls.n	810c7d8 <_strtod_l+0x8b8>
 810c714:	6963      	ldr	r3, [r4, #20]
 810c716:	b913      	cbnz	r3, 810c71e <_strtod_l+0x7fe>
 810c718:	6923      	ldr	r3, [r4, #16]
 810c71a:	2b01      	cmp	r3, #1
 810c71c:	dd5c      	ble.n	810c7d8 <_strtod_l+0x8b8>
 810c71e:	4621      	mov	r1, r4
 810c720:	2201      	movs	r2, #1
 810c722:	9805      	ldr	r0, [sp, #20]
 810c724:	f7ff f984 	bl	810ba30 <__lshift>
 810c728:	4641      	mov	r1, r8
 810c72a:	4604      	mov	r4, r0
 810c72c:	f7ff f9ec 	bl	810bb08 <__mcmp>
 810c730:	2800      	cmp	r0, #0
 810c732:	dd51      	ble.n	810c7d8 <_strtod_l+0x8b8>
 810c734:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810c738:	9a08      	ldr	r2, [sp, #32]
 810c73a:	0d1b      	lsrs	r3, r3, #20
 810c73c:	051b      	lsls	r3, r3, #20
 810c73e:	2a00      	cmp	r2, #0
 810c740:	d06b      	beq.n	810c81a <_strtod_l+0x8fa>
 810c742:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810c746:	d868      	bhi.n	810c81a <_strtod_l+0x8fa>
 810c748:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 810c74c:	f67f ae9d 	bls.w	810c48a <_strtod_l+0x56a>
 810c750:	4b0a      	ldr	r3, [pc, #40]	@ (810c77c <_strtod_l+0x85c>)
 810c752:	4650      	mov	r0, sl
 810c754:	4659      	mov	r1, fp
 810c756:	2200      	movs	r2, #0
 810c758:	f7f3 ffd6 	bl	8100708 <__aeabi_dmul>
 810c75c:	4b08      	ldr	r3, [pc, #32]	@ (810c780 <_strtod_l+0x860>)
 810c75e:	400b      	ands	r3, r1
 810c760:	4682      	mov	sl, r0
 810c762:	468b      	mov	fp, r1
 810c764:	2b00      	cmp	r3, #0
 810c766:	f47f ae05 	bne.w	810c374 <_strtod_l+0x454>
 810c76a:	9a05      	ldr	r2, [sp, #20]
 810c76c:	2322      	movs	r3, #34	@ 0x22
 810c76e:	6013      	str	r3, [r2, #0]
 810c770:	e600      	b.n	810c374 <_strtod_l+0x454>
 810c772:	bf00      	nop
 810c774:	0810e698 	.word	0x0810e698
 810c778:	fffffc02 	.word	0xfffffc02
 810c77c:	39500000 	.word	0x39500000
 810c780:	7ff00000 	.word	0x7ff00000
 810c784:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810c788:	d165      	bne.n	810c856 <_strtod_l+0x936>
 810c78a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 810c78c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810c790:	b35a      	cbz	r2, 810c7ea <_strtod_l+0x8ca>
 810c792:	4a9f      	ldr	r2, [pc, #636]	@ (810ca10 <_strtod_l+0xaf0>)
 810c794:	4293      	cmp	r3, r2
 810c796:	d12b      	bne.n	810c7f0 <_strtod_l+0x8d0>
 810c798:	9b08      	ldr	r3, [sp, #32]
 810c79a:	4651      	mov	r1, sl
 810c79c:	b303      	cbz	r3, 810c7e0 <_strtod_l+0x8c0>
 810c79e:	4b9d      	ldr	r3, [pc, #628]	@ (810ca14 <_strtod_l+0xaf4>)
 810c7a0:	465a      	mov	r2, fp
 810c7a2:	4013      	ands	r3, r2
 810c7a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 810c7a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810c7ac:	d81b      	bhi.n	810c7e6 <_strtod_l+0x8c6>
 810c7ae:	0d1b      	lsrs	r3, r3, #20
 810c7b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810c7b4:	fa02 f303 	lsl.w	r3, r2, r3
 810c7b8:	4299      	cmp	r1, r3
 810c7ba:	d119      	bne.n	810c7f0 <_strtod_l+0x8d0>
 810c7bc:	4b96      	ldr	r3, [pc, #600]	@ (810ca18 <_strtod_l+0xaf8>)
 810c7be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810c7c0:	429a      	cmp	r2, r3
 810c7c2:	d102      	bne.n	810c7ca <_strtod_l+0x8aa>
 810c7c4:	3101      	adds	r1, #1
 810c7c6:	f43f adca 	beq.w	810c35e <_strtod_l+0x43e>
 810c7ca:	4b92      	ldr	r3, [pc, #584]	@ (810ca14 <_strtod_l+0xaf4>)
 810c7cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810c7ce:	401a      	ands	r2, r3
 810c7d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 810c7d4:	f04f 0a00 	mov.w	sl, #0
 810c7d8:	9b08      	ldr	r3, [sp, #32]
 810c7da:	2b00      	cmp	r3, #0
 810c7dc:	d1b8      	bne.n	810c750 <_strtod_l+0x830>
 810c7de:	e5c9      	b.n	810c374 <_strtod_l+0x454>
 810c7e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 810c7e4:	e7e8      	b.n	810c7b8 <_strtod_l+0x898>
 810c7e6:	4613      	mov	r3, r2
 810c7e8:	e7e6      	b.n	810c7b8 <_strtod_l+0x898>
 810c7ea:	ea53 030a 	orrs.w	r3, r3, sl
 810c7ee:	d0a1      	beq.n	810c734 <_strtod_l+0x814>
 810c7f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 810c7f2:	b1db      	cbz	r3, 810c82c <_strtod_l+0x90c>
 810c7f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810c7f6:	4213      	tst	r3, r2
 810c7f8:	d0ee      	beq.n	810c7d8 <_strtod_l+0x8b8>
 810c7fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c7fc:	9a08      	ldr	r2, [sp, #32]
 810c7fe:	4650      	mov	r0, sl
 810c800:	4659      	mov	r1, fp
 810c802:	b1bb      	cbz	r3, 810c834 <_strtod_l+0x914>
 810c804:	f7ff fb6e 	bl	810bee4 <sulp>
 810c808:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810c80c:	ec53 2b10 	vmov	r2, r3, d0
 810c810:	f7f3 fdc4 	bl	810039c <__adddf3>
 810c814:	4682      	mov	sl, r0
 810c816:	468b      	mov	fp, r1
 810c818:	e7de      	b.n	810c7d8 <_strtod_l+0x8b8>
 810c81a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 810c81e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 810c822:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 810c826:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 810c82a:	e7d5      	b.n	810c7d8 <_strtod_l+0x8b8>
 810c82c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810c82e:	ea13 0f0a 	tst.w	r3, sl
 810c832:	e7e1      	b.n	810c7f8 <_strtod_l+0x8d8>
 810c834:	f7ff fb56 	bl	810bee4 <sulp>
 810c838:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810c83c:	ec53 2b10 	vmov	r2, r3, d0
 810c840:	f7f3 fdaa 	bl	8100398 <__aeabi_dsub>
 810c844:	2200      	movs	r2, #0
 810c846:	2300      	movs	r3, #0
 810c848:	4682      	mov	sl, r0
 810c84a:	468b      	mov	fp, r1
 810c84c:	f7f4 f9c4 	bl	8100bd8 <__aeabi_dcmpeq>
 810c850:	2800      	cmp	r0, #0
 810c852:	d0c1      	beq.n	810c7d8 <_strtod_l+0x8b8>
 810c854:	e619      	b.n	810c48a <_strtod_l+0x56a>
 810c856:	4641      	mov	r1, r8
 810c858:	4620      	mov	r0, r4
 810c85a:	f7ff facd 	bl	810bdf8 <__ratio>
 810c85e:	ec57 6b10 	vmov	r6, r7, d0
 810c862:	2200      	movs	r2, #0
 810c864:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 810c868:	4630      	mov	r0, r6
 810c86a:	4639      	mov	r1, r7
 810c86c:	f7f4 f9c8 	bl	8100c00 <__aeabi_dcmple>
 810c870:	2800      	cmp	r0, #0
 810c872:	d06f      	beq.n	810c954 <_strtod_l+0xa34>
 810c874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c876:	2b00      	cmp	r3, #0
 810c878:	d17a      	bne.n	810c970 <_strtod_l+0xa50>
 810c87a:	f1ba 0f00 	cmp.w	sl, #0
 810c87e:	d158      	bne.n	810c932 <_strtod_l+0xa12>
 810c880:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810c882:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810c886:	2b00      	cmp	r3, #0
 810c888:	d15a      	bne.n	810c940 <_strtod_l+0xa20>
 810c88a:	4b64      	ldr	r3, [pc, #400]	@ (810ca1c <_strtod_l+0xafc>)
 810c88c:	2200      	movs	r2, #0
 810c88e:	4630      	mov	r0, r6
 810c890:	4639      	mov	r1, r7
 810c892:	f7f4 f9ab 	bl	8100bec <__aeabi_dcmplt>
 810c896:	2800      	cmp	r0, #0
 810c898:	d159      	bne.n	810c94e <_strtod_l+0xa2e>
 810c89a:	4630      	mov	r0, r6
 810c89c:	4639      	mov	r1, r7
 810c89e:	4b60      	ldr	r3, [pc, #384]	@ (810ca20 <_strtod_l+0xb00>)
 810c8a0:	2200      	movs	r2, #0
 810c8a2:	f7f3 ff31 	bl	8100708 <__aeabi_dmul>
 810c8a6:	4606      	mov	r6, r0
 810c8a8:	460f      	mov	r7, r1
 810c8aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 810c8ae:	9606      	str	r6, [sp, #24]
 810c8b0:	9307      	str	r3, [sp, #28]
 810c8b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810c8b6:	4d57      	ldr	r5, [pc, #348]	@ (810ca14 <_strtod_l+0xaf4>)
 810c8b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 810c8bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810c8be:	401d      	ands	r5, r3
 810c8c0:	4b58      	ldr	r3, [pc, #352]	@ (810ca24 <_strtod_l+0xb04>)
 810c8c2:	429d      	cmp	r5, r3
 810c8c4:	f040 80b2 	bne.w	810ca2c <_strtod_l+0xb0c>
 810c8c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810c8ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 810c8ce:	ec4b ab10 	vmov	d0, sl, fp
 810c8d2:	f7ff f9c9 	bl	810bc68 <__ulp>
 810c8d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810c8da:	ec51 0b10 	vmov	r0, r1, d0
 810c8de:	f7f3 ff13 	bl	8100708 <__aeabi_dmul>
 810c8e2:	4652      	mov	r2, sl
 810c8e4:	465b      	mov	r3, fp
 810c8e6:	f7f3 fd59 	bl	810039c <__adddf3>
 810c8ea:	460b      	mov	r3, r1
 810c8ec:	4949      	ldr	r1, [pc, #292]	@ (810ca14 <_strtod_l+0xaf4>)
 810c8ee:	4a4e      	ldr	r2, [pc, #312]	@ (810ca28 <_strtod_l+0xb08>)
 810c8f0:	4019      	ands	r1, r3
 810c8f2:	4291      	cmp	r1, r2
 810c8f4:	4682      	mov	sl, r0
 810c8f6:	d942      	bls.n	810c97e <_strtod_l+0xa5e>
 810c8f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 810c8fa:	4b47      	ldr	r3, [pc, #284]	@ (810ca18 <_strtod_l+0xaf8>)
 810c8fc:	429a      	cmp	r2, r3
 810c8fe:	d103      	bne.n	810c908 <_strtod_l+0x9e8>
 810c900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810c902:	3301      	adds	r3, #1
 810c904:	f43f ad2b 	beq.w	810c35e <_strtod_l+0x43e>
 810c908:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 810ca18 <_strtod_l+0xaf8>
 810c90c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 810c910:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810c912:	9805      	ldr	r0, [sp, #20]
 810c914:	f7fe fe74 	bl	810b600 <_Bfree>
 810c918:	9805      	ldr	r0, [sp, #20]
 810c91a:	4649      	mov	r1, r9
 810c91c:	f7fe fe70 	bl	810b600 <_Bfree>
 810c920:	9805      	ldr	r0, [sp, #20]
 810c922:	4641      	mov	r1, r8
 810c924:	f7fe fe6c 	bl	810b600 <_Bfree>
 810c928:	9805      	ldr	r0, [sp, #20]
 810c92a:	4621      	mov	r1, r4
 810c92c:	f7fe fe68 	bl	810b600 <_Bfree>
 810c930:	e618      	b.n	810c564 <_strtod_l+0x644>
 810c932:	f1ba 0f01 	cmp.w	sl, #1
 810c936:	d103      	bne.n	810c940 <_strtod_l+0xa20>
 810c938:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810c93a:	2b00      	cmp	r3, #0
 810c93c:	f43f ada5 	beq.w	810c48a <_strtod_l+0x56a>
 810c940:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 810c9f0 <_strtod_l+0xad0>
 810c944:	4f35      	ldr	r7, [pc, #212]	@ (810ca1c <_strtod_l+0xafc>)
 810c946:	ed8d 7b06 	vstr	d7, [sp, #24]
 810c94a:	2600      	movs	r6, #0
 810c94c:	e7b1      	b.n	810c8b2 <_strtod_l+0x992>
 810c94e:	4f34      	ldr	r7, [pc, #208]	@ (810ca20 <_strtod_l+0xb00>)
 810c950:	2600      	movs	r6, #0
 810c952:	e7aa      	b.n	810c8aa <_strtod_l+0x98a>
 810c954:	4b32      	ldr	r3, [pc, #200]	@ (810ca20 <_strtod_l+0xb00>)
 810c956:	4630      	mov	r0, r6
 810c958:	4639      	mov	r1, r7
 810c95a:	2200      	movs	r2, #0
 810c95c:	f7f3 fed4 	bl	8100708 <__aeabi_dmul>
 810c960:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c962:	4606      	mov	r6, r0
 810c964:	460f      	mov	r7, r1
 810c966:	2b00      	cmp	r3, #0
 810c968:	d09f      	beq.n	810c8aa <_strtod_l+0x98a>
 810c96a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 810c96e:	e7a0      	b.n	810c8b2 <_strtod_l+0x992>
 810c970:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 810c9f8 <_strtod_l+0xad8>
 810c974:	ed8d 7b06 	vstr	d7, [sp, #24]
 810c978:	ec57 6b17 	vmov	r6, r7, d7
 810c97c:	e799      	b.n	810c8b2 <_strtod_l+0x992>
 810c97e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 810c982:	9b08      	ldr	r3, [sp, #32]
 810c984:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810c988:	2b00      	cmp	r3, #0
 810c98a:	d1c1      	bne.n	810c910 <_strtod_l+0x9f0>
 810c98c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810c990:	0d1b      	lsrs	r3, r3, #20
 810c992:	051b      	lsls	r3, r3, #20
 810c994:	429d      	cmp	r5, r3
 810c996:	d1bb      	bne.n	810c910 <_strtod_l+0x9f0>
 810c998:	4630      	mov	r0, r6
 810c99a:	4639      	mov	r1, r7
 810c99c:	f7f4 fa14 	bl	8100dc8 <__aeabi_d2lz>
 810c9a0:	f7f3 fe84 	bl	81006ac <__aeabi_l2d>
 810c9a4:	4602      	mov	r2, r0
 810c9a6:	460b      	mov	r3, r1
 810c9a8:	4630      	mov	r0, r6
 810c9aa:	4639      	mov	r1, r7
 810c9ac:	f7f3 fcf4 	bl	8100398 <__aeabi_dsub>
 810c9b0:	460b      	mov	r3, r1
 810c9b2:	4602      	mov	r2, r0
 810c9b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 810c9b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 810c9bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c9be:	ea46 060a 	orr.w	r6, r6, sl
 810c9c2:	431e      	orrs	r6, r3
 810c9c4:	d06f      	beq.n	810caa6 <_strtod_l+0xb86>
 810c9c6:	a30e      	add	r3, pc, #56	@ (adr r3, 810ca00 <_strtod_l+0xae0>)
 810c9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c9cc:	f7f4 f90e 	bl	8100bec <__aeabi_dcmplt>
 810c9d0:	2800      	cmp	r0, #0
 810c9d2:	f47f accf 	bne.w	810c374 <_strtod_l+0x454>
 810c9d6:	a30c      	add	r3, pc, #48	@ (adr r3, 810ca08 <_strtod_l+0xae8>)
 810c9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c9dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810c9e0:	f7f4 f922 	bl	8100c28 <__aeabi_dcmpgt>
 810c9e4:	2800      	cmp	r0, #0
 810c9e6:	d093      	beq.n	810c910 <_strtod_l+0x9f0>
 810c9e8:	e4c4      	b.n	810c374 <_strtod_l+0x454>
 810c9ea:	bf00      	nop
 810c9ec:	f3af 8000 	nop.w
 810c9f0:	00000000 	.word	0x00000000
 810c9f4:	bff00000 	.word	0xbff00000
 810c9f8:	00000000 	.word	0x00000000
 810c9fc:	3ff00000 	.word	0x3ff00000
 810ca00:	94a03595 	.word	0x94a03595
 810ca04:	3fdfffff 	.word	0x3fdfffff
 810ca08:	35afe535 	.word	0x35afe535
 810ca0c:	3fe00000 	.word	0x3fe00000
 810ca10:	000fffff 	.word	0x000fffff
 810ca14:	7ff00000 	.word	0x7ff00000
 810ca18:	7fefffff 	.word	0x7fefffff
 810ca1c:	3ff00000 	.word	0x3ff00000
 810ca20:	3fe00000 	.word	0x3fe00000
 810ca24:	7fe00000 	.word	0x7fe00000
 810ca28:	7c9fffff 	.word	0x7c9fffff
 810ca2c:	9b08      	ldr	r3, [sp, #32]
 810ca2e:	b323      	cbz	r3, 810ca7a <_strtod_l+0xb5a>
 810ca30:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 810ca34:	d821      	bhi.n	810ca7a <_strtod_l+0xb5a>
 810ca36:	a328      	add	r3, pc, #160	@ (adr r3, 810cad8 <_strtod_l+0xbb8>)
 810ca38:	e9d3 2300 	ldrd	r2, r3, [r3]
 810ca3c:	4630      	mov	r0, r6
 810ca3e:	4639      	mov	r1, r7
 810ca40:	f7f4 f8de 	bl	8100c00 <__aeabi_dcmple>
 810ca44:	b1a0      	cbz	r0, 810ca70 <_strtod_l+0xb50>
 810ca46:	4639      	mov	r1, r7
 810ca48:	4630      	mov	r0, r6
 810ca4a:	f7f4 f935 	bl	8100cb8 <__aeabi_d2uiz>
 810ca4e:	2801      	cmp	r0, #1
 810ca50:	bf38      	it	cc
 810ca52:	2001      	movcc	r0, #1
 810ca54:	f7f3 fdde 	bl	8100614 <__aeabi_ui2d>
 810ca58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810ca5a:	4606      	mov	r6, r0
 810ca5c:	460f      	mov	r7, r1
 810ca5e:	b9fb      	cbnz	r3, 810caa0 <_strtod_l+0xb80>
 810ca60:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810ca64:	9014      	str	r0, [sp, #80]	@ 0x50
 810ca66:	9315      	str	r3, [sp, #84]	@ 0x54
 810ca68:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 810ca6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 810ca70:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 810ca72:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 810ca76:	1b5b      	subs	r3, r3, r5
 810ca78:	9311      	str	r3, [sp, #68]	@ 0x44
 810ca7a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810ca7e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 810ca82:	f7ff f8f1 	bl	810bc68 <__ulp>
 810ca86:	4650      	mov	r0, sl
 810ca88:	ec53 2b10 	vmov	r2, r3, d0
 810ca8c:	4659      	mov	r1, fp
 810ca8e:	f7f3 fe3b 	bl	8100708 <__aeabi_dmul>
 810ca92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 810ca96:	f7f3 fc81 	bl	810039c <__adddf3>
 810ca9a:	4682      	mov	sl, r0
 810ca9c:	468b      	mov	fp, r1
 810ca9e:	e770      	b.n	810c982 <_strtod_l+0xa62>
 810caa0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 810caa4:	e7e0      	b.n	810ca68 <_strtod_l+0xb48>
 810caa6:	a30e      	add	r3, pc, #56	@ (adr r3, 810cae0 <_strtod_l+0xbc0>)
 810caa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810caac:	f7f4 f89e 	bl	8100bec <__aeabi_dcmplt>
 810cab0:	e798      	b.n	810c9e4 <_strtod_l+0xac4>
 810cab2:	2300      	movs	r3, #0
 810cab4:	930b      	str	r3, [sp, #44]	@ 0x2c
 810cab6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 810cab8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810caba:	6013      	str	r3, [r2, #0]
 810cabc:	f7ff ba6d 	b.w	810bf9a <_strtod_l+0x7a>
 810cac0:	2a65      	cmp	r2, #101	@ 0x65
 810cac2:	f43f ab66 	beq.w	810c192 <_strtod_l+0x272>
 810cac6:	2a45      	cmp	r2, #69	@ 0x45
 810cac8:	f43f ab63 	beq.w	810c192 <_strtod_l+0x272>
 810cacc:	2301      	movs	r3, #1
 810cace:	f7ff bb9e 	b.w	810c20e <_strtod_l+0x2ee>
 810cad2:	bf00      	nop
 810cad4:	f3af 8000 	nop.w
 810cad8:	ffc00000 	.word	0xffc00000
 810cadc:	41dfffff 	.word	0x41dfffff
 810cae0:	94a03595 	.word	0x94a03595
 810cae4:	3fcfffff 	.word	0x3fcfffff

0810cae8 <_strtod_r>:
 810cae8:	4b01      	ldr	r3, [pc, #4]	@ (810caf0 <_strtod_r+0x8>)
 810caea:	f7ff ba19 	b.w	810bf20 <_strtod_l>
 810caee:	bf00      	nop
 810caf0:	10000078 	.word	0x10000078

0810caf4 <_strtol_l.constprop.0>:
 810caf4:	2b24      	cmp	r3, #36	@ 0x24
 810caf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810cafa:	4686      	mov	lr, r0
 810cafc:	4690      	mov	r8, r2
 810cafe:	d801      	bhi.n	810cb04 <_strtol_l.constprop.0+0x10>
 810cb00:	2b01      	cmp	r3, #1
 810cb02:	d106      	bne.n	810cb12 <_strtol_l.constprop.0+0x1e>
 810cb04:	f7fd fdac 	bl	810a660 <__errno>
 810cb08:	2316      	movs	r3, #22
 810cb0a:	6003      	str	r3, [r0, #0]
 810cb0c:	2000      	movs	r0, #0
 810cb0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810cb12:	4834      	ldr	r0, [pc, #208]	@ (810cbe4 <_strtol_l.constprop.0+0xf0>)
 810cb14:	460d      	mov	r5, r1
 810cb16:	462a      	mov	r2, r5
 810cb18:	f815 4b01 	ldrb.w	r4, [r5], #1
 810cb1c:	5d06      	ldrb	r6, [r0, r4]
 810cb1e:	f016 0608 	ands.w	r6, r6, #8
 810cb22:	d1f8      	bne.n	810cb16 <_strtol_l.constprop.0+0x22>
 810cb24:	2c2d      	cmp	r4, #45	@ 0x2d
 810cb26:	d12d      	bne.n	810cb84 <_strtol_l.constprop.0+0x90>
 810cb28:	782c      	ldrb	r4, [r5, #0]
 810cb2a:	2601      	movs	r6, #1
 810cb2c:	1c95      	adds	r5, r2, #2
 810cb2e:	f033 0210 	bics.w	r2, r3, #16
 810cb32:	d109      	bne.n	810cb48 <_strtol_l.constprop.0+0x54>
 810cb34:	2c30      	cmp	r4, #48	@ 0x30
 810cb36:	d12a      	bne.n	810cb8e <_strtol_l.constprop.0+0x9a>
 810cb38:	782a      	ldrb	r2, [r5, #0]
 810cb3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810cb3e:	2a58      	cmp	r2, #88	@ 0x58
 810cb40:	d125      	bne.n	810cb8e <_strtol_l.constprop.0+0x9a>
 810cb42:	786c      	ldrb	r4, [r5, #1]
 810cb44:	2310      	movs	r3, #16
 810cb46:	3502      	adds	r5, #2
 810cb48:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 810cb4c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 810cb50:	2200      	movs	r2, #0
 810cb52:	fbbc f9f3 	udiv	r9, ip, r3
 810cb56:	4610      	mov	r0, r2
 810cb58:	fb03 ca19 	mls	sl, r3, r9, ip
 810cb5c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 810cb60:	2f09      	cmp	r7, #9
 810cb62:	d81b      	bhi.n	810cb9c <_strtol_l.constprop.0+0xa8>
 810cb64:	463c      	mov	r4, r7
 810cb66:	42a3      	cmp	r3, r4
 810cb68:	dd27      	ble.n	810cbba <_strtol_l.constprop.0+0xc6>
 810cb6a:	1c57      	adds	r7, r2, #1
 810cb6c:	d007      	beq.n	810cb7e <_strtol_l.constprop.0+0x8a>
 810cb6e:	4581      	cmp	r9, r0
 810cb70:	d320      	bcc.n	810cbb4 <_strtol_l.constprop.0+0xc0>
 810cb72:	d101      	bne.n	810cb78 <_strtol_l.constprop.0+0x84>
 810cb74:	45a2      	cmp	sl, r4
 810cb76:	db1d      	blt.n	810cbb4 <_strtol_l.constprop.0+0xc0>
 810cb78:	fb00 4003 	mla	r0, r0, r3, r4
 810cb7c:	2201      	movs	r2, #1
 810cb7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 810cb82:	e7eb      	b.n	810cb5c <_strtol_l.constprop.0+0x68>
 810cb84:	2c2b      	cmp	r4, #43	@ 0x2b
 810cb86:	bf04      	itt	eq
 810cb88:	782c      	ldrbeq	r4, [r5, #0]
 810cb8a:	1c95      	addeq	r5, r2, #2
 810cb8c:	e7cf      	b.n	810cb2e <_strtol_l.constprop.0+0x3a>
 810cb8e:	2b00      	cmp	r3, #0
 810cb90:	d1da      	bne.n	810cb48 <_strtol_l.constprop.0+0x54>
 810cb92:	2c30      	cmp	r4, #48	@ 0x30
 810cb94:	bf0c      	ite	eq
 810cb96:	2308      	moveq	r3, #8
 810cb98:	230a      	movne	r3, #10
 810cb9a:	e7d5      	b.n	810cb48 <_strtol_l.constprop.0+0x54>
 810cb9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 810cba0:	2f19      	cmp	r7, #25
 810cba2:	d801      	bhi.n	810cba8 <_strtol_l.constprop.0+0xb4>
 810cba4:	3c37      	subs	r4, #55	@ 0x37
 810cba6:	e7de      	b.n	810cb66 <_strtol_l.constprop.0+0x72>
 810cba8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 810cbac:	2f19      	cmp	r7, #25
 810cbae:	d804      	bhi.n	810cbba <_strtol_l.constprop.0+0xc6>
 810cbb0:	3c57      	subs	r4, #87	@ 0x57
 810cbb2:	e7d8      	b.n	810cb66 <_strtol_l.constprop.0+0x72>
 810cbb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810cbb8:	e7e1      	b.n	810cb7e <_strtol_l.constprop.0+0x8a>
 810cbba:	1c53      	adds	r3, r2, #1
 810cbbc:	d108      	bne.n	810cbd0 <_strtol_l.constprop.0+0xdc>
 810cbbe:	2322      	movs	r3, #34	@ 0x22
 810cbc0:	f8ce 3000 	str.w	r3, [lr]
 810cbc4:	4660      	mov	r0, ip
 810cbc6:	f1b8 0f00 	cmp.w	r8, #0
 810cbca:	d0a0      	beq.n	810cb0e <_strtol_l.constprop.0+0x1a>
 810cbcc:	1e69      	subs	r1, r5, #1
 810cbce:	e006      	b.n	810cbde <_strtol_l.constprop.0+0xea>
 810cbd0:	b106      	cbz	r6, 810cbd4 <_strtol_l.constprop.0+0xe0>
 810cbd2:	4240      	negs	r0, r0
 810cbd4:	f1b8 0f00 	cmp.w	r8, #0
 810cbd8:	d099      	beq.n	810cb0e <_strtol_l.constprop.0+0x1a>
 810cbda:	2a00      	cmp	r2, #0
 810cbdc:	d1f6      	bne.n	810cbcc <_strtol_l.constprop.0+0xd8>
 810cbde:	f8c8 1000 	str.w	r1, [r8]
 810cbe2:	e794      	b.n	810cb0e <_strtol_l.constprop.0+0x1a>
 810cbe4:	0810e6c1 	.word	0x0810e6c1

0810cbe8 <_strtol_r>:
 810cbe8:	f7ff bf84 	b.w	810caf4 <_strtol_l.constprop.0>

0810cbec <__ssputs_r>:
 810cbec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810cbf0:	688e      	ldr	r6, [r1, #8]
 810cbf2:	461f      	mov	r7, r3
 810cbf4:	42be      	cmp	r6, r7
 810cbf6:	680b      	ldr	r3, [r1, #0]
 810cbf8:	4682      	mov	sl, r0
 810cbfa:	460c      	mov	r4, r1
 810cbfc:	4690      	mov	r8, r2
 810cbfe:	d82d      	bhi.n	810cc5c <__ssputs_r+0x70>
 810cc00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810cc04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 810cc08:	d026      	beq.n	810cc58 <__ssputs_r+0x6c>
 810cc0a:	6965      	ldr	r5, [r4, #20]
 810cc0c:	6909      	ldr	r1, [r1, #16]
 810cc0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810cc12:	eba3 0901 	sub.w	r9, r3, r1
 810cc16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810cc1a:	1c7b      	adds	r3, r7, #1
 810cc1c:	444b      	add	r3, r9
 810cc1e:	106d      	asrs	r5, r5, #1
 810cc20:	429d      	cmp	r5, r3
 810cc22:	bf38      	it	cc
 810cc24:	461d      	movcc	r5, r3
 810cc26:	0553      	lsls	r3, r2, #21
 810cc28:	d527      	bpl.n	810cc7a <__ssputs_r+0x8e>
 810cc2a:	4629      	mov	r1, r5
 810cc2c:	f7fe fc1c 	bl	810b468 <_malloc_r>
 810cc30:	4606      	mov	r6, r0
 810cc32:	b360      	cbz	r0, 810cc8e <__ssputs_r+0xa2>
 810cc34:	6921      	ldr	r1, [r4, #16]
 810cc36:	464a      	mov	r2, r9
 810cc38:	f7fd fd3f 	bl	810a6ba <memcpy>
 810cc3c:	89a3      	ldrh	r3, [r4, #12]
 810cc3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 810cc42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810cc46:	81a3      	strh	r3, [r4, #12]
 810cc48:	6126      	str	r6, [r4, #16]
 810cc4a:	6165      	str	r5, [r4, #20]
 810cc4c:	444e      	add	r6, r9
 810cc4e:	eba5 0509 	sub.w	r5, r5, r9
 810cc52:	6026      	str	r6, [r4, #0]
 810cc54:	60a5      	str	r5, [r4, #8]
 810cc56:	463e      	mov	r6, r7
 810cc58:	42be      	cmp	r6, r7
 810cc5a:	d900      	bls.n	810cc5e <__ssputs_r+0x72>
 810cc5c:	463e      	mov	r6, r7
 810cc5e:	6820      	ldr	r0, [r4, #0]
 810cc60:	4632      	mov	r2, r6
 810cc62:	4641      	mov	r1, r8
 810cc64:	f000 fb6a 	bl	810d33c <memmove>
 810cc68:	68a3      	ldr	r3, [r4, #8]
 810cc6a:	1b9b      	subs	r3, r3, r6
 810cc6c:	60a3      	str	r3, [r4, #8]
 810cc6e:	6823      	ldr	r3, [r4, #0]
 810cc70:	4433      	add	r3, r6
 810cc72:	6023      	str	r3, [r4, #0]
 810cc74:	2000      	movs	r0, #0
 810cc76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810cc7a:	462a      	mov	r2, r5
 810cc7c:	f000 ff41 	bl	810db02 <_realloc_r>
 810cc80:	4606      	mov	r6, r0
 810cc82:	2800      	cmp	r0, #0
 810cc84:	d1e0      	bne.n	810cc48 <__ssputs_r+0x5c>
 810cc86:	6921      	ldr	r1, [r4, #16]
 810cc88:	4650      	mov	r0, sl
 810cc8a:	f7fe fb79 	bl	810b380 <_free_r>
 810cc8e:	230c      	movs	r3, #12
 810cc90:	f8ca 3000 	str.w	r3, [sl]
 810cc94:	89a3      	ldrh	r3, [r4, #12]
 810cc96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810cc9a:	81a3      	strh	r3, [r4, #12]
 810cc9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810cca0:	e7e9      	b.n	810cc76 <__ssputs_r+0x8a>
	...

0810cca4 <_svfiprintf_r>:
 810cca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cca8:	4698      	mov	r8, r3
 810ccaa:	898b      	ldrh	r3, [r1, #12]
 810ccac:	061b      	lsls	r3, r3, #24
 810ccae:	b09d      	sub	sp, #116	@ 0x74
 810ccb0:	4607      	mov	r7, r0
 810ccb2:	460d      	mov	r5, r1
 810ccb4:	4614      	mov	r4, r2
 810ccb6:	d510      	bpl.n	810ccda <_svfiprintf_r+0x36>
 810ccb8:	690b      	ldr	r3, [r1, #16]
 810ccba:	b973      	cbnz	r3, 810ccda <_svfiprintf_r+0x36>
 810ccbc:	2140      	movs	r1, #64	@ 0x40
 810ccbe:	f7fe fbd3 	bl	810b468 <_malloc_r>
 810ccc2:	6028      	str	r0, [r5, #0]
 810ccc4:	6128      	str	r0, [r5, #16]
 810ccc6:	b930      	cbnz	r0, 810ccd6 <_svfiprintf_r+0x32>
 810ccc8:	230c      	movs	r3, #12
 810ccca:	603b      	str	r3, [r7, #0]
 810cccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810ccd0:	b01d      	add	sp, #116	@ 0x74
 810ccd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ccd6:	2340      	movs	r3, #64	@ 0x40
 810ccd8:	616b      	str	r3, [r5, #20]
 810ccda:	2300      	movs	r3, #0
 810ccdc:	9309      	str	r3, [sp, #36]	@ 0x24
 810ccde:	2320      	movs	r3, #32
 810cce0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810cce4:	f8cd 800c 	str.w	r8, [sp, #12]
 810cce8:	2330      	movs	r3, #48	@ 0x30
 810ccea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 810ce88 <_svfiprintf_r+0x1e4>
 810ccee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810ccf2:	f04f 0901 	mov.w	r9, #1
 810ccf6:	4623      	mov	r3, r4
 810ccf8:	469a      	mov	sl, r3
 810ccfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ccfe:	b10a      	cbz	r2, 810cd04 <_svfiprintf_r+0x60>
 810cd00:	2a25      	cmp	r2, #37	@ 0x25
 810cd02:	d1f9      	bne.n	810ccf8 <_svfiprintf_r+0x54>
 810cd04:	ebba 0b04 	subs.w	fp, sl, r4
 810cd08:	d00b      	beq.n	810cd22 <_svfiprintf_r+0x7e>
 810cd0a:	465b      	mov	r3, fp
 810cd0c:	4622      	mov	r2, r4
 810cd0e:	4629      	mov	r1, r5
 810cd10:	4638      	mov	r0, r7
 810cd12:	f7ff ff6b 	bl	810cbec <__ssputs_r>
 810cd16:	3001      	adds	r0, #1
 810cd18:	f000 80a7 	beq.w	810ce6a <_svfiprintf_r+0x1c6>
 810cd1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810cd1e:	445a      	add	r2, fp
 810cd20:	9209      	str	r2, [sp, #36]	@ 0x24
 810cd22:	f89a 3000 	ldrb.w	r3, [sl]
 810cd26:	2b00      	cmp	r3, #0
 810cd28:	f000 809f 	beq.w	810ce6a <_svfiprintf_r+0x1c6>
 810cd2c:	2300      	movs	r3, #0
 810cd2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810cd32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810cd36:	f10a 0a01 	add.w	sl, sl, #1
 810cd3a:	9304      	str	r3, [sp, #16]
 810cd3c:	9307      	str	r3, [sp, #28]
 810cd3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810cd42:	931a      	str	r3, [sp, #104]	@ 0x68
 810cd44:	4654      	mov	r4, sl
 810cd46:	2205      	movs	r2, #5
 810cd48:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cd4c:	484e      	ldr	r0, [pc, #312]	@ (810ce88 <_svfiprintf_r+0x1e4>)
 810cd4e:	f7f3 fac7 	bl	81002e0 <memchr>
 810cd52:	9a04      	ldr	r2, [sp, #16]
 810cd54:	b9d8      	cbnz	r0, 810cd8e <_svfiprintf_r+0xea>
 810cd56:	06d0      	lsls	r0, r2, #27
 810cd58:	bf44      	itt	mi
 810cd5a:	2320      	movmi	r3, #32
 810cd5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810cd60:	0711      	lsls	r1, r2, #28
 810cd62:	bf44      	itt	mi
 810cd64:	232b      	movmi	r3, #43	@ 0x2b
 810cd66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810cd6a:	f89a 3000 	ldrb.w	r3, [sl]
 810cd6e:	2b2a      	cmp	r3, #42	@ 0x2a
 810cd70:	d015      	beq.n	810cd9e <_svfiprintf_r+0xfa>
 810cd72:	9a07      	ldr	r2, [sp, #28]
 810cd74:	4654      	mov	r4, sl
 810cd76:	2000      	movs	r0, #0
 810cd78:	f04f 0c0a 	mov.w	ip, #10
 810cd7c:	4621      	mov	r1, r4
 810cd7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 810cd82:	3b30      	subs	r3, #48	@ 0x30
 810cd84:	2b09      	cmp	r3, #9
 810cd86:	d94b      	bls.n	810ce20 <_svfiprintf_r+0x17c>
 810cd88:	b1b0      	cbz	r0, 810cdb8 <_svfiprintf_r+0x114>
 810cd8a:	9207      	str	r2, [sp, #28]
 810cd8c:	e014      	b.n	810cdb8 <_svfiprintf_r+0x114>
 810cd8e:	eba0 0308 	sub.w	r3, r0, r8
 810cd92:	fa09 f303 	lsl.w	r3, r9, r3
 810cd96:	4313      	orrs	r3, r2
 810cd98:	9304      	str	r3, [sp, #16]
 810cd9a:	46a2      	mov	sl, r4
 810cd9c:	e7d2      	b.n	810cd44 <_svfiprintf_r+0xa0>
 810cd9e:	9b03      	ldr	r3, [sp, #12]
 810cda0:	1d19      	adds	r1, r3, #4
 810cda2:	681b      	ldr	r3, [r3, #0]
 810cda4:	9103      	str	r1, [sp, #12]
 810cda6:	2b00      	cmp	r3, #0
 810cda8:	bfbb      	ittet	lt
 810cdaa:	425b      	neglt	r3, r3
 810cdac:	f042 0202 	orrlt.w	r2, r2, #2
 810cdb0:	9307      	strge	r3, [sp, #28]
 810cdb2:	9307      	strlt	r3, [sp, #28]
 810cdb4:	bfb8      	it	lt
 810cdb6:	9204      	strlt	r2, [sp, #16]
 810cdb8:	7823      	ldrb	r3, [r4, #0]
 810cdba:	2b2e      	cmp	r3, #46	@ 0x2e
 810cdbc:	d10a      	bne.n	810cdd4 <_svfiprintf_r+0x130>
 810cdbe:	7863      	ldrb	r3, [r4, #1]
 810cdc0:	2b2a      	cmp	r3, #42	@ 0x2a
 810cdc2:	d132      	bne.n	810ce2a <_svfiprintf_r+0x186>
 810cdc4:	9b03      	ldr	r3, [sp, #12]
 810cdc6:	1d1a      	adds	r2, r3, #4
 810cdc8:	681b      	ldr	r3, [r3, #0]
 810cdca:	9203      	str	r2, [sp, #12]
 810cdcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810cdd0:	3402      	adds	r4, #2
 810cdd2:	9305      	str	r3, [sp, #20]
 810cdd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 810ce98 <_svfiprintf_r+0x1f4>
 810cdd8:	7821      	ldrb	r1, [r4, #0]
 810cdda:	2203      	movs	r2, #3
 810cddc:	4650      	mov	r0, sl
 810cdde:	f7f3 fa7f 	bl	81002e0 <memchr>
 810cde2:	b138      	cbz	r0, 810cdf4 <_svfiprintf_r+0x150>
 810cde4:	9b04      	ldr	r3, [sp, #16]
 810cde6:	eba0 000a 	sub.w	r0, r0, sl
 810cdea:	2240      	movs	r2, #64	@ 0x40
 810cdec:	4082      	lsls	r2, r0
 810cdee:	4313      	orrs	r3, r2
 810cdf0:	3401      	adds	r4, #1
 810cdf2:	9304      	str	r3, [sp, #16]
 810cdf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cdf8:	4824      	ldr	r0, [pc, #144]	@ (810ce8c <_svfiprintf_r+0x1e8>)
 810cdfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810cdfe:	2206      	movs	r2, #6
 810ce00:	f7f3 fa6e 	bl	81002e0 <memchr>
 810ce04:	2800      	cmp	r0, #0
 810ce06:	d036      	beq.n	810ce76 <_svfiprintf_r+0x1d2>
 810ce08:	4b21      	ldr	r3, [pc, #132]	@ (810ce90 <_svfiprintf_r+0x1ec>)
 810ce0a:	bb1b      	cbnz	r3, 810ce54 <_svfiprintf_r+0x1b0>
 810ce0c:	9b03      	ldr	r3, [sp, #12]
 810ce0e:	3307      	adds	r3, #7
 810ce10:	f023 0307 	bic.w	r3, r3, #7
 810ce14:	3308      	adds	r3, #8
 810ce16:	9303      	str	r3, [sp, #12]
 810ce18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810ce1a:	4433      	add	r3, r6
 810ce1c:	9309      	str	r3, [sp, #36]	@ 0x24
 810ce1e:	e76a      	b.n	810ccf6 <_svfiprintf_r+0x52>
 810ce20:	fb0c 3202 	mla	r2, ip, r2, r3
 810ce24:	460c      	mov	r4, r1
 810ce26:	2001      	movs	r0, #1
 810ce28:	e7a8      	b.n	810cd7c <_svfiprintf_r+0xd8>
 810ce2a:	2300      	movs	r3, #0
 810ce2c:	3401      	adds	r4, #1
 810ce2e:	9305      	str	r3, [sp, #20]
 810ce30:	4619      	mov	r1, r3
 810ce32:	f04f 0c0a 	mov.w	ip, #10
 810ce36:	4620      	mov	r0, r4
 810ce38:	f810 2b01 	ldrb.w	r2, [r0], #1
 810ce3c:	3a30      	subs	r2, #48	@ 0x30
 810ce3e:	2a09      	cmp	r2, #9
 810ce40:	d903      	bls.n	810ce4a <_svfiprintf_r+0x1a6>
 810ce42:	2b00      	cmp	r3, #0
 810ce44:	d0c6      	beq.n	810cdd4 <_svfiprintf_r+0x130>
 810ce46:	9105      	str	r1, [sp, #20]
 810ce48:	e7c4      	b.n	810cdd4 <_svfiprintf_r+0x130>
 810ce4a:	fb0c 2101 	mla	r1, ip, r1, r2
 810ce4e:	4604      	mov	r4, r0
 810ce50:	2301      	movs	r3, #1
 810ce52:	e7f0      	b.n	810ce36 <_svfiprintf_r+0x192>
 810ce54:	ab03      	add	r3, sp, #12
 810ce56:	9300      	str	r3, [sp, #0]
 810ce58:	462a      	mov	r2, r5
 810ce5a:	4b0e      	ldr	r3, [pc, #56]	@ (810ce94 <_svfiprintf_r+0x1f0>)
 810ce5c:	a904      	add	r1, sp, #16
 810ce5e:	4638      	mov	r0, r7
 810ce60:	f7fc fbb6 	bl	81095d0 <_printf_float>
 810ce64:	1c42      	adds	r2, r0, #1
 810ce66:	4606      	mov	r6, r0
 810ce68:	d1d6      	bne.n	810ce18 <_svfiprintf_r+0x174>
 810ce6a:	89ab      	ldrh	r3, [r5, #12]
 810ce6c:	065b      	lsls	r3, r3, #25
 810ce6e:	f53f af2d 	bmi.w	810cccc <_svfiprintf_r+0x28>
 810ce72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810ce74:	e72c      	b.n	810ccd0 <_svfiprintf_r+0x2c>
 810ce76:	ab03      	add	r3, sp, #12
 810ce78:	9300      	str	r3, [sp, #0]
 810ce7a:	462a      	mov	r2, r5
 810ce7c:	4b05      	ldr	r3, [pc, #20]	@ (810ce94 <_svfiprintf_r+0x1f0>)
 810ce7e:	a904      	add	r1, sp, #16
 810ce80:	4638      	mov	r0, r7
 810ce82:	f7fc fe3d 	bl	8109b00 <_printf_i>
 810ce86:	e7ed      	b.n	810ce64 <_svfiprintf_r+0x1c0>
 810ce88:	0810e7c1 	.word	0x0810e7c1
 810ce8c:	0810e7cb 	.word	0x0810e7cb
 810ce90:	081095d1 	.word	0x081095d1
 810ce94:	0810cbed 	.word	0x0810cbed
 810ce98:	0810e7c7 	.word	0x0810e7c7

0810ce9c <__sfputc_r>:
 810ce9c:	6893      	ldr	r3, [r2, #8]
 810ce9e:	3b01      	subs	r3, #1
 810cea0:	2b00      	cmp	r3, #0
 810cea2:	b410      	push	{r4}
 810cea4:	6093      	str	r3, [r2, #8]
 810cea6:	da08      	bge.n	810ceba <__sfputc_r+0x1e>
 810cea8:	6994      	ldr	r4, [r2, #24]
 810ceaa:	42a3      	cmp	r3, r4
 810ceac:	db01      	blt.n	810ceb2 <__sfputc_r+0x16>
 810ceae:	290a      	cmp	r1, #10
 810ceb0:	d103      	bne.n	810ceba <__sfputc_r+0x1e>
 810ceb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 810ceb6:	f7fd baec 	b.w	810a492 <__swbuf_r>
 810ceba:	6813      	ldr	r3, [r2, #0]
 810cebc:	1c58      	adds	r0, r3, #1
 810cebe:	6010      	str	r0, [r2, #0]
 810cec0:	7019      	strb	r1, [r3, #0]
 810cec2:	4608      	mov	r0, r1
 810cec4:	f85d 4b04 	ldr.w	r4, [sp], #4
 810cec8:	4770      	bx	lr

0810ceca <__sfputs_r>:
 810ceca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cecc:	4606      	mov	r6, r0
 810cece:	460f      	mov	r7, r1
 810ced0:	4614      	mov	r4, r2
 810ced2:	18d5      	adds	r5, r2, r3
 810ced4:	42ac      	cmp	r4, r5
 810ced6:	d101      	bne.n	810cedc <__sfputs_r+0x12>
 810ced8:	2000      	movs	r0, #0
 810ceda:	e007      	b.n	810ceec <__sfputs_r+0x22>
 810cedc:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cee0:	463a      	mov	r2, r7
 810cee2:	4630      	mov	r0, r6
 810cee4:	f7ff ffda 	bl	810ce9c <__sfputc_r>
 810cee8:	1c43      	adds	r3, r0, #1
 810ceea:	d1f3      	bne.n	810ced4 <__sfputs_r+0xa>
 810ceec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810cef0 <_vfiprintf_r>:
 810cef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cef4:	460d      	mov	r5, r1
 810cef6:	b09d      	sub	sp, #116	@ 0x74
 810cef8:	4614      	mov	r4, r2
 810cefa:	4698      	mov	r8, r3
 810cefc:	4606      	mov	r6, r0
 810cefe:	b118      	cbz	r0, 810cf08 <_vfiprintf_r+0x18>
 810cf00:	6a03      	ldr	r3, [r0, #32]
 810cf02:	b90b      	cbnz	r3, 810cf08 <_vfiprintf_r+0x18>
 810cf04:	f7fd f9bc 	bl	810a280 <__sinit>
 810cf08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810cf0a:	07d9      	lsls	r1, r3, #31
 810cf0c:	d405      	bmi.n	810cf1a <_vfiprintf_r+0x2a>
 810cf0e:	89ab      	ldrh	r3, [r5, #12]
 810cf10:	059a      	lsls	r2, r3, #22
 810cf12:	d402      	bmi.n	810cf1a <_vfiprintf_r+0x2a>
 810cf14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810cf16:	f7fd fbce 	bl	810a6b6 <__retarget_lock_acquire_recursive>
 810cf1a:	89ab      	ldrh	r3, [r5, #12]
 810cf1c:	071b      	lsls	r3, r3, #28
 810cf1e:	d501      	bpl.n	810cf24 <_vfiprintf_r+0x34>
 810cf20:	692b      	ldr	r3, [r5, #16]
 810cf22:	b99b      	cbnz	r3, 810cf4c <_vfiprintf_r+0x5c>
 810cf24:	4629      	mov	r1, r5
 810cf26:	4630      	mov	r0, r6
 810cf28:	f7fd faf2 	bl	810a510 <__swsetup_r>
 810cf2c:	b170      	cbz	r0, 810cf4c <_vfiprintf_r+0x5c>
 810cf2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810cf30:	07dc      	lsls	r4, r3, #31
 810cf32:	d504      	bpl.n	810cf3e <_vfiprintf_r+0x4e>
 810cf34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810cf38:	b01d      	add	sp, #116	@ 0x74
 810cf3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810cf3e:	89ab      	ldrh	r3, [r5, #12]
 810cf40:	0598      	lsls	r0, r3, #22
 810cf42:	d4f7      	bmi.n	810cf34 <_vfiprintf_r+0x44>
 810cf44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810cf46:	f7fd fbb7 	bl	810a6b8 <__retarget_lock_release_recursive>
 810cf4a:	e7f3      	b.n	810cf34 <_vfiprintf_r+0x44>
 810cf4c:	2300      	movs	r3, #0
 810cf4e:	9309      	str	r3, [sp, #36]	@ 0x24
 810cf50:	2320      	movs	r3, #32
 810cf52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810cf56:	f8cd 800c 	str.w	r8, [sp, #12]
 810cf5a:	2330      	movs	r3, #48	@ 0x30
 810cf5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 810d10c <_vfiprintf_r+0x21c>
 810cf60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810cf64:	f04f 0901 	mov.w	r9, #1
 810cf68:	4623      	mov	r3, r4
 810cf6a:	469a      	mov	sl, r3
 810cf6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 810cf70:	b10a      	cbz	r2, 810cf76 <_vfiprintf_r+0x86>
 810cf72:	2a25      	cmp	r2, #37	@ 0x25
 810cf74:	d1f9      	bne.n	810cf6a <_vfiprintf_r+0x7a>
 810cf76:	ebba 0b04 	subs.w	fp, sl, r4
 810cf7a:	d00b      	beq.n	810cf94 <_vfiprintf_r+0xa4>
 810cf7c:	465b      	mov	r3, fp
 810cf7e:	4622      	mov	r2, r4
 810cf80:	4629      	mov	r1, r5
 810cf82:	4630      	mov	r0, r6
 810cf84:	f7ff ffa1 	bl	810ceca <__sfputs_r>
 810cf88:	3001      	adds	r0, #1
 810cf8a:	f000 80a7 	beq.w	810d0dc <_vfiprintf_r+0x1ec>
 810cf8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810cf90:	445a      	add	r2, fp
 810cf92:	9209      	str	r2, [sp, #36]	@ 0x24
 810cf94:	f89a 3000 	ldrb.w	r3, [sl]
 810cf98:	2b00      	cmp	r3, #0
 810cf9a:	f000 809f 	beq.w	810d0dc <_vfiprintf_r+0x1ec>
 810cf9e:	2300      	movs	r3, #0
 810cfa0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810cfa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810cfa8:	f10a 0a01 	add.w	sl, sl, #1
 810cfac:	9304      	str	r3, [sp, #16]
 810cfae:	9307      	str	r3, [sp, #28]
 810cfb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810cfb4:	931a      	str	r3, [sp, #104]	@ 0x68
 810cfb6:	4654      	mov	r4, sl
 810cfb8:	2205      	movs	r2, #5
 810cfba:	f814 1b01 	ldrb.w	r1, [r4], #1
 810cfbe:	4853      	ldr	r0, [pc, #332]	@ (810d10c <_vfiprintf_r+0x21c>)
 810cfc0:	f7f3 f98e 	bl	81002e0 <memchr>
 810cfc4:	9a04      	ldr	r2, [sp, #16]
 810cfc6:	b9d8      	cbnz	r0, 810d000 <_vfiprintf_r+0x110>
 810cfc8:	06d1      	lsls	r1, r2, #27
 810cfca:	bf44      	itt	mi
 810cfcc:	2320      	movmi	r3, #32
 810cfce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810cfd2:	0713      	lsls	r3, r2, #28
 810cfd4:	bf44      	itt	mi
 810cfd6:	232b      	movmi	r3, #43	@ 0x2b
 810cfd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810cfdc:	f89a 3000 	ldrb.w	r3, [sl]
 810cfe0:	2b2a      	cmp	r3, #42	@ 0x2a
 810cfe2:	d015      	beq.n	810d010 <_vfiprintf_r+0x120>
 810cfe4:	9a07      	ldr	r2, [sp, #28]
 810cfe6:	4654      	mov	r4, sl
 810cfe8:	2000      	movs	r0, #0
 810cfea:	f04f 0c0a 	mov.w	ip, #10
 810cfee:	4621      	mov	r1, r4
 810cff0:	f811 3b01 	ldrb.w	r3, [r1], #1
 810cff4:	3b30      	subs	r3, #48	@ 0x30
 810cff6:	2b09      	cmp	r3, #9
 810cff8:	d94b      	bls.n	810d092 <_vfiprintf_r+0x1a2>
 810cffa:	b1b0      	cbz	r0, 810d02a <_vfiprintf_r+0x13a>
 810cffc:	9207      	str	r2, [sp, #28]
 810cffe:	e014      	b.n	810d02a <_vfiprintf_r+0x13a>
 810d000:	eba0 0308 	sub.w	r3, r0, r8
 810d004:	fa09 f303 	lsl.w	r3, r9, r3
 810d008:	4313      	orrs	r3, r2
 810d00a:	9304      	str	r3, [sp, #16]
 810d00c:	46a2      	mov	sl, r4
 810d00e:	e7d2      	b.n	810cfb6 <_vfiprintf_r+0xc6>
 810d010:	9b03      	ldr	r3, [sp, #12]
 810d012:	1d19      	adds	r1, r3, #4
 810d014:	681b      	ldr	r3, [r3, #0]
 810d016:	9103      	str	r1, [sp, #12]
 810d018:	2b00      	cmp	r3, #0
 810d01a:	bfbb      	ittet	lt
 810d01c:	425b      	neglt	r3, r3
 810d01e:	f042 0202 	orrlt.w	r2, r2, #2
 810d022:	9307      	strge	r3, [sp, #28]
 810d024:	9307      	strlt	r3, [sp, #28]
 810d026:	bfb8      	it	lt
 810d028:	9204      	strlt	r2, [sp, #16]
 810d02a:	7823      	ldrb	r3, [r4, #0]
 810d02c:	2b2e      	cmp	r3, #46	@ 0x2e
 810d02e:	d10a      	bne.n	810d046 <_vfiprintf_r+0x156>
 810d030:	7863      	ldrb	r3, [r4, #1]
 810d032:	2b2a      	cmp	r3, #42	@ 0x2a
 810d034:	d132      	bne.n	810d09c <_vfiprintf_r+0x1ac>
 810d036:	9b03      	ldr	r3, [sp, #12]
 810d038:	1d1a      	adds	r2, r3, #4
 810d03a:	681b      	ldr	r3, [r3, #0]
 810d03c:	9203      	str	r2, [sp, #12]
 810d03e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810d042:	3402      	adds	r4, #2
 810d044:	9305      	str	r3, [sp, #20]
 810d046:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 810d11c <_vfiprintf_r+0x22c>
 810d04a:	7821      	ldrb	r1, [r4, #0]
 810d04c:	2203      	movs	r2, #3
 810d04e:	4650      	mov	r0, sl
 810d050:	f7f3 f946 	bl	81002e0 <memchr>
 810d054:	b138      	cbz	r0, 810d066 <_vfiprintf_r+0x176>
 810d056:	9b04      	ldr	r3, [sp, #16]
 810d058:	eba0 000a 	sub.w	r0, r0, sl
 810d05c:	2240      	movs	r2, #64	@ 0x40
 810d05e:	4082      	lsls	r2, r0
 810d060:	4313      	orrs	r3, r2
 810d062:	3401      	adds	r4, #1
 810d064:	9304      	str	r3, [sp, #16]
 810d066:	f814 1b01 	ldrb.w	r1, [r4], #1
 810d06a:	4829      	ldr	r0, [pc, #164]	@ (810d110 <_vfiprintf_r+0x220>)
 810d06c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810d070:	2206      	movs	r2, #6
 810d072:	f7f3 f935 	bl	81002e0 <memchr>
 810d076:	2800      	cmp	r0, #0
 810d078:	d03f      	beq.n	810d0fa <_vfiprintf_r+0x20a>
 810d07a:	4b26      	ldr	r3, [pc, #152]	@ (810d114 <_vfiprintf_r+0x224>)
 810d07c:	bb1b      	cbnz	r3, 810d0c6 <_vfiprintf_r+0x1d6>
 810d07e:	9b03      	ldr	r3, [sp, #12]
 810d080:	3307      	adds	r3, #7
 810d082:	f023 0307 	bic.w	r3, r3, #7
 810d086:	3308      	adds	r3, #8
 810d088:	9303      	str	r3, [sp, #12]
 810d08a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d08c:	443b      	add	r3, r7
 810d08e:	9309      	str	r3, [sp, #36]	@ 0x24
 810d090:	e76a      	b.n	810cf68 <_vfiprintf_r+0x78>
 810d092:	fb0c 3202 	mla	r2, ip, r2, r3
 810d096:	460c      	mov	r4, r1
 810d098:	2001      	movs	r0, #1
 810d09a:	e7a8      	b.n	810cfee <_vfiprintf_r+0xfe>
 810d09c:	2300      	movs	r3, #0
 810d09e:	3401      	adds	r4, #1
 810d0a0:	9305      	str	r3, [sp, #20]
 810d0a2:	4619      	mov	r1, r3
 810d0a4:	f04f 0c0a 	mov.w	ip, #10
 810d0a8:	4620      	mov	r0, r4
 810d0aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 810d0ae:	3a30      	subs	r2, #48	@ 0x30
 810d0b0:	2a09      	cmp	r2, #9
 810d0b2:	d903      	bls.n	810d0bc <_vfiprintf_r+0x1cc>
 810d0b4:	2b00      	cmp	r3, #0
 810d0b6:	d0c6      	beq.n	810d046 <_vfiprintf_r+0x156>
 810d0b8:	9105      	str	r1, [sp, #20]
 810d0ba:	e7c4      	b.n	810d046 <_vfiprintf_r+0x156>
 810d0bc:	fb0c 2101 	mla	r1, ip, r1, r2
 810d0c0:	4604      	mov	r4, r0
 810d0c2:	2301      	movs	r3, #1
 810d0c4:	e7f0      	b.n	810d0a8 <_vfiprintf_r+0x1b8>
 810d0c6:	ab03      	add	r3, sp, #12
 810d0c8:	9300      	str	r3, [sp, #0]
 810d0ca:	462a      	mov	r2, r5
 810d0cc:	4b12      	ldr	r3, [pc, #72]	@ (810d118 <_vfiprintf_r+0x228>)
 810d0ce:	a904      	add	r1, sp, #16
 810d0d0:	4630      	mov	r0, r6
 810d0d2:	f7fc fa7d 	bl	81095d0 <_printf_float>
 810d0d6:	4607      	mov	r7, r0
 810d0d8:	1c78      	adds	r0, r7, #1
 810d0da:	d1d6      	bne.n	810d08a <_vfiprintf_r+0x19a>
 810d0dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810d0de:	07d9      	lsls	r1, r3, #31
 810d0e0:	d405      	bmi.n	810d0ee <_vfiprintf_r+0x1fe>
 810d0e2:	89ab      	ldrh	r3, [r5, #12]
 810d0e4:	059a      	lsls	r2, r3, #22
 810d0e6:	d402      	bmi.n	810d0ee <_vfiprintf_r+0x1fe>
 810d0e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810d0ea:	f7fd fae5 	bl	810a6b8 <__retarget_lock_release_recursive>
 810d0ee:	89ab      	ldrh	r3, [r5, #12]
 810d0f0:	065b      	lsls	r3, r3, #25
 810d0f2:	f53f af1f 	bmi.w	810cf34 <_vfiprintf_r+0x44>
 810d0f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810d0f8:	e71e      	b.n	810cf38 <_vfiprintf_r+0x48>
 810d0fa:	ab03      	add	r3, sp, #12
 810d0fc:	9300      	str	r3, [sp, #0]
 810d0fe:	462a      	mov	r2, r5
 810d100:	4b05      	ldr	r3, [pc, #20]	@ (810d118 <_vfiprintf_r+0x228>)
 810d102:	a904      	add	r1, sp, #16
 810d104:	4630      	mov	r0, r6
 810d106:	f7fc fcfb 	bl	8109b00 <_printf_i>
 810d10a:	e7e4      	b.n	810d0d6 <_vfiprintf_r+0x1e6>
 810d10c:	0810e7c1 	.word	0x0810e7c1
 810d110:	0810e7cb 	.word	0x0810e7cb
 810d114:	081095d1 	.word	0x081095d1
 810d118:	0810cecb 	.word	0x0810cecb
 810d11c:	0810e7c7 	.word	0x0810e7c7

0810d120 <__sflush_r>:
 810d120:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810d124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810d128:	0716      	lsls	r6, r2, #28
 810d12a:	4605      	mov	r5, r0
 810d12c:	460c      	mov	r4, r1
 810d12e:	d454      	bmi.n	810d1da <__sflush_r+0xba>
 810d130:	684b      	ldr	r3, [r1, #4]
 810d132:	2b00      	cmp	r3, #0
 810d134:	dc02      	bgt.n	810d13c <__sflush_r+0x1c>
 810d136:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 810d138:	2b00      	cmp	r3, #0
 810d13a:	dd48      	ble.n	810d1ce <__sflush_r+0xae>
 810d13c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810d13e:	2e00      	cmp	r6, #0
 810d140:	d045      	beq.n	810d1ce <__sflush_r+0xae>
 810d142:	2300      	movs	r3, #0
 810d144:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 810d148:	682f      	ldr	r7, [r5, #0]
 810d14a:	6a21      	ldr	r1, [r4, #32]
 810d14c:	602b      	str	r3, [r5, #0]
 810d14e:	d030      	beq.n	810d1b2 <__sflush_r+0x92>
 810d150:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810d152:	89a3      	ldrh	r3, [r4, #12]
 810d154:	0759      	lsls	r1, r3, #29
 810d156:	d505      	bpl.n	810d164 <__sflush_r+0x44>
 810d158:	6863      	ldr	r3, [r4, #4]
 810d15a:	1ad2      	subs	r2, r2, r3
 810d15c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 810d15e:	b10b      	cbz	r3, 810d164 <__sflush_r+0x44>
 810d160:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810d162:	1ad2      	subs	r2, r2, r3
 810d164:	2300      	movs	r3, #0
 810d166:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810d168:	6a21      	ldr	r1, [r4, #32]
 810d16a:	4628      	mov	r0, r5
 810d16c:	47b0      	blx	r6
 810d16e:	1c43      	adds	r3, r0, #1
 810d170:	89a3      	ldrh	r3, [r4, #12]
 810d172:	d106      	bne.n	810d182 <__sflush_r+0x62>
 810d174:	6829      	ldr	r1, [r5, #0]
 810d176:	291d      	cmp	r1, #29
 810d178:	d82b      	bhi.n	810d1d2 <__sflush_r+0xb2>
 810d17a:	4a2a      	ldr	r2, [pc, #168]	@ (810d224 <__sflush_r+0x104>)
 810d17c:	410a      	asrs	r2, r1
 810d17e:	07d6      	lsls	r6, r2, #31
 810d180:	d427      	bmi.n	810d1d2 <__sflush_r+0xb2>
 810d182:	2200      	movs	r2, #0
 810d184:	6062      	str	r2, [r4, #4]
 810d186:	04d9      	lsls	r1, r3, #19
 810d188:	6922      	ldr	r2, [r4, #16]
 810d18a:	6022      	str	r2, [r4, #0]
 810d18c:	d504      	bpl.n	810d198 <__sflush_r+0x78>
 810d18e:	1c42      	adds	r2, r0, #1
 810d190:	d101      	bne.n	810d196 <__sflush_r+0x76>
 810d192:	682b      	ldr	r3, [r5, #0]
 810d194:	b903      	cbnz	r3, 810d198 <__sflush_r+0x78>
 810d196:	6560      	str	r0, [r4, #84]	@ 0x54
 810d198:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810d19a:	602f      	str	r7, [r5, #0]
 810d19c:	b1b9      	cbz	r1, 810d1ce <__sflush_r+0xae>
 810d19e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810d1a2:	4299      	cmp	r1, r3
 810d1a4:	d002      	beq.n	810d1ac <__sflush_r+0x8c>
 810d1a6:	4628      	mov	r0, r5
 810d1a8:	f7fe f8ea 	bl	810b380 <_free_r>
 810d1ac:	2300      	movs	r3, #0
 810d1ae:	6363      	str	r3, [r4, #52]	@ 0x34
 810d1b0:	e00d      	b.n	810d1ce <__sflush_r+0xae>
 810d1b2:	2301      	movs	r3, #1
 810d1b4:	4628      	mov	r0, r5
 810d1b6:	47b0      	blx	r6
 810d1b8:	4602      	mov	r2, r0
 810d1ba:	1c50      	adds	r0, r2, #1
 810d1bc:	d1c9      	bne.n	810d152 <__sflush_r+0x32>
 810d1be:	682b      	ldr	r3, [r5, #0]
 810d1c0:	2b00      	cmp	r3, #0
 810d1c2:	d0c6      	beq.n	810d152 <__sflush_r+0x32>
 810d1c4:	2b1d      	cmp	r3, #29
 810d1c6:	d001      	beq.n	810d1cc <__sflush_r+0xac>
 810d1c8:	2b16      	cmp	r3, #22
 810d1ca:	d11e      	bne.n	810d20a <__sflush_r+0xea>
 810d1cc:	602f      	str	r7, [r5, #0]
 810d1ce:	2000      	movs	r0, #0
 810d1d0:	e022      	b.n	810d218 <__sflush_r+0xf8>
 810d1d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810d1d6:	b21b      	sxth	r3, r3
 810d1d8:	e01b      	b.n	810d212 <__sflush_r+0xf2>
 810d1da:	690f      	ldr	r7, [r1, #16]
 810d1dc:	2f00      	cmp	r7, #0
 810d1de:	d0f6      	beq.n	810d1ce <__sflush_r+0xae>
 810d1e0:	0793      	lsls	r3, r2, #30
 810d1e2:	680e      	ldr	r6, [r1, #0]
 810d1e4:	bf08      	it	eq
 810d1e6:	694b      	ldreq	r3, [r1, #20]
 810d1e8:	600f      	str	r7, [r1, #0]
 810d1ea:	bf18      	it	ne
 810d1ec:	2300      	movne	r3, #0
 810d1ee:	eba6 0807 	sub.w	r8, r6, r7
 810d1f2:	608b      	str	r3, [r1, #8]
 810d1f4:	f1b8 0f00 	cmp.w	r8, #0
 810d1f8:	dde9      	ble.n	810d1ce <__sflush_r+0xae>
 810d1fa:	6a21      	ldr	r1, [r4, #32]
 810d1fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 810d1fe:	4643      	mov	r3, r8
 810d200:	463a      	mov	r2, r7
 810d202:	4628      	mov	r0, r5
 810d204:	47b0      	blx	r6
 810d206:	2800      	cmp	r0, #0
 810d208:	dc08      	bgt.n	810d21c <__sflush_r+0xfc>
 810d20a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d20e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810d212:	81a3      	strh	r3, [r4, #12]
 810d214:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810d218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810d21c:	4407      	add	r7, r0
 810d21e:	eba8 0800 	sub.w	r8, r8, r0
 810d222:	e7e7      	b.n	810d1f4 <__sflush_r+0xd4>
 810d224:	dfbffffe 	.word	0xdfbffffe

0810d228 <_fflush_r>:
 810d228:	b538      	push	{r3, r4, r5, lr}
 810d22a:	690b      	ldr	r3, [r1, #16]
 810d22c:	4605      	mov	r5, r0
 810d22e:	460c      	mov	r4, r1
 810d230:	b913      	cbnz	r3, 810d238 <_fflush_r+0x10>
 810d232:	2500      	movs	r5, #0
 810d234:	4628      	mov	r0, r5
 810d236:	bd38      	pop	{r3, r4, r5, pc}
 810d238:	b118      	cbz	r0, 810d242 <_fflush_r+0x1a>
 810d23a:	6a03      	ldr	r3, [r0, #32]
 810d23c:	b90b      	cbnz	r3, 810d242 <_fflush_r+0x1a>
 810d23e:	f7fd f81f 	bl	810a280 <__sinit>
 810d242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d246:	2b00      	cmp	r3, #0
 810d248:	d0f3      	beq.n	810d232 <_fflush_r+0xa>
 810d24a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 810d24c:	07d0      	lsls	r0, r2, #31
 810d24e:	d404      	bmi.n	810d25a <_fflush_r+0x32>
 810d250:	0599      	lsls	r1, r3, #22
 810d252:	d402      	bmi.n	810d25a <_fflush_r+0x32>
 810d254:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810d256:	f7fd fa2e 	bl	810a6b6 <__retarget_lock_acquire_recursive>
 810d25a:	4628      	mov	r0, r5
 810d25c:	4621      	mov	r1, r4
 810d25e:	f7ff ff5f 	bl	810d120 <__sflush_r>
 810d262:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810d264:	07da      	lsls	r2, r3, #31
 810d266:	4605      	mov	r5, r0
 810d268:	d4e4      	bmi.n	810d234 <_fflush_r+0xc>
 810d26a:	89a3      	ldrh	r3, [r4, #12]
 810d26c:	059b      	lsls	r3, r3, #22
 810d26e:	d4e1      	bmi.n	810d234 <_fflush_r+0xc>
 810d270:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810d272:	f7fd fa21 	bl	810a6b8 <__retarget_lock_release_recursive>
 810d276:	e7dd      	b.n	810d234 <_fflush_r+0xc>

0810d278 <__swhatbuf_r>:
 810d278:	b570      	push	{r4, r5, r6, lr}
 810d27a:	460c      	mov	r4, r1
 810d27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810d280:	2900      	cmp	r1, #0
 810d282:	b096      	sub	sp, #88	@ 0x58
 810d284:	4615      	mov	r5, r2
 810d286:	461e      	mov	r6, r3
 810d288:	da0d      	bge.n	810d2a6 <__swhatbuf_r+0x2e>
 810d28a:	89a3      	ldrh	r3, [r4, #12]
 810d28c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 810d290:	f04f 0100 	mov.w	r1, #0
 810d294:	bf14      	ite	ne
 810d296:	2340      	movne	r3, #64	@ 0x40
 810d298:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 810d29c:	2000      	movs	r0, #0
 810d29e:	6031      	str	r1, [r6, #0]
 810d2a0:	602b      	str	r3, [r5, #0]
 810d2a2:	b016      	add	sp, #88	@ 0x58
 810d2a4:	bd70      	pop	{r4, r5, r6, pc}
 810d2a6:	466a      	mov	r2, sp
 810d2a8:	f000 f874 	bl	810d394 <_fstat_r>
 810d2ac:	2800      	cmp	r0, #0
 810d2ae:	dbec      	blt.n	810d28a <__swhatbuf_r+0x12>
 810d2b0:	9901      	ldr	r1, [sp, #4]
 810d2b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 810d2b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 810d2ba:	4259      	negs	r1, r3
 810d2bc:	4159      	adcs	r1, r3
 810d2be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810d2c2:	e7eb      	b.n	810d29c <__swhatbuf_r+0x24>

0810d2c4 <__smakebuf_r>:
 810d2c4:	898b      	ldrh	r3, [r1, #12]
 810d2c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810d2c8:	079d      	lsls	r5, r3, #30
 810d2ca:	4606      	mov	r6, r0
 810d2cc:	460c      	mov	r4, r1
 810d2ce:	d507      	bpl.n	810d2e0 <__smakebuf_r+0x1c>
 810d2d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 810d2d4:	6023      	str	r3, [r4, #0]
 810d2d6:	6123      	str	r3, [r4, #16]
 810d2d8:	2301      	movs	r3, #1
 810d2da:	6163      	str	r3, [r4, #20]
 810d2dc:	b003      	add	sp, #12
 810d2de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810d2e0:	ab01      	add	r3, sp, #4
 810d2e2:	466a      	mov	r2, sp
 810d2e4:	f7ff ffc8 	bl	810d278 <__swhatbuf_r>
 810d2e8:	9f00      	ldr	r7, [sp, #0]
 810d2ea:	4605      	mov	r5, r0
 810d2ec:	4639      	mov	r1, r7
 810d2ee:	4630      	mov	r0, r6
 810d2f0:	f7fe f8ba 	bl	810b468 <_malloc_r>
 810d2f4:	b948      	cbnz	r0, 810d30a <__smakebuf_r+0x46>
 810d2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810d2fa:	059a      	lsls	r2, r3, #22
 810d2fc:	d4ee      	bmi.n	810d2dc <__smakebuf_r+0x18>
 810d2fe:	f023 0303 	bic.w	r3, r3, #3
 810d302:	f043 0302 	orr.w	r3, r3, #2
 810d306:	81a3      	strh	r3, [r4, #12]
 810d308:	e7e2      	b.n	810d2d0 <__smakebuf_r+0xc>
 810d30a:	89a3      	ldrh	r3, [r4, #12]
 810d30c:	6020      	str	r0, [r4, #0]
 810d30e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810d312:	81a3      	strh	r3, [r4, #12]
 810d314:	9b01      	ldr	r3, [sp, #4]
 810d316:	e9c4 0704 	strd	r0, r7, [r4, #16]
 810d31a:	b15b      	cbz	r3, 810d334 <__smakebuf_r+0x70>
 810d31c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810d320:	4630      	mov	r0, r6
 810d322:	f000 f849 	bl	810d3b8 <_isatty_r>
 810d326:	b128      	cbz	r0, 810d334 <__smakebuf_r+0x70>
 810d328:	89a3      	ldrh	r3, [r4, #12]
 810d32a:	f023 0303 	bic.w	r3, r3, #3
 810d32e:	f043 0301 	orr.w	r3, r3, #1
 810d332:	81a3      	strh	r3, [r4, #12]
 810d334:	89a3      	ldrh	r3, [r4, #12]
 810d336:	431d      	orrs	r5, r3
 810d338:	81a5      	strh	r5, [r4, #12]
 810d33a:	e7cf      	b.n	810d2dc <__smakebuf_r+0x18>

0810d33c <memmove>:
 810d33c:	4288      	cmp	r0, r1
 810d33e:	b510      	push	{r4, lr}
 810d340:	eb01 0402 	add.w	r4, r1, r2
 810d344:	d902      	bls.n	810d34c <memmove+0x10>
 810d346:	4284      	cmp	r4, r0
 810d348:	4623      	mov	r3, r4
 810d34a:	d807      	bhi.n	810d35c <memmove+0x20>
 810d34c:	1e43      	subs	r3, r0, #1
 810d34e:	42a1      	cmp	r1, r4
 810d350:	d008      	beq.n	810d364 <memmove+0x28>
 810d352:	f811 2b01 	ldrb.w	r2, [r1], #1
 810d356:	f803 2f01 	strb.w	r2, [r3, #1]!
 810d35a:	e7f8      	b.n	810d34e <memmove+0x12>
 810d35c:	4402      	add	r2, r0
 810d35e:	4601      	mov	r1, r0
 810d360:	428a      	cmp	r2, r1
 810d362:	d100      	bne.n	810d366 <memmove+0x2a>
 810d364:	bd10      	pop	{r4, pc}
 810d366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810d36a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810d36e:	e7f7      	b.n	810d360 <memmove+0x24>

0810d370 <strncmp>:
 810d370:	b510      	push	{r4, lr}
 810d372:	b16a      	cbz	r2, 810d390 <strncmp+0x20>
 810d374:	3901      	subs	r1, #1
 810d376:	1884      	adds	r4, r0, r2
 810d378:	f810 2b01 	ldrb.w	r2, [r0], #1
 810d37c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 810d380:	429a      	cmp	r2, r3
 810d382:	d103      	bne.n	810d38c <strncmp+0x1c>
 810d384:	42a0      	cmp	r0, r4
 810d386:	d001      	beq.n	810d38c <strncmp+0x1c>
 810d388:	2a00      	cmp	r2, #0
 810d38a:	d1f5      	bne.n	810d378 <strncmp+0x8>
 810d38c:	1ad0      	subs	r0, r2, r3
 810d38e:	bd10      	pop	{r4, pc}
 810d390:	4610      	mov	r0, r2
 810d392:	e7fc      	b.n	810d38e <strncmp+0x1e>

0810d394 <_fstat_r>:
 810d394:	b538      	push	{r3, r4, r5, lr}
 810d396:	4d07      	ldr	r5, [pc, #28]	@ (810d3b4 <_fstat_r+0x20>)
 810d398:	2300      	movs	r3, #0
 810d39a:	4604      	mov	r4, r0
 810d39c:	4608      	mov	r0, r1
 810d39e:	4611      	mov	r1, r2
 810d3a0:	602b      	str	r3, [r5, #0]
 810d3a2:	f7f5 fc7f 	bl	8102ca4 <_fstat>
 810d3a6:	1c43      	adds	r3, r0, #1
 810d3a8:	d102      	bne.n	810d3b0 <_fstat_r+0x1c>
 810d3aa:	682b      	ldr	r3, [r5, #0]
 810d3ac:	b103      	cbz	r3, 810d3b0 <_fstat_r+0x1c>
 810d3ae:	6023      	str	r3, [r4, #0]
 810d3b0:	bd38      	pop	{r3, r4, r5, pc}
 810d3b2:	bf00      	nop
 810d3b4:	100005ac 	.word	0x100005ac

0810d3b8 <_isatty_r>:
 810d3b8:	b538      	push	{r3, r4, r5, lr}
 810d3ba:	4d06      	ldr	r5, [pc, #24]	@ (810d3d4 <_isatty_r+0x1c>)
 810d3bc:	2300      	movs	r3, #0
 810d3be:	4604      	mov	r4, r0
 810d3c0:	4608      	mov	r0, r1
 810d3c2:	602b      	str	r3, [r5, #0]
 810d3c4:	f7f5 fc7e 	bl	8102cc4 <_isatty>
 810d3c8:	1c43      	adds	r3, r0, #1
 810d3ca:	d102      	bne.n	810d3d2 <_isatty_r+0x1a>
 810d3cc:	682b      	ldr	r3, [r5, #0]
 810d3ce:	b103      	cbz	r3, 810d3d2 <_isatty_r+0x1a>
 810d3d0:	6023      	str	r3, [r4, #0]
 810d3d2:	bd38      	pop	{r3, r4, r5, pc}
 810d3d4:	100005ac 	.word	0x100005ac

0810d3d8 <_sbrk_r>:
 810d3d8:	b538      	push	{r3, r4, r5, lr}
 810d3da:	4d06      	ldr	r5, [pc, #24]	@ (810d3f4 <_sbrk_r+0x1c>)
 810d3dc:	2300      	movs	r3, #0
 810d3de:	4604      	mov	r4, r0
 810d3e0:	4608      	mov	r0, r1
 810d3e2:	602b      	str	r3, [r5, #0]
 810d3e4:	f7f5 fc86 	bl	8102cf4 <_sbrk>
 810d3e8:	1c43      	adds	r3, r0, #1
 810d3ea:	d102      	bne.n	810d3f2 <_sbrk_r+0x1a>
 810d3ec:	682b      	ldr	r3, [r5, #0]
 810d3ee:	b103      	cbz	r3, 810d3f2 <_sbrk_r+0x1a>
 810d3f0:	6023      	str	r3, [r4, #0]
 810d3f2:	bd38      	pop	{r3, r4, r5, pc}
 810d3f4:	100005ac 	.word	0x100005ac

0810d3f8 <nan>:
 810d3f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 810d400 <nan+0x8>
 810d3fc:	4770      	bx	lr
 810d3fe:	bf00      	nop
 810d400:	00000000 	.word	0x00000000
 810d404:	7ff80000 	.word	0x7ff80000

0810d408 <__assert_func>:
 810d408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810d40a:	4614      	mov	r4, r2
 810d40c:	461a      	mov	r2, r3
 810d40e:	4b09      	ldr	r3, [pc, #36]	@ (810d434 <__assert_func+0x2c>)
 810d410:	681b      	ldr	r3, [r3, #0]
 810d412:	4605      	mov	r5, r0
 810d414:	68d8      	ldr	r0, [r3, #12]
 810d416:	b954      	cbnz	r4, 810d42e <__assert_func+0x26>
 810d418:	4b07      	ldr	r3, [pc, #28]	@ (810d438 <__assert_func+0x30>)
 810d41a:	461c      	mov	r4, r3
 810d41c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810d420:	9100      	str	r1, [sp, #0]
 810d422:	462b      	mov	r3, r5
 810d424:	4905      	ldr	r1, [pc, #20]	@ (810d43c <__assert_func+0x34>)
 810d426:	f000 fba7 	bl	810db78 <fiprintf>
 810d42a:	f000 fbb7 	bl	810db9c <abort>
 810d42e:	4b04      	ldr	r3, [pc, #16]	@ (810d440 <__assert_func+0x38>)
 810d430:	e7f4      	b.n	810d41c <__assert_func+0x14>
 810d432:	bf00      	nop
 810d434:	10000028 	.word	0x10000028
 810d438:	0810e815 	.word	0x0810e815
 810d43c:	0810e7e7 	.word	0x0810e7e7
 810d440:	0810e7da 	.word	0x0810e7da

0810d444 <_calloc_r>:
 810d444:	b570      	push	{r4, r5, r6, lr}
 810d446:	fba1 5402 	umull	r5, r4, r1, r2
 810d44a:	b93c      	cbnz	r4, 810d45c <_calloc_r+0x18>
 810d44c:	4629      	mov	r1, r5
 810d44e:	f7fe f80b 	bl	810b468 <_malloc_r>
 810d452:	4606      	mov	r6, r0
 810d454:	b928      	cbnz	r0, 810d462 <_calloc_r+0x1e>
 810d456:	2600      	movs	r6, #0
 810d458:	4630      	mov	r0, r6
 810d45a:	bd70      	pop	{r4, r5, r6, pc}
 810d45c:	220c      	movs	r2, #12
 810d45e:	6002      	str	r2, [r0, #0]
 810d460:	e7f9      	b.n	810d456 <_calloc_r+0x12>
 810d462:	462a      	mov	r2, r5
 810d464:	4621      	mov	r1, r4
 810d466:	f7fd f8a9 	bl	810a5bc <memset>
 810d46a:	e7f5      	b.n	810d458 <_calloc_r+0x14>

0810d46c <rshift>:
 810d46c:	6903      	ldr	r3, [r0, #16]
 810d46e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810d472:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810d476:	ea4f 1261 	mov.w	r2, r1, asr #5
 810d47a:	f100 0414 	add.w	r4, r0, #20
 810d47e:	dd45      	ble.n	810d50c <rshift+0xa0>
 810d480:	f011 011f 	ands.w	r1, r1, #31
 810d484:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810d488:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810d48c:	d10c      	bne.n	810d4a8 <rshift+0x3c>
 810d48e:	f100 0710 	add.w	r7, r0, #16
 810d492:	4629      	mov	r1, r5
 810d494:	42b1      	cmp	r1, r6
 810d496:	d334      	bcc.n	810d502 <rshift+0x96>
 810d498:	1a9b      	subs	r3, r3, r2
 810d49a:	009b      	lsls	r3, r3, #2
 810d49c:	1eea      	subs	r2, r5, #3
 810d49e:	4296      	cmp	r6, r2
 810d4a0:	bf38      	it	cc
 810d4a2:	2300      	movcc	r3, #0
 810d4a4:	4423      	add	r3, r4
 810d4a6:	e015      	b.n	810d4d4 <rshift+0x68>
 810d4a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810d4ac:	f1c1 0820 	rsb	r8, r1, #32
 810d4b0:	40cf      	lsrs	r7, r1
 810d4b2:	f105 0e04 	add.w	lr, r5, #4
 810d4b6:	46a1      	mov	r9, r4
 810d4b8:	4576      	cmp	r6, lr
 810d4ba:	46f4      	mov	ip, lr
 810d4bc:	d815      	bhi.n	810d4ea <rshift+0x7e>
 810d4be:	1a9a      	subs	r2, r3, r2
 810d4c0:	0092      	lsls	r2, r2, #2
 810d4c2:	3a04      	subs	r2, #4
 810d4c4:	3501      	adds	r5, #1
 810d4c6:	42ae      	cmp	r6, r5
 810d4c8:	bf38      	it	cc
 810d4ca:	2200      	movcc	r2, #0
 810d4cc:	18a3      	adds	r3, r4, r2
 810d4ce:	50a7      	str	r7, [r4, r2]
 810d4d0:	b107      	cbz	r7, 810d4d4 <rshift+0x68>
 810d4d2:	3304      	adds	r3, #4
 810d4d4:	1b1a      	subs	r2, r3, r4
 810d4d6:	42a3      	cmp	r3, r4
 810d4d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810d4dc:	bf08      	it	eq
 810d4de:	2300      	moveq	r3, #0
 810d4e0:	6102      	str	r2, [r0, #16]
 810d4e2:	bf08      	it	eq
 810d4e4:	6143      	streq	r3, [r0, #20]
 810d4e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810d4ea:	f8dc c000 	ldr.w	ip, [ip]
 810d4ee:	fa0c fc08 	lsl.w	ip, ip, r8
 810d4f2:	ea4c 0707 	orr.w	r7, ip, r7
 810d4f6:	f849 7b04 	str.w	r7, [r9], #4
 810d4fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 810d4fe:	40cf      	lsrs	r7, r1
 810d500:	e7da      	b.n	810d4b8 <rshift+0x4c>
 810d502:	f851 cb04 	ldr.w	ip, [r1], #4
 810d506:	f847 cf04 	str.w	ip, [r7, #4]!
 810d50a:	e7c3      	b.n	810d494 <rshift+0x28>
 810d50c:	4623      	mov	r3, r4
 810d50e:	e7e1      	b.n	810d4d4 <rshift+0x68>

0810d510 <__hexdig_fun>:
 810d510:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 810d514:	2b09      	cmp	r3, #9
 810d516:	d802      	bhi.n	810d51e <__hexdig_fun+0xe>
 810d518:	3820      	subs	r0, #32
 810d51a:	b2c0      	uxtb	r0, r0
 810d51c:	4770      	bx	lr
 810d51e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 810d522:	2b05      	cmp	r3, #5
 810d524:	d801      	bhi.n	810d52a <__hexdig_fun+0x1a>
 810d526:	3847      	subs	r0, #71	@ 0x47
 810d528:	e7f7      	b.n	810d51a <__hexdig_fun+0xa>
 810d52a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 810d52e:	2b05      	cmp	r3, #5
 810d530:	d801      	bhi.n	810d536 <__hexdig_fun+0x26>
 810d532:	3827      	subs	r0, #39	@ 0x27
 810d534:	e7f1      	b.n	810d51a <__hexdig_fun+0xa>
 810d536:	2000      	movs	r0, #0
 810d538:	4770      	bx	lr
	...

0810d53c <__gethex>:
 810d53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d540:	b085      	sub	sp, #20
 810d542:	468a      	mov	sl, r1
 810d544:	9302      	str	r3, [sp, #8]
 810d546:	680b      	ldr	r3, [r1, #0]
 810d548:	9001      	str	r0, [sp, #4]
 810d54a:	4690      	mov	r8, r2
 810d54c:	1c9c      	adds	r4, r3, #2
 810d54e:	46a1      	mov	r9, r4
 810d550:	f814 0b01 	ldrb.w	r0, [r4], #1
 810d554:	2830      	cmp	r0, #48	@ 0x30
 810d556:	d0fa      	beq.n	810d54e <__gethex+0x12>
 810d558:	eba9 0303 	sub.w	r3, r9, r3
 810d55c:	f1a3 0b02 	sub.w	fp, r3, #2
 810d560:	f7ff ffd6 	bl	810d510 <__hexdig_fun>
 810d564:	4605      	mov	r5, r0
 810d566:	2800      	cmp	r0, #0
 810d568:	d168      	bne.n	810d63c <__gethex+0x100>
 810d56a:	49a0      	ldr	r1, [pc, #640]	@ (810d7ec <__gethex+0x2b0>)
 810d56c:	2201      	movs	r2, #1
 810d56e:	4648      	mov	r0, r9
 810d570:	f7ff fefe 	bl	810d370 <strncmp>
 810d574:	4607      	mov	r7, r0
 810d576:	2800      	cmp	r0, #0
 810d578:	d167      	bne.n	810d64a <__gethex+0x10e>
 810d57a:	f899 0001 	ldrb.w	r0, [r9, #1]
 810d57e:	4626      	mov	r6, r4
 810d580:	f7ff ffc6 	bl	810d510 <__hexdig_fun>
 810d584:	2800      	cmp	r0, #0
 810d586:	d062      	beq.n	810d64e <__gethex+0x112>
 810d588:	4623      	mov	r3, r4
 810d58a:	7818      	ldrb	r0, [r3, #0]
 810d58c:	2830      	cmp	r0, #48	@ 0x30
 810d58e:	4699      	mov	r9, r3
 810d590:	f103 0301 	add.w	r3, r3, #1
 810d594:	d0f9      	beq.n	810d58a <__gethex+0x4e>
 810d596:	f7ff ffbb 	bl	810d510 <__hexdig_fun>
 810d59a:	fab0 f580 	clz	r5, r0
 810d59e:	096d      	lsrs	r5, r5, #5
 810d5a0:	f04f 0b01 	mov.w	fp, #1
 810d5a4:	464a      	mov	r2, r9
 810d5a6:	4616      	mov	r6, r2
 810d5a8:	3201      	adds	r2, #1
 810d5aa:	7830      	ldrb	r0, [r6, #0]
 810d5ac:	f7ff ffb0 	bl	810d510 <__hexdig_fun>
 810d5b0:	2800      	cmp	r0, #0
 810d5b2:	d1f8      	bne.n	810d5a6 <__gethex+0x6a>
 810d5b4:	498d      	ldr	r1, [pc, #564]	@ (810d7ec <__gethex+0x2b0>)
 810d5b6:	2201      	movs	r2, #1
 810d5b8:	4630      	mov	r0, r6
 810d5ba:	f7ff fed9 	bl	810d370 <strncmp>
 810d5be:	2800      	cmp	r0, #0
 810d5c0:	d13f      	bne.n	810d642 <__gethex+0x106>
 810d5c2:	b944      	cbnz	r4, 810d5d6 <__gethex+0x9a>
 810d5c4:	1c74      	adds	r4, r6, #1
 810d5c6:	4622      	mov	r2, r4
 810d5c8:	4616      	mov	r6, r2
 810d5ca:	3201      	adds	r2, #1
 810d5cc:	7830      	ldrb	r0, [r6, #0]
 810d5ce:	f7ff ff9f 	bl	810d510 <__hexdig_fun>
 810d5d2:	2800      	cmp	r0, #0
 810d5d4:	d1f8      	bne.n	810d5c8 <__gethex+0x8c>
 810d5d6:	1ba4      	subs	r4, r4, r6
 810d5d8:	00a7      	lsls	r7, r4, #2
 810d5da:	7833      	ldrb	r3, [r6, #0]
 810d5dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 810d5e0:	2b50      	cmp	r3, #80	@ 0x50
 810d5e2:	d13e      	bne.n	810d662 <__gethex+0x126>
 810d5e4:	7873      	ldrb	r3, [r6, #1]
 810d5e6:	2b2b      	cmp	r3, #43	@ 0x2b
 810d5e8:	d033      	beq.n	810d652 <__gethex+0x116>
 810d5ea:	2b2d      	cmp	r3, #45	@ 0x2d
 810d5ec:	d034      	beq.n	810d658 <__gethex+0x11c>
 810d5ee:	1c71      	adds	r1, r6, #1
 810d5f0:	2400      	movs	r4, #0
 810d5f2:	7808      	ldrb	r0, [r1, #0]
 810d5f4:	f7ff ff8c 	bl	810d510 <__hexdig_fun>
 810d5f8:	1e43      	subs	r3, r0, #1
 810d5fa:	b2db      	uxtb	r3, r3
 810d5fc:	2b18      	cmp	r3, #24
 810d5fe:	d830      	bhi.n	810d662 <__gethex+0x126>
 810d600:	f1a0 0210 	sub.w	r2, r0, #16
 810d604:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810d608:	f7ff ff82 	bl	810d510 <__hexdig_fun>
 810d60c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 810d610:	fa5f fc8c 	uxtb.w	ip, ip
 810d614:	f1bc 0f18 	cmp.w	ip, #24
 810d618:	f04f 030a 	mov.w	r3, #10
 810d61c:	d91e      	bls.n	810d65c <__gethex+0x120>
 810d61e:	b104      	cbz	r4, 810d622 <__gethex+0xe6>
 810d620:	4252      	negs	r2, r2
 810d622:	4417      	add	r7, r2
 810d624:	f8ca 1000 	str.w	r1, [sl]
 810d628:	b1ed      	cbz	r5, 810d666 <__gethex+0x12a>
 810d62a:	f1bb 0f00 	cmp.w	fp, #0
 810d62e:	bf0c      	ite	eq
 810d630:	2506      	moveq	r5, #6
 810d632:	2500      	movne	r5, #0
 810d634:	4628      	mov	r0, r5
 810d636:	b005      	add	sp, #20
 810d638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810d63c:	2500      	movs	r5, #0
 810d63e:	462c      	mov	r4, r5
 810d640:	e7b0      	b.n	810d5a4 <__gethex+0x68>
 810d642:	2c00      	cmp	r4, #0
 810d644:	d1c7      	bne.n	810d5d6 <__gethex+0x9a>
 810d646:	4627      	mov	r7, r4
 810d648:	e7c7      	b.n	810d5da <__gethex+0x9e>
 810d64a:	464e      	mov	r6, r9
 810d64c:	462f      	mov	r7, r5
 810d64e:	2501      	movs	r5, #1
 810d650:	e7c3      	b.n	810d5da <__gethex+0x9e>
 810d652:	2400      	movs	r4, #0
 810d654:	1cb1      	adds	r1, r6, #2
 810d656:	e7cc      	b.n	810d5f2 <__gethex+0xb6>
 810d658:	2401      	movs	r4, #1
 810d65a:	e7fb      	b.n	810d654 <__gethex+0x118>
 810d65c:	fb03 0002 	mla	r0, r3, r2, r0
 810d660:	e7ce      	b.n	810d600 <__gethex+0xc4>
 810d662:	4631      	mov	r1, r6
 810d664:	e7de      	b.n	810d624 <__gethex+0xe8>
 810d666:	eba6 0309 	sub.w	r3, r6, r9
 810d66a:	3b01      	subs	r3, #1
 810d66c:	4629      	mov	r1, r5
 810d66e:	2b07      	cmp	r3, #7
 810d670:	dc0a      	bgt.n	810d688 <__gethex+0x14c>
 810d672:	9801      	ldr	r0, [sp, #4]
 810d674:	f7fd ff84 	bl	810b580 <_Balloc>
 810d678:	4604      	mov	r4, r0
 810d67a:	b940      	cbnz	r0, 810d68e <__gethex+0x152>
 810d67c:	4b5c      	ldr	r3, [pc, #368]	@ (810d7f0 <__gethex+0x2b4>)
 810d67e:	4602      	mov	r2, r0
 810d680:	21e4      	movs	r1, #228	@ 0xe4
 810d682:	485c      	ldr	r0, [pc, #368]	@ (810d7f4 <__gethex+0x2b8>)
 810d684:	f7ff fec0 	bl	810d408 <__assert_func>
 810d688:	3101      	adds	r1, #1
 810d68a:	105b      	asrs	r3, r3, #1
 810d68c:	e7ef      	b.n	810d66e <__gethex+0x132>
 810d68e:	f100 0a14 	add.w	sl, r0, #20
 810d692:	2300      	movs	r3, #0
 810d694:	4655      	mov	r5, sl
 810d696:	469b      	mov	fp, r3
 810d698:	45b1      	cmp	r9, r6
 810d69a:	d337      	bcc.n	810d70c <__gethex+0x1d0>
 810d69c:	f845 bb04 	str.w	fp, [r5], #4
 810d6a0:	eba5 050a 	sub.w	r5, r5, sl
 810d6a4:	10ad      	asrs	r5, r5, #2
 810d6a6:	6125      	str	r5, [r4, #16]
 810d6a8:	4658      	mov	r0, fp
 810d6aa:	f7fe f85b 	bl	810b764 <__hi0bits>
 810d6ae:	016d      	lsls	r5, r5, #5
 810d6b0:	f8d8 6000 	ldr.w	r6, [r8]
 810d6b4:	1a2d      	subs	r5, r5, r0
 810d6b6:	42b5      	cmp	r5, r6
 810d6b8:	dd54      	ble.n	810d764 <__gethex+0x228>
 810d6ba:	1bad      	subs	r5, r5, r6
 810d6bc:	4629      	mov	r1, r5
 810d6be:	4620      	mov	r0, r4
 810d6c0:	f7fe fbef 	bl	810bea2 <__any_on>
 810d6c4:	4681      	mov	r9, r0
 810d6c6:	b178      	cbz	r0, 810d6e8 <__gethex+0x1ac>
 810d6c8:	1e6b      	subs	r3, r5, #1
 810d6ca:	1159      	asrs	r1, r3, #5
 810d6cc:	f003 021f 	and.w	r2, r3, #31
 810d6d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 810d6d4:	f04f 0901 	mov.w	r9, #1
 810d6d8:	fa09 f202 	lsl.w	r2, r9, r2
 810d6dc:	420a      	tst	r2, r1
 810d6de:	d003      	beq.n	810d6e8 <__gethex+0x1ac>
 810d6e0:	454b      	cmp	r3, r9
 810d6e2:	dc36      	bgt.n	810d752 <__gethex+0x216>
 810d6e4:	f04f 0902 	mov.w	r9, #2
 810d6e8:	4629      	mov	r1, r5
 810d6ea:	4620      	mov	r0, r4
 810d6ec:	f7ff febe 	bl	810d46c <rshift>
 810d6f0:	442f      	add	r7, r5
 810d6f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810d6f6:	42bb      	cmp	r3, r7
 810d6f8:	da42      	bge.n	810d780 <__gethex+0x244>
 810d6fa:	9801      	ldr	r0, [sp, #4]
 810d6fc:	4621      	mov	r1, r4
 810d6fe:	f7fd ff7f 	bl	810b600 <_Bfree>
 810d702:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d704:	2300      	movs	r3, #0
 810d706:	6013      	str	r3, [r2, #0]
 810d708:	25a3      	movs	r5, #163	@ 0xa3
 810d70a:	e793      	b.n	810d634 <__gethex+0xf8>
 810d70c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 810d710:	2a2e      	cmp	r2, #46	@ 0x2e
 810d712:	d012      	beq.n	810d73a <__gethex+0x1fe>
 810d714:	2b20      	cmp	r3, #32
 810d716:	d104      	bne.n	810d722 <__gethex+0x1e6>
 810d718:	f845 bb04 	str.w	fp, [r5], #4
 810d71c:	f04f 0b00 	mov.w	fp, #0
 810d720:	465b      	mov	r3, fp
 810d722:	7830      	ldrb	r0, [r6, #0]
 810d724:	9303      	str	r3, [sp, #12]
 810d726:	f7ff fef3 	bl	810d510 <__hexdig_fun>
 810d72a:	9b03      	ldr	r3, [sp, #12]
 810d72c:	f000 000f 	and.w	r0, r0, #15
 810d730:	4098      	lsls	r0, r3
 810d732:	ea4b 0b00 	orr.w	fp, fp, r0
 810d736:	3304      	adds	r3, #4
 810d738:	e7ae      	b.n	810d698 <__gethex+0x15c>
 810d73a:	45b1      	cmp	r9, r6
 810d73c:	d8ea      	bhi.n	810d714 <__gethex+0x1d8>
 810d73e:	492b      	ldr	r1, [pc, #172]	@ (810d7ec <__gethex+0x2b0>)
 810d740:	9303      	str	r3, [sp, #12]
 810d742:	2201      	movs	r2, #1
 810d744:	4630      	mov	r0, r6
 810d746:	f7ff fe13 	bl	810d370 <strncmp>
 810d74a:	9b03      	ldr	r3, [sp, #12]
 810d74c:	2800      	cmp	r0, #0
 810d74e:	d1e1      	bne.n	810d714 <__gethex+0x1d8>
 810d750:	e7a2      	b.n	810d698 <__gethex+0x15c>
 810d752:	1ea9      	subs	r1, r5, #2
 810d754:	4620      	mov	r0, r4
 810d756:	f7fe fba4 	bl	810bea2 <__any_on>
 810d75a:	2800      	cmp	r0, #0
 810d75c:	d0c2      	beq.n	810d6e4 <__gethex+0x1a8>
 810d75e:	f04f 0903 	mov.w	r9, #3
 810d762:	e7c1      	b.n	810d6e8 <__gethex+0x1ac>
 810d764:	da09      	bge.n	810d77a <__gethex+0x23e>
 810d766:	1b75      	subs	r5, r6, r5
 810d768:	4621      	mov	r1, r4
 810d76a:	9801      	ldr	r0, [sp, #4]
 810d76c:	462a      	mov	r2, r5
 810d76e:	f7fe f95f 	bl	810ba30 <__lshift>
 810d772:	1b7f      	subs	r7, r7, r5
 810d774:	4604      	mov	r4, r0
 810d776:	f100 0a14 	add.w	sl, r0, #20
 810d77a:	f04f 0900 	mov.w	r9, #0
 810d77e:	e7b8      	b.n	810d6f2 <__gethex+0x1b6>
 810d780:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810d784:	42bd      	cmp	r5, r7
 810d786:	dd6f      	ble.n	810d868 <__gethex+0x32c>
 810d788:	1bed      	subs	r5, r5, r7
 810d78a:	42ae      	cmp	r6, r5
 810d78c:	dc34      	bgt.n	810d7f8 <__gethex+0x2bc>
 810d78e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810d792:	2b02      	cmp	r3, #2
 810d794:	d022      	beq.n	810d7dc <__gethex+0x2a0>
 810d796:	2b03      	cmp	r3, #3
 810d798:	d024      	beq.n	810d7e4 <__gethex+0x2a8>
 810d79a:	2b01      	cmp	r3, #1
 810d79c:	d115      	bne.n	810d7ca <__gethex+0x28e>
 810d79e:	42ae      	cmp	r6, r5
 810d7a0:	d113      	bne.n	810d7ca <__gethex+0x28e>
 810d7a2:	2e01      	cmp	r6, #1
 810d7a4:	d10b      	bne.n	810d7be <__gethex+0x282>
 810d7a6:	9a02      	ldr	r2, [sp, #8]
 810d7a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810d7ac:	6013      	str	r3, [r2, #0]
 810d7ae:	2301      	movs	r3, #1
 810d7b0:	6123      	str	r3, [r4, #16]
 810d7b2:	f8ca 3000 	str.w	r3, [sl]
 810d7b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d7b8:	2562      	movs	r5, #98	@ 0x62
 810d7ba:	601c      	str	r4, [r3, #0]
 810d7bc:	e73a      	b.n	810d634 <__gethex+0xf8>
 810d7be:	1e71      	subs	r1, r6, #1
 810d7c0:	4620      	mov	r0, r4
 810d7c2:	f7fe fb6e 	bl	810bea2 <__any_on>
 810d7c6:	2800      	cmp	r0, #0
 810d7c8:	d1ed      	bne.n	810d7a6 <__gethex+0x26a>
 810d7ca:	9801      	ldr	r0, [sp, #4]
 810d7cc:	4621      	mov	r1, r4
 810d7ce:	f7fd ff17 	bl	810b600 <_Bfree>
 810d7d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d7d4:	2300      	movs	r3, #0
 810d7d6:	6013      	str	r3, [r2, #0]
 810d7d8:	2550      	movs	r5, #80	@ 0x50
 810d7da:	e72b      	b.n	810d634 <__gethex+0xf8>
 810d7dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d7de:	2b00      	cmp	r3, #0
 810d7e0:	d1f3      	bne.n	810d7ca <__gethex+0x28e>
 810d7e2:	e7e0      	b.n	810d7a6 <__gethex+0x26a>
 810d7e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d7e6:	2b00      	cmp	r3, #0
 810d7e8:	d1dd      	bne.n	810d7a6 <__gethex+0x26a>
 810d7ea:	e7ee      	b.n	810d7ca <__gethex+0x28e>
 810d7ec:	0810e668 	.word	0x0810e668
 810d7f0:	0810e4fd 	.word	0x0810e4fd
 810d7f4:	0810e816 	.word	0x0810e816
 810d7f8:	1e6f      	subs	r7, r5, #1
 810d7fa:	f1b9 0f00 	cmp.w	r9, #0
 810d7fe:	d130      	bne.n	810d862 <__gethex+0x326>
 810d800:	b127      	cbz	r7, 810d80c <__gethex+0x2d0>
 810d802:	4639      	mov	r1, r7
 810d804:	4620      	mov	r0, r4
 810d806:	f7fe fb4c 	bl	810bea2 <__any_on>
 810d80a:	4681      	mov	r9, r0
 810d80c:	117a      	asrs	r2, r7, #5
 810d80e:	2301      	movs	r3, #1
 810d810:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 810d814:	f007 071f 	and.w	r7, r7, #31
 810d818:	40bb      	lsls	r3, r7
 810d81a:	4213      	tst	r3, r2
 810d81c:	4629      	mov	r1, r5
 810d81e:	4620      	mov	r0, r4
 810d820:	bf18      	it	ne
 810d822:	f049 0902 	orrne.w	r9, r9, #2
 810d826:	f7ff fe21 	bl	810d46c <rshift>
 810d82a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 810d82e:	1b76      	subs	r6, r6, r5
 810d830:	2502      	movs	r5, #2
 810d832:	f1b9 0f00 	cmp.w	r9, #0
 810d836:	d047      	beq.n	810d8c8 <__gethex+0x38c>
 810d838:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810d83c:	2b02      	cmp	r3, #2
 810d83e:	d015      	beq.n	810d86c <__gethex+0x330>
 810d840:	2b03      	cmp	r3, #3
 810d842:	d017      	beq.n	810d874 <__gethex+0x338>
 810d844:	2b01      	cmp	r3, #1
 810d846:	d109      	bne.n	810d85c <__gethex+0x320>
 810d848:	f019 0f02 	tst.w	r9, #2
 810d84c:	d006      	beq.n	810d85c <__gethex+0x320>
 810d84e:	f8da 3000 	ldr.w	r3, [sl]
 810d852:	ea49 0903 	orr.w	r9, r9, r3
 810d856:	f019 0f01 	tst.w	r9, #1
 810d85a:	d10e      	bne.n	810d87a <__gethex+0x33e>
 810d85c:	f045 0510 	orr.w	r5, r5, #16
 810d860:	e032      	b.n	810d8c8 <__gethex+0x38c>
 810d862:	f04f 0901 	mov.w	r9, #1
 810d866:	e7d1      	b.n	810d80c <__gethex+0x2d0>
 810d868:	2501      	movs	r5, #1
 810d86a:	e7e2      	b.n	810d832 <__gethex+0x2f6>
 810d86c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d86e:	f1c3 0301 	rsb	r3, r3, #1
 810d872:	930f      	str	r3, [sp, #60]	@ 0x3c
 810d874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d876:	2b00      	cmp	r3, #0
 810d878:	d0f0      	beq.n	810d85c <__gethex+0x320>
 810d87a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810d87e:	f104 0314 	add.w	r3, r4, #20
 810d882:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810d886:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810d88a:	f04f 0c00 	mov.w	ip, #0
 810d88e:	4618      	mov	r0, r3
 810d890:	f853 2b04 	ldr.w	r2, [r3], #4
 810d894:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 810d898:	d01b      	beq.n	810d8d2 <__gethex+0x396>
 810d89a:	3201      	adds	r2, #1
 810d89c:	6002      	str	r2, [r0, #0]
 810d89e:	2d02      	cmp	r5, #2
 810d8a0:	f104 0314 	add.w	r3, r4, #20
 810d8a4:	d13c      	bne.n	810d920 <__gethex+0x3e4>
 810d8a6:	f8d8 2000 	ldr.w	r2, [r8]
 810d8aa:	3a01      	subs	r2, #1
 810d8ac:	42b2      	cmp	r2, r6
 810d8ae:	d109      	bne.n	810d8c4 <__gethex+0x388>
 810d8b0:	1171      	asrs	r1, r6, #5
 810d8b2:	2201      	movs	r2, #1
 810d8b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810d8b8:	f006 061f 	and.w	r6, r6, #31
 810d8bc:	fa02 f606 	lsl.w	r6, r2, r6
 810d8c0:	421e      	tst	r6, r3
 810d8c2:	d13a      	bne.n	810d93a <__gethex+0x3fe>
 810d8c4:	f045 0520 	orr.w	r5, r5, #32
 810d8c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d8ca:	601c      	str	r4, [r3, #0]
 810d8cc:	9b02      	ldr	r3, [sp, #8]
 810d8ce:	601f      	str	r7, [r3, #0]
 810d8d0:	e6b0      	b.n	810d634 <__gethex+0xf8>
 810d8d2:	4299      	cmp	r1, r3
 810d8d4:	f843 cc04 	str.w	ip, [r3, #-4]
 810d8d8:	d8d9      	bhi.n	810d88e <__gethex+0x352>
 810d8da:	68a3      	ldr	r3, [r4, #8]
 810d8dc:	459b      	cmp	fp, r3
 810d8de:	db17      	blt.n	810d910 <__gethex+0x3d4>
 810d8e0:	6861      	ldr	r1, [r4, #4]
 810d8e2:	9801      	ldr	r0, [sp, #4]
 810d8e4:	3101      	adds	r1, #1
 810d8e6:	f7fd fe4b 	bl	810b580 <_Balloc>
 810d8ea:	4681      	mov	r9, r0
 810d8ec:	b918      	cbnz	r0, 810d8f6 <__gethex+0x3ba>
 810d8ee:	4b1a      	ldr	r3, [pc, #104]	@ (810d958 <__gethex+0x41c>)
 810d8f0:	4602      	mov	r2, r0
 810d8f2:	2184      	movs	r1, #132	@ 0x84
 810d8f4:	e6c5      	b.n	810d682 <__gethex+0x146>
 810d8f6:	6922      	ldr	r2, [r4, #16]
 810d8f8:	3202      	adds	r2, #2
 810d8fa:	f104 010c 	add.w	r1, r4, #12
 810d8fe:	0092      	lsls	r2, r2, #2
 810d900:	300c      	adds	r0, #12
 810d902:	f7fc feda 	bl	810a6ba <memcpy>
 810d906:	4621      	mov	r1, r4
 810d908:	9801      	ldr	r0, [sp, #4]
 810d90a:	f7fd fe79 	bl	810b600 <_Bfree>
 810d90e:	464c      	mov	r4, r9
 810d910:	6923      	ldr	r3, [r4, #16]
 810d912:	1c5a      	adds	r2, r3, #1
 810d914:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810d918:	6122      	str	r2, [r4, #16]
 810d91a:	2201      	movs	r2, #1
 810d91c:	615a      	str	r2, [r3, #20]
 810d91e:	e7be      	b.n	810d89e <__gethex+0x362>
 810d920:	6922      	ldr	r2, [r4, #16]
 810d922:	455a      	cmp	r2, fp
 810d924:	dd0b      	ble.n	810d93e <__gethex+0x402>
 810d926:	2101      	movs	r1, #1
 810d928:	4620      	mov	r0, r4
 810d92a:	f7ff fd9f 	bl	810d46c <rshift>
 810d92e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810d932:	3701      	adds	r7, #1
 810d934:	42bb      	cmp	r3, r7
 810d936:	f6ff aee0 	blt.w	810d6fa <__gethex+0x1be>
 810d93a:	2501      	movs	r5, #1
 810d93c:	e7c2      	b.n	810d8c4 <__gethex+0x388>
 810d93e:	f016 061f 	ands.w	r6, r6, #31
 810d942:	d0fa      	beq.n	810d93a <__gethex+0x3fe>
 810d944:	4453      	add	r3, sl
 810d946:	f1c6 0620 	rsb	r6, r6, #32
 810d94a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810d94e:	f7fd ff09 	bl	810b764 <__hi0bits>
 810d952:	42b0      	cmp	r0, r6
 810d954:	dbe7      	blt.n	810d926 <__gethex+0x3ea>
 810d956:	e7f0      	b.n	810d93a <__gethex+0x3fe>
 810d958:	0810e4fd 	.word	0x0810e4fd

0810d95c <L_shift>:
 810d95c:	f1c2 0208 	rsb	r2, r2, #8
 810d960:	0092      	lsls	r2, r2, #2
 810d962:	b570      	push	{r4, r5, r6, lr}
 810d964:	f1c2 0620 	rsb	r6, r2, #32
 810d968:	6843      	ldr	r3, [r0, #4]
 810d96a:	6804      	ldr	r4, [r0, #0]
 810d96c:	fa03 f506 	lsl.w	r5, r3, r6
 810d970:	432c      	orrs	r4, r5
 810d972:	40d3      	lsrs	r3, r2
 810d974:	6004      	str	r4, [r0, #0]
 810d976:	f840 3f04 	str.w	r3, [r0, #4]!
 810d97a:	4288      	cmp	r0, r1
 810d97c:	d3f4      	bcc.n	810d968 <L_shift+0xc>
 810d97e:	bd70      	pop	{r4, r5, r6, pc}

0810d980 <__match>:
 810d980:	b530      	push	{r4, r5, lr}
 810d982:	6803      	ldr	r3, [r0, #0]
 810d984:	3301      	adds	r3, #1
 810d986:	f811 4b01 	ldrb.w	r4, [r1], #1
 810d98a:	b914      	cbnz	r4, 810d992 <__match+0x12>
 810d98c:	6003      	str	r3, [r0, #0]
 810d98e:	2001      	movs	r0, #1
 810d990:	bd30      	pop	{r4, r5, pc}
 810d992:	f813 2b01 	ldrb.w	r2, [r3], #1
 810d996:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 810d99a:	2d19      	cmp	r5, #25
 810d99c:	bf98      	it	ls
 810d99e:	3220      	addls	r2, #32
 810d9a0:	42a2      	cmp	r2, r4
 810d9a2:	d0f0      	beq.n	810d986 <__match+0x6>
 810d9a4:	2000      	movs	r0, #0
 810d9a6:	e7f3      	b.n	810d990 <__match+0x10>

0810d9a8 <__hexnan>:
 810d9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810d9ac:	680b      	ldr	r3, [r1, #0]
 810d9ae:	6801      	ldr	r1, [r0, #0]
 810d9b0:	115e      	asrs	r6, r3, #5
 810d9b2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810d9b6:	f013 031f 	ands.w	r3, r3, #31
 810d9ba:	b087      	sub	sp, #28
 810d9bc:	bf18      	it	ne
 810d9be:	3604      	addne	r6, #4
 810d9c0:	2500      	movs	r5, #0
 810d9c2:	1f37      	subs	r7, r6, #4
 810d9c4:	4682      	mov	sl, r0
 810d9c6:	4690      	mov	r8, r2
 810d9c8:	9301      	str	r3, [sp, #4]
 810d9ca:	f846 5c04 	str.w	r5, [r6, #-4]
 810d9ce:	46b9      	mov	r9, r7
 810d9d0:	463c      	mov	r4, r7
 810d9d2:	9502      	str	r5, [sp, #8]
 810d9d4:	46ab      	mov	fp, r5
 810d9d6:	784a      	ldrb	r2, [r1, #1]
 810d9d8:	1c4b      	adds	r3, r1, #1
 810d9da:	9303      	str	r3, [sp, #12]
 810d9dc:	b342      	cbz	r2, 810da30 <__hexnan+0x88>
 810d9de:	4610      	mov	r0, r2
 810d9e0:	9105      	str	r1, [sp, #20]
 810d9e2:	9204      	str	r2, [sp, #16]
 810d9e4:	f7ff fd94 	bl	810d510 <__hexdig_fun>
 810d9e8:	2800      	cmp	r0, #0
 810d9ea:	d151      	bne.n	810da90 <__hexnan+0xe8>
 810d9ec:	9a04      	ldr	r2, [sp, #16]
 810d9ee:	9905      	ldr	r1, [sp, #20]
 810d9f0:	2a20      	cmp	r2, #32
 810d9f2:	d818      	bhi.n	810da26 <__hexnan+0x7e>
 810d9f4:	9b02      	ldr	r3, [sp, #8]
 810d9f6:	459b      	cmp	fp, r3
 810d9f8:	dd13      	ble.n	810da22 <__hexnan+0x7a>
 810d9fa:	454c      	cmp	r4, r9
 810d9fc:	d206      	bcs.n	810da0c <__hexnan+0x64>
 810d9fe:	2d07      	cmp	r5, #7
 810da00:	dc04      	bgt.n	810da0c <__hexnan+0x64>
 810da02:	462a      	mov	r2, r5
 810da04:	4649      	mov	r1, r9
 810da06:	4620      	mov	r0, r4
 810da08:	f7ff ffa8 	bl	810d95c <L_shift>
 810da0c:	4544      	cmp	r4, r8
 810da0e:	d952      	bls.n	810dab6 <__hexnan+0x10e>
 810da10:	2300      	movs	r3, #0
 810da12:	f1a4 0904 	sub.w	r9, r4, #4
 810da16:	f844 3c04 	str.w	r3, [r4, #-4]
 810da1a:	f8cd b008 	str.w	fp, [sp, #8]
 810da1e:	464c      	mov	r4, r9
 810da20:	461d      	mov	r5, r3
 810da22:	9903      	ldr	r1, [sp, #12]
 810da24:	e7d7      	b.n	810d9d6 <__hexnan+0x2e>
 810da26:	2a29      	cmp	r2, #41	@ 0x29
 810da28:	d157      	bne.n	810dada <__hexnan+0x132>
 810da2a:	3102      	adds	r1, #2
 810da2c:	f8ca 1000 	str.w	r1, [sl]
 810da30:	f1bb 0f00 	cmp.w	fp, #0
 810da34:	d051      	beq.n	810dada <__hexnan+0x132>
 810da36:	454c      	cmp	r4, r9
 810da38:	d206      	bcs.n	810da48 <__hexnan+0xa0>
 810da3a:	2d07      	cmp	r5, #7
 810da3c:	dc04      	bgt.n	810da48 <__hexnan+0xa0>
 810da3e:	462a      	mov	r2, r5
 810da40:	4649      	mov	r1, r9
 810da42:	4620      	mov	r0, r4
 810da44:	f7ff ff8a 	bl	810d95c <L_shift>
 810da48:	4544      	cmp	r4, r8
 810da4a:	d936      	bls.n	810daba <__hexnan+0x112>
 810da4c:	f1a8 0204 	sub.w	r2, r8, #4
 810da50:	4623      	mov	r3, r4
 810da52:	f853 1b04 	ldr.w	r1, [r3], #4
 810da56:	f842 1f04 	str.w	r1, [r2, #4]!
 810da5a:	429f      	cmp	r7, r3
 810da5c:	d2f9      	bcs.n	810da52 <__hexnan+0xaa>
 810da5e:	1b3b      	subs	r3, r7, r4
 810da60:	f023 0303 	bic.w	r3, r3, #3
 810da64:	3304      	adds	r3, #4
 810da66:	3401      	adds	r4, #1
 810da68:	3e03      	subs	r6, #3
 810da6a:	42b4      	cmp	r4, r6
 810da6c:	bf88      	it	hi
 810da6e:	2304      	movhi	r3, #4
 810da70:	4443      	add	r3, r8
 810da72:	2200      	movs	r2, #0
 810da74:	f843 2b04 	str.w	r2, [r3], #4
 810da78:	429f      	cmp	r7, r3
 810da7a:	d2fb      	bcs.n	810da74 <__hexnan+0xcc>
 810da7c:	683b      	ldr	r3, [r7, #0]
 810da7e:	b91b      	cbnz	r3, 810da88 <__hexnan+0xe0>
 810da80:	4547      	cmp	r7, r8
 810da82:	d128      	bne.n	810dad6 <__hexnan+0x12e>
 810da84:	2301      	movs	r3, #1
 810da86:	603b      	str	r3, [r7, #0]
 810da88:	2005      	movs	r0, #5
 810da8a:	b007      	add	sp, #28
 810da8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810da90:	3501      	adds	r5, #1
 810da92:	2d08      	cmp	r5, #8
 810da94:	f10b 0b01 	add.w	fp, fp, #1
 810da98:	dd06      	ble.n	810daa8 <__hexnan+0x100>
 810da9a:	4544      	cmp	r4, r8
 810da9c:	d9c1      	bls.n	810da22 <__hexnan+0x7a>
 810da9e:	2300      	movs	r3, #0
 810daa0:	f844 3c04 	str.w	r3, [r4, #-4]
 810daa4:	2501      	movs	r5, #1
 810daa6:	3c04      	subs	r4, #4
 810daa8:	6822      	ldr	r2, [r4, #0]
 810daaa:	f000 000f 	and.w	r0, r0, #15
 810daae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 810dab2:	6020      	str	r0, [r4, #0]
 810dab4:	e7b5      	b.n	810da22 <__hexnan+0x7a>
 810dab6:	2508      	movs	r5, #8
 810dab8:	e7b3      	b.n	810da22 <__hexnan+0x7a>
 810daba:	9b01      	ldr	r3, [sp, #4]
 810dabc:	2b00      	cmp	r3, #0
 810dabe:	d0dd      	beq.n	810da7c <__hexnan+0xd4>
 810dac0:	f1c3 0320 	rsb	r3, r3, #32
 810dac4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810dac8:	40da      	lsrs	r2, r3
 810daca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 810dace:	4013      	ands	r3, r2
 810dad0:	f846 3c04 	str.w	r3, [r6, #-4]
 810dad4:	e7d2      	b.n	810da7c <__hexnan+0xd4>
 810dad6:	3f04      	subs	r7, #4
 810dad8:	e7d0      	b.n	810da7c <__hexnan+0xd4>
 810dada:	2004      	movs	r0, #4
 810dadc:	e7d5      	b.n	810da8a <__hexnan+0xe2>

0810dade <__ascii_mbtowc>:
 810dade:	b082      	sub	sp, #8
 810dae0:	b901      	cbnz	r1, 810dae4 <__ascii_mbtowc+0x6>
 810dae2:	a901      	add	r1, sp, #4
 810dae4:	b142      	cbz	r2, 810daf8 <__ascii_mbtowc+0x1a>
 810dae6:	b14b      	cbz	r3, 810dafc <__ascii_mbtowc+0x1e>
 810dae8:	7813      	ldrb	r3, [r2, #0]
 810daea:	600b      	str	r3, [r1, #0]
 810daec:	7812      	ldrb	r2, [r2, #0]
 810daee:	1e10      	subs	r0, r2, #0
 810daf0:	bf18      	it	ne
 810daf2:	2001      	movne	r0, #1
 810daf4:	b002      	add	sp, #8
 810daf6:	4770      	bx	lr
 810daf8:	4610      	mov	r0, r2
 810dafa:	e7fb      	b.n	810daf4 <__ascii_mbtowc+0x16>
 810dafc:	f06f 0001 	mvn.w	r0, #1
 810db00:	e7f8      	b.n	810daf4 <__ascii_mbtowc+0x16>

0810db02 <_realloc_r>:
 810db02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810db06:	4680      	mov	r8, r0
 810db08:	4615      	mov	r5, r2
 810db0a:	460c      	mov	r4, r1
 810db0c:	b921      	cbnz	r1, 810db18 <_realloc_r+0x16>
 810db0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810db12:	4611      	mov	r1, r2
 810db14:	f7fd bca8 	b.w	810b468 <_malloc_r>
 810db18:	b92a      	cbnz	r2, 810db26 <_realloc_r+0x24>
 810db1a:	f7fd fc31 	bl	810b380 <_free_r>
 810db1e:	2400      	movs	r4, #0
 810db20:	4620      	mov	r0, r4
 810db22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810db26:	f000 f840 	bl	810dbaa <_malloc_usable_size_r>
 810db2a:	4285      	cmp	r5, r0
 810db2c:	4606      	mov	r6, r0
 810db2e:	d802      	bhi.n	810db36 <_realloc_r+0x34>
 810db30:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 810db34:	d8f4      	bhi.n	810db20 <_realloc_r+0x1e>
 810db36:	4629      	mov	r1, r5
 810db38:	4640      	mov	r0, r8
 810db3a:	f7fd fc95 	bl	810b468 <_malloc_r>
 810db3e:	4607      	mov	r7, r0
 810db40:	2800      	cmp	r0, #0
 810db42:	d0ec      	beq.n	810db1e <_realloc_r+0x1c>
 810db44:	42b5      	cmp	r5, r6
 810db46:	462a      	mov	r2, r5
 810db48:	4621      	mov	r1, r4
 810db4a:	bf28      	it	cs
 810db4c:	4632      	movcs	r2, r6
 810db4e:	f7fc fdb4 	bl	810a6ba <memcpy>
 810db52:	4621      	mov	r1, r4
 810db54:	4640      	mov	r0, r8
 810db56:	f7fd fc13 	bl	810b380 <_free_r>
 810db5a:	463c      	mov	r4, r7
 810db5c:	e7e0      	b.n	810db20 <_realloc_r+0x1e>

0810db5e <__ascii_wctomb>:
 810db5e:	4603      	mov	r3, r0
 810db60:	4608      	mov	r0, r1
 810db62:	b141      	cbz	r1, 810db76 <__ascii_wctomb+0x18>
 810db64:	2aff      	cmp	r2, #255	@ 0xff
 810db66:	d904      	bls.n	810db72 <__ascii_wctomb+0x14>
 810db68:	228a      	movs	r2, #138	@ 0x8a
 810db6a:	601a      	str	r2, [r3, #0]
 810db6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810db70:	4770      	bx	lr
 810db72:	700a      	strb	r2, [r1, #0]
 810db74:	2001      	movs	r0, #1
 810db76:	4770      	bx	lr

0810db78 <fiprintf>:
 810db78:	b40e      	push	{r1, r2, r3}
 810db7a:	b503      	push	{r0, r1, lr}
 810db7c:	4601      	mov	r1, r0
 810db7e:	ab03      	add	r3, sp, #12
 810db80:	4805      	ldr	r0, [pc, #20]	@ (810db98 <fiprintf+0x20>)
 810db82:	f853 2b04 	ldr.w	r2, [r3], #4
 810db86:	6800      	ldr	r0, [r0, #0]
 810db88:	9301      	str	r3, [sp, #4]
 810db8a:	f7ff f9b1 	bl	810cef0 <_vfiprintf_r>
 810db8e:	b002      	add	sp, #8
 810db90:	f85d eb04 	ldr.w	lr, [sp], #4
 810db94:	b003      	add	sp, #12
 810db96:	4770      	bx	lr
 810db98:	10000028 	.word	0x10000028

0810db9c <abort>:
 810db9c:	b508      	push	{r3, lr}
 810db9e:	2006      	movs	r0, #6
 810dba0:	f000 f834 	bl	810dc0c <raise>
 810dba4:	2001      	movs	r0, #1
 810dba6:	f7f5 f82d 	bl	8102c04 <_exit>

0810dbaa <_malloc_usable_size_r>:
 810dbaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810dbae:	1f18      	subs	r0, r3, #4
 810dbb0:	2b00      	cmp	r3, #0
 810dbb2:	bfbc      	itt	lt
 810dbb4:	580b      	ldrlt	r3, [r1, r0]
 810dbb6:	18c0      	addlt	r0, r0, r3
 810dbb8:	4770      	bx	lr

0810dbba <_raise_r>:
 810dbba:	291f      	cmp	r1, #31
 810dbbc:	b538      	push	{r3, r4, r5, lr}
 810dbbe:	4605      	mov	r5, r0
 810dbc0:	460c      	mov	r4, r1
 810dbc2:	d904      	bls.n	810dbce <_raise_r+0x14>
 810dbc4:	2316      	movs	r3, #22
 810dbc6:	6003      	str	r3, [r0, #0]
 810dbc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 810dbcc:	bd38      	pop	{r3, r4, r5, pc}
 810dbce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 810dbd0:	b112      	cbz	r2, 810dbd8 <_raise_r+0x1e>
 810dbd2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810dbd6:	b94b      	cbnz	r3, 810dbec <_raise_r+0x32>
 810dbd8:	4628      	mov	r0, r5
 810dbda:	f000 f831 	bl	810dc40 <_getpid_r>
 810dbde:	4622      	mov	r2, r4
 810dbe0:	4601      	mov	r1, r0
 810dbe2:	4628      	mov	r0, r5
 810dbe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810dbe8:	f000 b818 	b.w	810dc1c <_kill_r>
 810dbec:	2b01      	cmp	r3, #1
 810dbee:	d00a      	beq.n	810dc06 <_raise_r+0x4c>
 810dbf0:	1c59      	adds	r1, r3, #1
 810dbf2:	d103      	bne.n	810dbfc <_raise_r+0x42>
 810dbf4:	2316      	movs	r3, #22
 810dbf6:	6003      	str	r3, [r0, #0]
 810dbf8:	2001      	movs	r0, #1
 810dbfa:	e7e7      	b.n	810dbcc <_raise_r+0x12>
 810dbfc:	2100      	movs	r1, #0
 810dbfe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 810dc02:	4620      	mov	r0, r4
 810dc04:	4798      	blx	r3
 810dc06:	2000      	movs	r0, #0
 810dc08:	e7e0      	b.n	810dbcc <_raise_r+0x12>
	...

0810dc0c <raise>:
 810dc0c:	4b02      	ldr	r3, [pc, #8]	@ (810dc18 <raise+0xc>)
 810dc0e:	4601      	mov	r1, r0
 810dc10:	6818      	ldr	r0, [r3, #0]
 810dc12:	f7ff bfd2 	b.w	810dbba <_raise_r>
 810dc16:	bf00      	nop
 810dc18:	10000028 	.word	0x10000028

0810dc1c <_kill_r>:
 810dc1c:	b538      	push	{r3, r4, r5, lr}
 810dc1e:	4d07      	ldr	r5, [pc, #28]	@ (810dc3c <_kill_r+0x20>)
 810dc20:	2300      	movs	r3, #0
 810dc22:	4604      	mov	r4, r0
 810dc24:	4608      	mov	r0, r1
 810dc26:	4611      	mov	r1, r2
 810dc28:	602b      	str	r3, [r5, #0]
 810dc2a:	f7f4 ffdb 	bl	8102be4 <_kill>
 810dc2e:	1c43      	adds	r3, r0, #1
 810dc30:	d102      	bne.n	810dc38 <_kill_r+0x1c>
 810dc32:	682b      	ldr	r3, [r5, #0]
 810dc34:	b103      	cbz	r3, 810dc38 <_kill_r+0x1c>
 810dc36:	6023      	str	r3, [r4, #0]
 810dc38:	bd38      	pop	{r3, r4, r5, pc}
 810dc3a:	bf00      	nop
 810dc3c:	100005ac 	.word	0x100005ac

0810dc40 <_getpid_r>:
 810dc40:	f7f4 bfc8 	b.w	8102bd4 <_getpid>

0810dc44 <sqrt>:
 810dc44:	b538      	push	{r3, r4, r5, lr}
 810dc46:	ed2d 8b02 	vpush	{d8}
 810dc4a:	ec55 4b10 	vmov	r4, r5, d0
 810dc4e:	f000 f825 	bl	810dc9c <__ieee754_sqrt>
 810dc52:	4622      	mov	r2, r4
 810dc54:	462b      	mov	r3, r5
 810dc56:	4620      	mov	r0, r4
 810dc58:	4629      	mov	r1, r5
 810dc5a:	eeb0 8a40 	vmov.f32	s16, s0
 810dc5e:	eef0 8a60 	vmov.f32	s17, s1
 810dc62:	f7f2 ffeb 	bl	8100c3c <__aeabi_dcmpun>
 810dc66:	b990      	cbnz	r0, 810dc8e <sqrt+0x4a>
 810dc68:	2200      	movs	r2, #0
 810dc6a:	2300      	movs	r3, #0
 810dc6c:	4620      	mov	r0, r4
 810dc6e:	4629      	mov	r1, r5
 810dc70:	f7f2 ffbc 	bl	8100bec <__aeabi_dcmplt>
 810dc74:	b158      	cbz	r0, 810dc8e <sqrt+0x4a>
 810dc76:	f7fc fcf3 	bl	810a660 <__errno>
 810dc7a:	2321      	movs	r3, #33	@ 0x21
 810dc7c:	6003      	str	r3, [r0, #0]
 810dc7e:	2200      	movs	r2, #0
 810dc80:	2300      	movs	r3, #0
 810dc82:	4610      	mov	r0, r2
 810dc84:	4619      	mov	r1, r3
 810dc86:	f7f2 fe69 	bl	810095c <__aeabi_ddiv>
 810dc8a:	ec41 0b18 	vmov	d8, r0, r1
 810dc8e:	eeb0 0a48 	vmov.f32	s0, s16
 810dc92:	eef0 0a68 	vmov.f32	s1, s17
 810dc96:	ecbd 8b02 	vpop	{d8}
 810dc9a:	bd38      	pop	{r3, r4, r5, pc}

0810dc9c <__ieee754_sqrt>:
 810dc9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dca0:	4a68      	ldr	r2, [pc, #416]	@ (810de44 <__ieee754_sqrt+0x1a8>)
 810dca2:	ec55 4b10 	vmov	r4, r5, d0
 810dca6:	43aa      	bics	r2, r5
 810dca8:	462b      	mov	r3, r5
 810dcaa:	4621      	mov	r1, r4
 810dcac:	d110      	bne.n	810dcd0 <__ieee754_sqrt+0x34>
 810dcae:	4622      	mov	r2, r4
 810dcb0:	4620      	mov	r0, r4
 810dcb2:	4629      	mov	r1, r5
 810dcb4:	f7f2 fd28 	bl	8100708 <__aeabi_dmul>
 810dcb8:	4602      	mov	r2, r0
 810dcba:	460b      	mov	r3, r1
 810dcbc:	4620      	mov	r0, r4
 810dcbe:	4629      	mov	r1, r5
 810dcc0:	f7f2 fb6c 	bl	810039c <__adddf3>
 810dcc4:	4604      	mov	r4, r0
 810dcc6:	460d      	mov	r5, r1
 810dcc8:	ec45 4b10 	vmov	d0, r4, r5
 810dccc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810dcd0:	2d00      	cmp	r5, #0
 810dcd2:	dc0e      	bgt.n	810dcf2 <__ieee754_sqrt+0x56>
 810dcd4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 810dcd8:	4322      	orrs	r2, r4
 810dcda:	d0f5      	beq.n	810dcc8 <__ieee754_sqrt+0x2c>
 810dcdc:	b19d      	cbz	r5, 810dd06 <__ieee754_sqrt+0x6a>
 810dcde:	4622      	mov	r2, r4
 810dce0:	4620      	mov	r0, r4
 810dce2:	4629      	mov	r1, r5
 810dce4:	f7f2 fb58 	bl	8100398 <__aeabi_dsub>
 810dce8:	4602      	mov	r2, r0
 810dcea:	460b      	mov	r3, r1
 810dcec:	f7f2 fe36 	bl	810095c <__aeabi_ddiv>
 810dcf0:	e7e8      	b.n	810dcc4 <__ieee754_sqrt+0x28>
 810dcf2:	152a      	asrs	r2, r5, #20
 810dcf4:	d115      	bne.n	810dd22 <__ieee754_sqrt+0x86>
 810dcf6:	2000      	movs	r0, #0
 810dcf8:	e009      	b.n	810dd0e <__ieee754_sqrt+0x72>
 810dcfa:	0acb      	lsrs	r3, r1, #11
 810dcfc:	3a15      	subs	r2, #21
 810dcfe:	0549      	lsls	r1, r1, #21
 810dd00:	2b00      	cmp	r3, #0
 810dd02:	d0fa      	beq.n	810dcfa <__ieee754_sqrt+0x5e>
 810dd04:	e7f7      	b.n	810dcf6 <__ieee754_sqrt+0x5a>
 810dd06:	462a      	mov	r2, r5
 810dd08:	e7fa      	b.n	810dd00 <__ieee754_sqrt+0x64>
 810dd0a:	005b      	lsls	r3, r3, #1
 810dd0c:	3001      	adds	r0, #1
 810dd0e:	02dc      	lsls	r4, r3, #11
 810dd10:	d5fb      	bpl.n	810dd0a <__ieee754_sqrt+0x6e>
 810dd12:	1e44      	subs	r4, r0, #1
 810dd14:	1b12      	subs	r2, r2, r4
 810dd16:	f1c0 0420 	rsb	r4, r0, #32
 810dd1a:	fa21 f404 	lsr.w	r4, r1, r4
 810dd1e:	4323      	orrs	r3, r4
 810dd20:	4081      	lsls	r1, r0
 810dd22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810dd26:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 810dd2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810dd2e:	07d2      	lsls	r2, r2, #31
 810dd30:	bf5c      	itt	pl
 810dd32:	005b      	lslpl	r3, r3, #1
 810dd34:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 810dd38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810dd3c:	bf58      	it	pl
 810dd3e:	0049      	lslpl	r1, r1, #1
 810dd40:	2600      	movs	r6, #0
 810dd42:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 810dd46:	106d      	asrs	r5, r5, #1
 810dd48:	0049      	lsls	r1, r1, #1
 810dd4a:	2016      	movs	r0, #22
 810dd4c:	4632      	mov	r2, r6
 810dd4e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 810dd52:	1917      	adds	r7, r2, r4
 810dd54:	429f      	cmp	r7, r3
 810dd56:	bfde      	ittt	le
 810dd58:	193a      	addle	r2, r7, r4
 810dd5a:	1bdb      	suble	r3, r3, r7
 810dd5c:	1936      	addle	r6, r6, r4
 810dd5e:	0fcf      	lsrs	r7, r1, #31
 810dd60:	3801      	subs	r0, #1
 810dd62:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 810dd66:	ea4f 0141 	mov.w	r1, r1, lsl #1
 810dd6a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 810dd6e:	d1f0      	bne.n	810dd52 <__ieee754_sqrt+0xb6>
 810dd70:	4604      	mov	r4, r0
 810dd72:	2720      	movs	r7, #32
 810dd74:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 810dd78:	429a      	cmp	r2, r3
 810dd7a:	eb00 0e0c 	add.w	lr, r0, ip
 810dd7e:	db02      	blt.n	810dd86 <__ieee754_sqrt+0xea>
 810dd80:	d113      	bne.n	810ddaa <__ieee754_sqrt+0x10e>
 810dd82:	458e      	cmp	lr, r1
 810dd84:	d811      	bhi.n	810ddaa <__ieee754_sqrt+0x10e>
 810dd86:	f1be 0f00 	cmp.w	lr, #0
 810dd8a:	eb0e 000c 	add.w	r0, lr, ip
 810dd8e:	da42      	bge.n	810de16 <__ieee754_sqrt+0x17a>
 810dd90:	2800      	cmp	r0, #0
 810dd92:	db40      	blt.n	810de16 <__ieee754_sqrt+0x17a>
 810dd94:	f102 0801 	add.w	r8, r2, #1
 810dd98:	1a9b      	subs	r3, r3, r2
 810dd9a:	458e      	cmp	lr, r1
 810dd9c:	bf88      	it	hi
 810dd9e:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 810dda2:	eba1 010e 	sub.w	r1, r1, lr
 810dda6:	4464      	add	r4, ip
 810dda8:	4642      	mov	r2, r8
 810ddaa:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 810ddae:	3f01      	subs	r7, #1
 810ddb0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 810ddb4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 810ddb8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 810ddbc:	d1dc      	bne.n	810dd78 <__ieee754_sqrt+0xdc>
 810ddbe:	4319      	orrs	r1, r3
 810ddc0:	d01b      	beq.n	810ddfa <__ieee754_sqrt+0x15e>
 810ddc2:	f8df a084 	ldr.w	sl, [pc, #132]	@ 810de48 <__ieee754_sqrt+0x1ac>
 810ddc6:	f8df b084 	ldr.w	fp, [pc, #132]	@ 810de4c <__ieee754_sqrt+0x1b0>
 810ddca:	e9da 0100 	ldrd	r0, r1, [sl]
 810ddce:	e9db 2300 	ldrd	r2, r3, [fp]
 810ddd2:	f7f2 fae1 	bl	8100398 <__aeabi_dsub>
 810ddd6:	e9da 8900 	ldrd	r8, r9, [sl]
 810ddda:	4602      	mov	r2, r0
 810dddc:	460b      	mov	r3, r1
 810ddde:	4640      	mov	r0, r8
 810dde0:	4649      	mov	r1, r9
 810dde2:	f7f2 ff0d 	bl	8100c00 <__aeabi_dcmple>
 810dde6:	b140      	cbz	r0, 810ddfa <__ieee754_sqrt+0x15e>
 810dde8:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 810ddec:	e9da 0100 	ldrd	r0, r1, [sl]
 810ddf0:	e9db 2300 	ldrd	r2, r3, [fp]
 810ddf4:	d111      	bne.n	810de1a <__ieee754_sqrt+0x17e>
 810ddf6:	3601      	adds	r6, #1
 810ddf8:	463c      	mov	r4, r7
 810ddfa:	1072      	asrs	r2, r6, #1
 810ddfc:	0863      	lsrs	r3, r4, #1
 810ddfe:	07f1      	lsls	r1, r6, #31
 810de00:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 810de04:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 810de08:	bf48      	it	mi
 810de0a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 810de0e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 810de12:	4618      	mov	r0, r3
 810de14:	e756      	b.n	810dcc4 <__ieee754_sqrt+0x28>
 810de16:	4690      	mov	r8, r2
 810de18:	e7be      	b.n	810dd98 <__ieee754_sqrt+0xfc>
 810de1a:	f7f2 fabf 	bl	810039c <__adddf3>
 810de1e:	e9da 8900 	ldrd	r8, r9, [sl]
 810de22:	4602      	mov	r2, r0
 810de24:	460b      	mov	r3, r1
 810de26:	4640      	mov	r0, r8
 810de28:	4649      	mov	r1, r9
 810de2a:	f7f2 fedf 	bl	8100bec <__aeabi_dcmplt>
 810de2e:	b120      	cbz	r0, 810de3a <__ieee754_sqrt+0x19e>
 810de30:	1ca0      	adds	r0, r4, #2
 810de32:	bf08      	it	eq
 810de34:	3601      	addeq	r6, #1
 810de36:	3402      	adds	r4, #2
 810de38:	e7df      	b.n	810ddfa <__ieee754_sqrt+0x15e>
 810de3a:	1c63      	adds	r3, r4, #1
 810de3c:	f023 0401 	bic.w	r4, r3, #1
 810de40:	e7db      	b.n	810ddfa <__ieee754_sqrt+0x15e>
 810de42:	bf00      	nop
 810de44:	7ff00000 	.word	0x7ff00000
 810de48:	100001f0 	.word	0x100001f0
 810de4c:	100001e8 	.word	0x100001e8

0810de50 <_init>:
 810de50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810de52:	bf00      	nop
 810de54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810de56:	bc08      	pop	{r3}
 810de58:	469e      	mov	lr, r3
 810de5a:	4770      	bx	lr

0810de5c <_fini>:
 810de5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810de5e:	bf00      	nop
 810de60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810de62:	bc08      	pop	{r3}
 810de64:	469e      	mov	lr, r3
 810de66:	4770      	bx	lr
