

================================================================
== Vivado HLS Report for 'xor_bit'
================================================================
* Date:           Thu Feb 20 10:33:08 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        AK_1_CS_FerlindaFeliana_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      7|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      7|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |out_r         |    xor   |      0|  0|   7|           4|           4|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   7|           4|           4|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_start      |  in |    1| ap_ctrl_hs |    xor_bit   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    xor_bit   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    xor_bit   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    xor_bit   | return value |
|in1           |  in |    4|   ap_none  |      in1     |    scalar    |
|in2           |  in |    4|   ap_none  |      in2     |    scalar    |
|out_r         | out |    4|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.37ns
ST_1: StgValue_2 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 %in1) nounwind, !map !7

ST_1: StgValue_3 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4 %in2) nounwind, !map !13

ST_1: StgValue_4 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_r) nounwind, !map !17

ST_1: StgValue_5 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @xor_bit_str) nounwind

ST_1: in2_read (8)  [1/1] 0.00ns
:4  %in2_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in2) nounwind

ST_1: in1_read (9)  [1/1] 0.00ns
:5  %in1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in1) nounwind

ST_1: out_assign (10)  [1/1] 1.37ns  loc: AK_1_CS_FerlindaFeliana_HLS/xorBit.c:4
:6  %out_assign = xor i4 %in2_read, %in1_read

ST_1: StgValue_9 (11)  [1/1] 0.00ns  loc: AK_1_CS_FerlindaFeliana_HLS/xorBit.c:4
:7  call void @_ssdm_op_Write.ap_auto.i4P(i4* %out_r, i4 %out_assign) nounwind

ST_1: StgValue_10 (12)  [1/1] 0.00ns  loc: AK_1_CS_FerlindaFeliana_HLS/xorBit.c:4
:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specbitsmap  ) [ 00]
StgValue_3  (specbitsmap  ) [ 00]
StgValue_4  (specbitsmap  ) [ 00]
StgValue_5  (spectopmodule) [ 00]
in2_read    (read         ) [ 00]
in1_read    (read         ) [ 00]
out_assign  (xor          ) [ 00]
StgValue_9  (write        ) [ 00]
StgValue_10 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_bit_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="in2_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="4" slack="0"/>
<pin id="18" dir="0" index="1" bw="4" slack="0"/>
<pin id="19" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="in1_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="4" slack="0"/>
<pin id="24" dir="0" index="1" bw="4" slack="0"/>
<pin id="25" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="StgValue_9_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="4" slack="0"/>
<pin id="31" dir="0" index="2" bw="4" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="out_assign_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="4" slack="0"/>
<pin id="37" dir="0" index="1" bw="4" slack="0"/>
<pin id="38" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="out_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="12" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="16" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="22" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="41"><net_src comp="35" pin="2"/><net_sink comp="28" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 }
 - Input state : 
	Port: xor_bit : in1 | {1 }
	Port: xor_bit : in2 | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    xor   |    out_assign_fu_35    |    0    |    7    |
|----------|------------------------|---------|---------|
|   read   |   in2_read_read_fu_16  |    0    |    0    |
|          |   in1_read_read_fu_22  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | StgValue_9_write_fu_28 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    7    |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    7   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |    7   |
+-----------+--------+--------+
