// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition"

// DATE "07/23/2019 17:42:30"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDR,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[9:0] LEDR;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \SW[0]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \~GND~combout ;
wire \my_datapath|my_draw|x~1_combout ;
wire \my_datapath|my_draw|x~2_combout ;
wire \my_datapath|my_draw|x~0_combout ;
wire \my_datapath|my_draw|y~1_combout ;
wire \my_datapath|my_draw|y~2_combout ;
wire \my_datapath|my_draw|y~0_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add0~1_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~3_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \my_game|current_state[0]~0_combout ;
wire \my_rate_div|Add0~1_cout ;
wire \my_rate_div|Add0~2_combout ;
wire \my_rate_div|Add0~3 ;
wire \my_rate_div|Add0~4_combout ;
wire \my_rate_div|Add0~5 ;
wire \my_rate_div|Add0~6_combout ;
wire \my_rate_div|num_cycles~0_combout ;
wire \my_rate_div|Add0~7 ;
wire \my_rate_div|Add0~8_combout ;
wire \my_rate_div|Add0~9 ;
wire \my_rate_div|Add0~10_combout ;
wire \my_rate_div|num_cycles~1_combout ;
wire \my_rate_div|Add0~11 ;
wire \my_rate_div|Add0~12_combout ;
wire \my_rate_div|Add0~13 ;
wire \my_rate_div|Add0~14_combout ;
wire \my_rate_div|Add0~15 ;
wire \my_rate_div|Add0~16_combout ;
wire \my_rate_div|num_cycles~2_combout ;
wire \my_rate_div|Equal0~1_combout ;
wire \my_rate_div|Add0~17 ;
wire \my_rate_div|Add0~18_combout ;
wire \my_rate_div|num_cycles~3_combout ;
wire \my_rate_div|Add0~19 ;
wire \my_rate_div|Add0~20_combout ;
wire \my_rate_div|num_cycles~4_combout ;
wire \my_rate_div|Add0~21 ;
wire \my_rate_div|Add0~22_combout ;
wire \my_rate_div|Add0~23 ;
wire \my_rate_div|Add0~24_combout ;
wire \my_rate_div|Add0~25 ;
wire \my_rate_div|Add0~26_combout ;
wire \my_rate_div|Add0~27 ;
wire \my_rate_div|Add0~28_combout ;
wire \my_rate_div|num_cycles~5_combout ;
wire \my_rate_div|Add0~29 ;
wire \my_rate_div|Add0~30_combout ;
wire \my_rate_div|Add0~31 ;
wire \my_rate_div|Add0~32_combout ;
wire \my_rate_div|Equal0~3_combout ;
wire \my_rate_div|Equal0~0_combout ;
wire \my_rate_div|Equal0~2_combout ;
wire \my_rate_div|Equal0~4_combout ;
wire \my_rate_div|Add0~33 ;
wire \my_rate_div|Add0~34_combout ;
wire \my_rate_div|num_cycles~6_combout ;
wire \my_rate_div|Add0~35 ;
wire \my_rate_div|Add0~36_combout ;
wire \my_rate_div|Add0~37 ;
wire \my_rate_div|Add0~38_combout ;
wire \my_rate_div|num_cycles~7_combout ;
wire \my_rate_div|Add0~39 ;
wire \my_rate_div|Add0~40_combout ;
wire \my_rate_div|num_cycles~8_combout ;
wire \my_rate_div|Add0~41 ;
wire \my_rate_div|Add0~42_combout ;
wire \my_rate_div|num_cycles~9_combout ;
wire \my_rate_div|Add0~43 ;
wire \my_rate_div|Add0~44_combout ;
wire \my_rate_div|num_cycles~10_combout ;
wire \my_rate_div|Add0~45 ;
wire \my_rate_div|Add0~46_combout ;
wire \my_rate_div|num_cycles~11_combout ;
wire \my_rate_div|Add0~47 ;
wire \my_rate_div|Add0~48_combout ;
wire \my_rate_div|num_cycles~12_combout ;
wire \my_rate_div|Equal0~6_combout ;
wire \my_rate_div|Equal0~5_combout ;
wire \my_rate_div|Add0~49 ;
wire \my_rate_div|Add0~50_combout ;
wire \my_rate_div|num_cycles~13_combout ;
wire \my_rate_div|Add0~51 ;
wire \my_rate_div|Add0~52_combout ;
wire \my_rate_div|num_cycles~14_combout ;
wire \my_rate_div|Add0~53 ;
wire \my_rate_div|Add0~54_combout ;
wire \my_rate_div|num_cycles~15_combout ;
wire \my_rate_div|Equal0~7_combout ;
wire \my_rate_div|Equal0~8_combout ;
wire \my_rate_div|out~q ;
wire \SW[4]~input_o ;
wire \my_control|current_state~25_combout ;
wire \my_control|y0[0]~7_combout ;
wire \my_control|current_state~24_combout ;
wire \my_control|current_state.S_DOWN~q ;
wire \my_control|y0[0]~8 ;
wire \my_control|y0[1]~11_combout ;
wire \my_control|y0[1]~12 ;
wire \my_control|y0[2]~13_combout ;
wire \my_control|y0[2]~14 ;
wire \my_control|y0[3]~15_combout ;
wire \my_control|y0[3]~16 ;
wire \my_control|y0[4]~17_combout ;
wire \my_control|current_state~14_combout ;
wire \my_control|y0[4]~18 ;
wire \my_control|y0[5]~19_combout ;
wire \my_control|y0[5]~20 ;
wire \my_control|y0[6]~21_combout ;
wire \my_control|current_state~15_combout ;
wire \my_control|current_state~18_combout ;
wire \my_control|current_state~19_combout ;
wire \my_control|y0[6]~9_combout ;
wire \my_control|undraw~2_combout ;
wire \my_control|undraw~3_combout ;
wire \my_control|x0[0]~8_combout ;
wire \my_control|current_state~23_combout ;
wire \my_control|current_state.S_LEFT~q ;
wire \my_control|x0[2]~15 ;
wire \my_control|x0[3]~16_combout ;
wire \my_control|x0[3]~17 ;
wire \my_control|x0[4]~18_combout ;
wire \my_control|x0[4]~19 ;
wire \my_control|x0[5]~20_combout ;
wire \my_control|x0[5]~21 ;
wire \my_control|x0[6]~22_combout ;
wire \my_control|current_state~9_combout ;
wire \my_control|x0[6]~23 ;
wire \my_control|x0[7]~24_combout ;
wire \my_control|current_state~11_combout ;
wire \my_control|current_state~26_combout ;
wire \my_control|x0[7]~10_combout ;
wire \my_control|x0[7]~11_combout ;
wire \my_control|x0[0]~9 ;
wire \my_control|x0[1]~12_combout ;
wire \my_control|x0[1]~13 ;
wire \my_control|x0[2]~14_combout ;
wire \my_control|LessThan3~0_combout ;
wire \my_control|current_state~10_combout ;
wire \my_control|undraw~0_combout ;
wire \my_control|undraw~1_combout ;
wire \my_control|undraw~4_combout ;
wire \my_control|undraw~q ;
wire \my_control|y0[6]~10_combout ;
wire \my_control|current_state~16_combout ;
wire \my_control|current_state~17_combout ;
wire \my_control|current_state~12_combout ;
wire \my_control|current_state~13_combout ;
wire \my_control|current_state~22_combout ;
wire \my_control|current_state.S_UP~q ;
wire \SW[1]~input_o ;
wire \my_control|current_state~20_combout ;
wire \my_control|current_state~21_combout ;
wire \my_control|current_state~27_combout ;
wire \my_control|current_state~28_combout ;
wire \my_control|current_state~29_combout ;
wire \my_control|current_state.S_REST~q ;
wire \my_control|current_state~8_combout ;
wire \my_control|current_state.S_RIGHT~q ;
wire \my_control|x_out[7]~0_combout ;
wire \my_control|Add3~0_combout ;
wire \my_control|Add3~2_combout ;
wire \my_control|Add3~1 ;
wire \my_control|Add3~3_combout ;
wire \my_control|Add3~5_combout ;
wire \my_control|Add3~4 ;
wire \my_control|Add3~7 ;
wire \my_control|Add3~9_combout ;
wire \my_control|Add3~11_combout ;
wire \my_control|Add3~6_combout ;
wire \my_control|Add3~8_combout ;
wire \my_hex0|WideOr6~0_combout ;
wire \my_hex0|WideOr5~0_combout ;
wire \my_hex0|WideOr4~0_combout ;
wire \my_hex0|WideOr3~0_combout ;
wire \my_hex0|WideOr2~0_combout ;
wire \my_hex0|WideOr1~0_combout ;
wire \my_hex0|WideOr0~0_combout ;
wire \my_control|Add3~10 ;
wire \my_control|Add3~13 ;
wire \my_control|Add3~16 ;
wire \my_control|Add3~18_combout ;
wire \my_control|Add3~20_combout ;
wire \my_control|Add3~15_combout ;
wire \my_control|Add3~17_combout ;
wire \my_control|Add3~12_combout ;
wire \my_control|Add3~14_combout ;
wire \my_control|Add3~19 ;
wire \my_control|Add3~21_combout ;
wire \my_control|Add3~23_combout ;
wire \my_hex1|WideOr6~0_combout ;
wire \my_hex1|WideOr5~0_combout ;
wire \my_hex1|WideOr4~0_combout ;
wire \my_hex1|WideOr3~0_combout ;
wire \my_hex1|WideOr2~0_combout ;
wire \my_hex1|WideOr1~0_combout ;
wire \my_hex1|WideOr0~0_combout ;
wire \my_control|y_out[2]~0_combout ;
wire \my_control|Add1~1 ;
wire \my_control|Add1~4 ;
wire \my_control|Add1~7 ;
wire \my_control|Add1~9_combout ;
wire \my_control|Add1~11_combout ;
wire \my_control|Add1~3_combout ;
wire \my_control|Add1~5_combout ;
wire \my_control|Add1~6_combout ;
wire \my_control|Add1~8_combout ;
wire \my_control|Add1~0_combout ;
wire \my_control|Add1~2_combout ;
wire \my_hex2|WideOr6~0_combout ;
wire \my_hex2|WideOr5~0_combout ;
wire \my_hex2|WideOr4~0_combout ;
wire \my_hex2|WideOr3~0_combout ;
wire \my_hex2|WideOr2~0_combout ;
wire \my_hex2|WideOr1~0_combout ;
wire \my_hex2|WideOr0~0_combout ;
wire \my_control|Add1~10 ;
wire \my_control|Add1~13 ;
wire \my_control|Add1~15_combout ;
wire \my_control|Add1~20_combout ;
wire \my_control|Add1~16 ;
wire \my_control|Add1~17_combout ;
wire \my_control|Add1~19_combout ;
wire \my_control|Add1~12_combout ;
wire \my_control|Add1~14_combout ;
wire \my_hex3|WideOr6~0_combout ;
wire \my_hex3|WideOr5~0_combout ;
wire \my_hex3|Decoder0~0_combout ;
wire \my_hex3|WideOr3~0_combout ;
wire \my_hex3|WideOr2~0_combout ;
wire \my_hex3|WideOr1~0_combout ;
wire \my_hex3|WideOr0~0_combout ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \my_datapath|my_draw|x ;
wire [7:0] \my_control|x0 ;
wire [9:0] \VGA|controller|xCounter ;
wire [6:0] \my_control|y0 ;
wire [1:0] \my_game|current_state ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [3:0] \my_datapath|my_draw|y ;
wire [9:0] \VGA|controller|yCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [27:0] \my_rate_div|num_cycles ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\my_control|current_state.S_RIGHT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\my_control|current_state.S_LEFT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\my_control|current_state.S_DOWN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\my_control|current_state.S_UP~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\my_game|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_hex1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_hex1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_hex1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_hex1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_hex1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_hex1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_hex1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_hex2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_hex2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_hex2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_hex2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_hex2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_hex2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_hex2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_hex3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_hex3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_hex3|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_hex3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_hex3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_hex3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\my_hex3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "functional";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y38_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y38_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y38_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y38_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|xCounter [9] $ (\VGA|controller|Add0~17 )

	.dataa(\VGA|controller|xCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h3030;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N15
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|xCounter~0_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y38_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [4] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|Equal0~0_combout  & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|Equal0~0_combout ),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~10_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h3300;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|xCounter~2_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y38_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y38_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~16_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|xCounter~1_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEA;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [6]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [4]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # ((\VGA|controller|VGA_HS1~1_combout ) # ((!\VGA|controller|xCounter [7]) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [9]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hEFFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N5
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N17
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Add1~0_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [0])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~0_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|Add1~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N31
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Add1~4_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~4_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N5
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter[8]~0_combout ),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h3B0A;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N11
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|yCounter[3]~6_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Add1~8_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [4])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~8_combout  & 
// (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter[8]~0_combout ),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h3B0A;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N9
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|yCounter[4]~5_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N2
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Add1~10_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~10_combout  & 
// (\VGA|controller|yCounter [5] & ((!\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter[8]~0_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h0ACE;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N7
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|yCounter[5]~4_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N27
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout ) # 
// ((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N1
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|yCounter [8] & (((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout )) # (!\VGA|controller|Equal0~2_combout ))) # (!\VGA|controller|yCounter [8] & 
// (\VGA|controller|Add1~16_combout  & (!\VGA|controller|yCounter[8]~0_combout )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter[8]~0_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h0CAE;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N13
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|yCounter[8]~1_combout ),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~18_combout ) # 
// ((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N3
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [9] & \VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h2000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [7] & !\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~0_combout  & (\VGA|controller|always1~2_combout  & \VGA|controller|always1~1_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|always1~2_combout ),
	.datad(\VGA|controller|always1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hB333;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout ) # 
// ((\VGA|controller|yCounter [1] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N29
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # (!\VGA|controller|yCounter [3]))) # (!\VGA|controller|yCounter [2])

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFDFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [6])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|VGA_VS1~0_combout ),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEFDF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N3
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h1113;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|VGA_BLANK1~0_combout ),
	.datab(gnd),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h0A0A;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N29
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N1
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [4] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h00F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N26
cycloneive_lcell_comb \my_datapath|my_draw|x~1 (
// Equation(s):
// \my_datapath|my_draw|x~1_combout  = (!\my_datapath|my_draw|x [2] & (\my_datapath|my_draw|x [0] $ (\my_datapath|my_draw|x [1])))

	.dataa(gnd),
	.datab(\my_datapath|my_draw|x [0]),
	.datac(\my_datapath|my_draw|x [1]),
	.datad(\my_datapath|my_draw|x [2]),
	.cin(gnd),
	.combout(\my_datapath|my_draw|x~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_datapath|my_draw|x~1 .lut_mask = 16'h003C;
defparam \my_datapath|my_draw|x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N27
dffeas \my_datapath|my_draw|x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_datapath|my_draw|x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_datapath|my_draw|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_datapath|my_draw|x[1] .is_wysiwyg = "true";
defparam \my_datapath|my_draw|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N20
cycloneive_lcell_comb \my_datapath|my_draw|x~2 (
// Equation(s):
// \my_datapath|my_draw|x~2_combout  = (\my_datapath|my_draw|x [1] & (\my_datapath|my_draw|x [0] & !\my_datapath|my_draw|x [2]))

	.dataa(\my_datapath|my_draw|x [1]),
	.datab(\my_datapath|my_draw|x [0]),
	.datac(\my_datapath|my_draw|x [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_datapath|my_draw|x~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_datapath|my_draw|x~2 .lut_mask = 16'h0808;
defparam \my_datapath|my_draw|x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N21
dffeas \my_datapath|my_draw|x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_datapath|my_draw|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_datapath|my_draw|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_datapath|my_draw|x[2] .is_wysiwyg = "true";
defparam \my_datapath|my_draw|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N16
cycloneive_lcell_comb \my_datapath|my_draw|x~0 (
// Equation(s):
// \my_datapath|my_draw|x~0_combout  = (!\my_datapath|my_draw|x [0] & !\my_datapath|my_draw|x [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_datapath|my_draw|x [0]),
	.datad(\my_datapath|my_draw|x [2]),
	.cin(gnd),
	.combout(\my_datapath|my_draw|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_datapath|my_draw|x~0 .lut_mask = 16'h000F;
defparam \my_datapath|my_draw|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N17
dffeas \my_datapath|my_draw|x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_datapath|my_draw|x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_datapath|my_draw|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_datapath|my_draw|x[0] .is_wysiwyg = "true";
defparam \my_datapath|my_draw|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N8
cycloneive_lcell_comb \my_datapath|my_draw|y~1 (
// Equation(s):
// \my_datapath|my_draw|y~1_combout  = (!\my_datapath|my_draw|y [2] & (\my_datapath|my_draw|y [0] $ (\my_datapath|my_draw|y [1])))

	.dataa(\my_datapath|my_draw|y [2]),
	.datab(\my_datapath|my_draw|y [0]),
	.datac(\my_datapath|my_draw|y [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_datapath|my_draw|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_datapath|my_draw|y~1 .lut_mask = 16'h1414;
defparam \my_datapath|my_draw|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N9
dffeas \my_datapath|my_draw|y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_datapath|my_draw|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_datapath|my_draw|x [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_datapath|my_draw|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_datapath|my_draw|y[1] .is_wysiwyg = "true";
defparam \my_datapath|my_draw|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N10
cycloneive_lcell_comb \my_datapath|my_draw|y~2 (
// Equation(s):
// \my_datapath|my_draw|y~2_combout  = (\my_datapath|my_draw|y [0] & (\my_datapath|my_draw|y [1] & !\my_datapath|my_draw|y [2]))

	.dataa(\my_datapath|my_draw|y [0]),
	.datab(\my_datapath|my_draw|y [1]),
	.datac(\my_datapath|my_draw|y [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_datapath|my_draw|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_datapath|my_draw|y~2 .lut_mask = 16'h0808;
defparam \my_datapath|my_draw|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N11
dffeas \my_datapath|my_draw|y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_datapath|my_draw|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_datapath|my_draw|x [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_datapath|my_draw|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_datapath|my_draw|y[2] .is_wysiwyg = "true";
defparam \my_datapath|my_draw|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N14
cycloneive_lcell_comb \my_datapath|my_draw|y~0 (
// Equation(s):
// \my_datapath|my_draw|y~0_combout  = (!\my_datapath|my_draw|y [0] & !\my_datapath|my_draw|y [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_datapath|my_draw|y [0]),
	.datad(\my_datapath|my_draw|y [2]),
	.cin(gnd),
	.combout(\my_datapath|my_draw|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_datapath|my_draw|y~0 .lut_mask = 16'h000F;
defparam \my_datapath|my_draw|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y40_N15
dffeas \my_datapath|my_draw|y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_datapath|my_draw|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_datapath|my_draw|x [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_datapath|my_draw|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_datapath|my_draw|y[0] .is_wysiwyg = "true";
defparam \my_datapath|my_draw|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = \my_datapath|my_draw|y [2] $ (\my_datapath|my_draw|y [0])

	.dataa(\my_datapath|my_draw|y [2]),
	.datab(gnd),
	.datac(\my_datapath|my_draw|y [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h5A5A;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N30
cycloneive_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_combout  = \my_datapath|my_draw|y [1] $ (((\my_datapath|my_draw|y [2] & \my_datapath|my_draw|y [0])))

	.dataa(\my_datapath|my_draw|y [2]),
	.datab(\my_datapath|my_draw|y [1]),
	.datac(\my_datapath|my_draw|y [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 16'h6C6C;
defparam \VGA|user_input_translator|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\my_datapath|my_draw|y [2] & ((!\my_datapath|my_draw|y [0]) # (!\my_datapath|my_draw|y [1])))

	.dataa(\my_datapath|my_draw|y [2]),
	.datab(\my_datapath|my_draw|y [1]),
	.datac(\my_datapath|my_draw|y [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h2A2A;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y40_N2
cycloneive_lcell_comb \VGA|user_input_translator|Add0~3 (
// Equation(s):
// \VGA|user_input_translator|Add0~3_combout  = (\my_datapath|my_draw|y [2] & (\my_datapath|my_draw|y [1] & \my_datapath|my_draw|y [0]))

	.dataa(\my_datapath|my_draw|y [2]),
	.datab(\my_datapath|my_draw|y [1]),
	.datac(\my_datapath|my_draw|y [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~3 .lut_mask = 16'h8080;
defparam \VGA|user_input_translator|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,\~GND~combout ,
\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X45_Y40_N27
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N25
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,
\~GND~combout ,\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h0F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,
\~GND~combout ,\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y40_N9
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h5044;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a8  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hECEC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,
\~GND~combout ,\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,
\~GND~combout ,\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h5044;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,\~GND~combout ,
\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,
\~GND~combout ,\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\VGA|user_input_translator|Add0~3_combout ,\VGA|user_input_translator|Add0~2_combout ,\VGA|user_input_translator|Add0~1_combout ,\VGA|user_input_translator|Add0~0_combout ,\my_datapath|my_draw|y [1],\my_datapath|my_draw|y [0],\~GND~combout ,
\~GND~combout ,\my_datapath|my_draw|x [2],\my_datapath|my_draw|x [1],\my_datapath|my_draw|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h5044;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hECEC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
cycloneive_lcell_comb \my_game|current_state[0]~0 (
// Equation(s):
// \my_game|current_state[0]~0_combout  = !\my_game|current_state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_game|current_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_game|current_state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_game|current_state[0]~0 .lut_mask = 16'h0F0F;
defparam \my_game|current_state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N17
dffeas \my_game|current_state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_game|current_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_game|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_game|current_state[0] .is_wysiwyg = "true";
defparam \my_game|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N4
cycloneive_lcell_comb \my_rate_div|Add0~1 (
// Equation(s):
// \my_rate_div|Add0~1_cout  = CARRY(\my_game|current_state [0])

	.dataa(\my_game|current_state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_rate_div|Add0~1_cout ));
// synopsys translate_off
defparam \my_rate_div|Add0~1 .lut_mask = 16'h00AA;
defparam \my_rate_div|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N6
cycloneive_lcell_comb \my_rate_div|Add0~2 (
// Equation(s):
// \my_rate_div|Add0~2_combout  = (\my_rate_div|num_cycles [1] & (\my_rate_div|Add0~1_cout  & VCC)) # (!\my_rate_div|num_cycles [1] & (!\my_rate_div|Add0~1_cout ))
// \my_rate_div|Add0~3  = CARRY((!\my_rate_div|num_cycles [1] & !\my_rate_div|Add0~1_cout ))

	.dataa(\my_rate_div|num_cycles [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~1_cout ),
	.combout(\my_rate_div|Add0~2_combout ),
	.cout(\my_rate_div|Add0~3 ));
// synopsys translate_off
defparam \my_rate_div|Add0~2 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N7
dffeas \my_rate_div|num_cycles[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[1] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N8
cycloneive_lcell_comb \my_rate_div|Add0~4 (
// Equation(s):
// \my_rate_div|Add0~4_combout  = (\my_rate_div|num_cycles [2] & ((GND) # (!\my_rate_div|Add0~3 ))) # (!\my_rate_div|num_cycles [2] & (\my_rate_div|Add0~3  $ (GND)))
// \my_rate_div|Add0~5  = CARRY((\my_rate_div|num_cycles [2]) # (!\my_rate_div|Add0~3 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~3 ),
	.combout(\my_rate_div|Add0~4_combout ),
	.cout(\my_rate_div|Add0~5 ));
// synopsys translate_off
defparam \my_rate_div|Add0~4 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N9
dffeas \my_rate_div|num_cycles[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[2] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N10
cycloneive_lcell_comb \my_rate_div|Add0~6 (
// Equation(s):
// \my_rate_div|Add0~6_combout  = (\my_rate_div|num_cycles [3] & (\my_rate_div|Add0~5  & VCC)) # (!\my_rate_div|num_cycles [3] & (!\my_rate_div|Add0~5 ))
// \my_rate_div|Add0~7  = CARRY((!\my_rate_div|num_cycles [3] & !\my_rate_div|Add0~5 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~5 ),
	.combout(\my_rate_div|Add0~6_combout ),
	.cout(\my_rate_div|Add0~7 ));
// synopsys translate_off
defparam \my_rate_div|Add0~6 .lut_mask = 16'hC303;
defparam \my_rate_div|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N4
cycloneive_lcell_comb \my_rate_div|num_cycles~0 (
// Equation(s):
// \my_rate_div|num_cycles~0_combout  = (\my_rate_div|Add0~6_combout  & !\my_rate_div|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Add0~6_combout ),
	.datad(\my_rate_div|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~0 .lut_mask = 16'h00F0;
defparam \my_rate_div|num_cycles~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N5
dffeas \my_rate_div|num_cycles[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[3] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N12
cycloneive_lcell_comb \my_rate_div|Add0~8 (
// Equation(s):
// \my_rate_div|Add0~8_combout  = (\my_rate_div|num_cycles [4] & ((GND) # (!\my_rate_div|Add0~7 ))) # (!\my_rate_div|num_cycles [4] & (\my_rate_div|Add0~7  $ (GND)))
// \my_rate_div|Add0~9  = CARRY((\my_rate_div|num_cycles [4]) # (!\my_rate_div|Add0~7 ))

	.dataa(\my_rate_div|num_cycles [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~7 ),
	.combout(\my_rate_div|Add0~8_combout ),
	.cout(\my_rate_div|Add0~9 ));
// synopsys translate_off
defparam \my_rate_div|Add0~8 .lut_mask = 16'h5AAF;
defparam \my_rate_div|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N13
dffeas \my_rate_div|num_cycles[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[4] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N14
cycloneive_lcell_comb \my_rate_div|Add0~10 (
// Equation(s):
// \my_rate_div|Add0~10_combout  = (\my_rate_div|num_cycles [5] & (\my_rate_div|Add0~9  & VCC)) # (!\my_rate_div|num_cycles [5] & (!\my_rate_div|Add0~9 ))
// \my_rate_div|Add0~11  = CARRY((!\my_rate_div|num_cycles [5] & !\my_rate_div|Add0~9 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~9 ),
	.combout(\my_rate_div|Add0~10_combout ),
	.cout(\my_rate_div|Add0~11 ));
// synopsys translate_off
defparam \my_rate_div|Add0~10 .lut_mask = 16'hC303;
defparam \my_rate_div|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
cycloneive_lcell_comb \my_rate_div|num_cycles~1 (
// Equation(s):
// \my_rate_div|num_cycles~1_combout  = (\my_rate_div|Add0~10_combout  & !\my_rate_div|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Add0~10_combout ),
	.datad(\my_rate_div|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~1 .lut_mask = 16'h00F0;
defparam \my_rate_div|num_cycles~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N7
dffeas \my_rate_div|num_cycles[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[5] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N16
cycloneive_lcell_comb \my_rate_div|Add0~12 (
// Equation(s):
// \my_rate_div|Add0~12_combout  = (\my_rate_div|num_cycles [6] & ((GND) # (!\my_rate_div|Add0~11 ))) # (!\my_rate_div|num_cycles [6] & (\my_rate_div|Add0~11  $ (GND)))
// \my_rate_div|Add0~13  = CARRY((\my_rate_div|num_cycles [6]) # (!\my_rate_div|Add0~11 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~11 ),
	.combout(\my_rate_div|Add0~12_combout ),
	.cout(\my_rate_div|Add0~13 ));
// synopsys translate_off
defparam \my_rate_div|Add0~12 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N17
dffeas \my_rate_div|num_cycles[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[6] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N18
cycloneive_lcell_comb \my_rate_div|Add0~14 (
// Equation(s):
// \my_rate_div|Add0~14_combout  = (\my_rate_div|num_cycles [7] & (\my_rate_div|Add0~13  & VCC)) # (!\my_rate_div|num_cycles [7] & (!\my_rate_div|Add0~13 ))
// \my_rate_div|Add0~15  = CARRY((!\my_rate_div|num_cycles [7] & !\my_rate_div|Add0~13 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~13 ),
	.combout(\my_rate_div|Add0~14_combout ),
	.cout(\my_rate_div|Add0~15 ));
// synopsys translate_off
defparam \my_rate_div|Add0~14 .lut_mask = 16'hC303;
defparam \my_rate_div|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N19
dffeas \my_rate_div|num_cycles[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[7] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N20
cycloneive_lcell_comb \my_rate_div|Add0~16 (
// Equation(s):
// \my_rate_div|Add0~16_combout  = (\my_rate_div|num_cycles [8] & ((GND) # (!\my_rate_div|Add0~15 ))) # (!\my_rate_div|num_cycles [8] & (\my_rate_div|Add0~15  $ (GND)))
// \my_rate_div|Add0~17  = CARRY((\my_rate_div|num_cycles [8]) # (!\my_rate_div|Add0~15 ))

	.dataa(\my_rate_div|num_cycles [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~15 ),
	.combout(\my_rate_div|Add0~16_combout ),
	.cout(\my_rate_div|Add0~17 ));
// synopsys translate_off
defparam \my_rate_div|Add0~16 .lut_mask = 16'h5AAF;
defparam \my_rate_div|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
cycloneive_lcell_comb \my_rate_div|num_cycles~2 (
// Equation(s):
// \my_rate_div|num_cycles~2_combout  = (\my_rate_div|Add0~16_combout  & !\my_rate_div|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Add0~16_combout ),
	.datad(\my_rate_div|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~2 .lut_mask = 16'h00F0;
defparam \my_rate_div|num_cycles~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N9
dffeas \my_rate_div|num_cycles[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[8] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N26
cycloneive_lcell_comb \my_rate_div|Equal0~1 (
// Equation(s):
// \my_rate_div|Equal0~1_combout  = (!\my_rate_div|num_cycles [5] & (!\my_rate_div|num_cycles [7] & (!\my_rate_div|num_cycles [8] & !\my_rate_div|num_cycles [6])))

	.dataa(\my_rate_div|num_cycles [5]),
	.datab(\my_rate_div|num_cycles [7]),
	.datac(\my_rate_div|num_cycles [8]),
	.datad(\my_rate_div|num_cycles [6]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~1 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N22
cycloneive_lcell_comb \my_rate_div|Add0~18 (
// Equation(s):
// \my_rate_div|Add0~18_combout  = (\my_rate_div|num_cycles [9] & (\my_rate_div|Add0~17  & VCC)) # (!\my_rate_div|num_cycles [9] & (!\my_rate_div|Add0~17 ))
// \my_rate_div|Add0~19  = CARRY((!\my_rate_div|num_cycles [9] & !\my_rate_div|Add0~17 ))

	.dataa(\my_rate_div|num_cycles [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~17 ),
	.combout(\my_rate_div|Add0~18_combout ),
	.cout(\my_rate_div|Add0~19 ));
// synopsys translate_off
defparam \my_rate_div|Add0~18 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
cycloneive_lcell_comb \my_rate_div|num_cycles~3 (
// Equation(s):
// \my_rate_div|num_cycles~3_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~18_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(gnd),
	.datad(\my_rate_div|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~3 .lut_mask = 16'h3300;
defparam \my_rate_div|num_cycles~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N13
dffeas \my_rate_div|num_cycles[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[9] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N24
cycloneive_lcell_comb \my_rate_div|Add0~20 (
// Equation(s):
// \my_rate_div|Add0~20_combout  = (\my_rate_div|num_cycles [10] & ((GND) # (!\my_rate_div|Add0~19 ))) # (!\my_rate_div|num_cycles [10] & (\my_rate_div|Add0~19  $ (GND)))
// \my_rate_div|Add0~21  = CARRY((\my_rate_div|num_cycles [10]) # (!\my_rate_div|Add0~19 ))

	.dataa(\my_rate_div|num_cycles [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~19 ),
	.combout(\my_rate_div|Add0~20_combout ),
	.cout(\my_rate_div|Add0~21 ));
// synopsys translate_off
defparam \my_rate_div|Add0~20 .lut_mask = 16'h5AAF;
defparam \my_rate_div|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
cycloneive_lcell_comb \my_rate_div|num_cycles~4 (
// Equation(s):
// \my_rate_div|num_cycles~4_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~20_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~4 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N15
dffeas \my_rate_div|num_cycles[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[10] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N26
cycloneive_lcell_comb \my_rate_div|Add0~22 (
// Equation(s):
// \my_rate_div|Add0~22_combout  = (\my_rate_div|num_cycles [11] & (\my_rate_div|Add0~21  & VCC)) # (!\my_rate_div|num_cycles [11] & (!\my_rate_div|Add0~21 ))
// \my_rate_div|Add0~23  = CARRY((!\my_rate_div|num_cycles [11] & !\my_rate_div|Add0~21 ))

	.dataa(\my_rate_div|num_cycles [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~21 ),
	.combout(\my_rate_div|Add0~22_combout ),
	.cout(\my_rate_div|Add0~23 ));
// synopsys translate_off
defparam \my_rate_div|Add0~22 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N27
dffeas \my_rate_div|num_cycles[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[11] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N28
cycloneive_lcell_comb \my_rate_div|Add0~24 (
// Equation(s):
// \my_rate_div|Add0~24_combout  = (\my_rate_div|num_cycles [12] & ((GND) # (!\my_rate_div|Add0~23 ))) # (!\my_rate_div|num_cycles [12] & (\my_rate_div|Add0~23  $ (GND)))
// \my_rate_div|Add0~25  = CARRY((\my_rate_div|num_cycles [12]) # (!\my_rate_div|Add0~23 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~23 ),
	.combout(\my_rate_div|Add0~24_combout ),
	.cout(\my_rate_div|Add0~25 ));
// synopsys translate_off
defparam \my_rate_div|Add0~24 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N29
dffeas \my_rate_div|num_cycles[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[12] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N30
cycloneive_lcell_comb \my_rate_div|Add0~26 (
// Equation(s):
// \my_rate_div|Add0~26_combout  = (\my_rate_div|num_cycles [13] & (\my_rate_div|Add0~25  & VCC)) # (!\my_rate_div|num_cycles [13] & (!\my_rate_div|Add0~25 ))
// \my_rate_div|Add0~27  = CARRY((!\my_rate_div|num_cycles [13] & !\my_rate_div|Add0~25 ))

	.dataa(\my_rate_div|num_cycles [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~25 ),
	.combout(\my_rate_div|Add0~26_combout ),
	.cout(\my_rate_div|Add0~27 ));
// synopsys translate_off
defparam \my_rate_div|Add0~26 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y45_N31
dffeas \my_rate_div|num_cycles[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[13] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N0
cycloneive_lcell_comb \my_rate_div|Add0~28 (
// Equation(s):
// \my_rate_div|Add0~28_combout  = (\my_rate_div|num_cycles [14] & ((GND) # (!\my_rate_div|Add0~27 ))) # (!\my_rate_div|num_cycles [14] & (\my_rate_div|Add0~27  $ (GND)))
// \my_rate_div|Add0~29  = CARRY((\my_rate_div|num_cycles [14]) # (!\my_rate_div|Add0~27 ))

	.dataa(\my_rate_div|num_cycles [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~27 ),
	.combout(\my_rate_div|Add0~28_combout ),
	.cout(\my_rate_div|Add0~29 ));
// synopsys translate_off
defparam \my_rate_div|Add0~28 .lut_mask = 16'h5AAF;
defparam \my_rate_div|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N16
cycloneive_lcell_comb \my_rate_div|num_cycles~5 (
// Equation(s):
// \my_rate_div|num_cycles~5_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~28_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~5 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N17
dffeas \my_rate_div|num_cycles[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[14] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N2
cycloneive_lcell_comb \my_rate_div|Add0~30 (
// Equation(s):
// \my_rate_div|Add0~30_combout  = (\my_rate_div|num_cycles [15] & (\my_rate_div|Add0~29  & VCC)) # (!\my_rate_div|num_cycles [15] & (!\my_rate_div|Add0~29 ))
// \my_rate_div|Add0~31  = CARRY((!\my_rate_div|num_cycles [15] & !\my_rate_div|Add0~29 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~29 ),
	.combout(\my_rate_div|Add0~30_combout ),
	.cout(\my_rate_div|Add0~31 ));
// synopsys translate_off
defparam \my_rate_div|Add0~30 .lut_mask = 16'hC303;
defparam \my_rate_div|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N3
dffeas \my_rate_div|num_cycles[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[15] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N4
cycloneive_lcell_comb \my_rate_div|Add0~32 (
// Equation(s):
// \my_rate_div|Add0~32_combout  = (\my_rate_div|num_cycles [16] & ((GND) # (!\my_rate_div|Add0~31 ))) # (!\my_rate_div|num_cycles [16] & (\my_rate_div|Add0~31  $ (GND)))
// \my_rate_div|Add0~33  = CARRY((\my_rate_div|num_cycles [16]) # (!\my_rate_div|Add0~31 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~31 ),
	.combout(\my_rate_div|Add0~32_combout ),
	.cout(\my_rate_div|Add0~33 ));
// synopsys translate_off
defparam \my_rate_div|Add0~32 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N5
dffeas \my_rate_div|num_cycles[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[16] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
cycloneive_lcell_comb \my_rate_div|Equal0~3 (
// Equation(s):
// \my_rate_div|Equal0~3_combout  = (!\my_rate_div|num_cycles [16] & (!\my_rate_div|num_cycles [14] & (!\my_rate_div|num_cycles [13] & !\my_rate_div|num_cycles [15])))

	.dataa(\my_rate_div|num_cycles [16]),
	.datab(\my_rate_div|num_cycles [14]),
	.datac(\my_rate_div|num_cycles [13]),
	.datad(\my_rate_div|num_cycles [15]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~3 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N0
cycloneive_lcell_comb \my_rate_div|Equal0~0 (
// Equation(s):
// \my_rate_div|Equal0~0_combout  = (!\my_rate_div|num_cycles [4] & (!\my_rate_div|num_cycles [3] & (!\my_rate_div|num_cycles [2] & !\my_rate_div|num_cycles [1])))

	.dataa(\my_rate_div|num_cycles [4]),
	.datab(\my_rate_div|num_cycles [3]),
	.datac(\my_rate_div|num_cycles [2]),
	.datad(\my_rate_div|num_cycles [1]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~0 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N2
cycloneive_lcell_comb \my_rate_div|Equal0~2 (
// Equation(s):
// \my_rate_div|Equal0~2_combout  = (!\my_rate_div|num_cycles [10] & (!\my_rate_div|num_cycles [12] & (!\my_rate_div|num_cycles [11] & !\my_rate_div|num_cycles [9])))

	.dataa(\my_rate_div|num_cycles [10]),
	.datab(\my_rate_div|num_cycles [12]),
	.datac(\my_rate_div|num_cycles [11]),
	.datad(\my_rate_div|num_cycles [9]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~2 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N10
cycloneive_lcell_comb \my_rate_div|Equal0~4 (
// Equation(s):
// \my_rate_div|Equal0~4_combout  = (\my_rate_div|Equal0~1_combout  & (\my_rate_div|Equal0~3_combout  & (\my_rate_div|Equal0~0_combout  & \my_rate_div|Equal0~2_combout )))

	.dataa(\my_rate_div|Equal0~1_combout ),
	.datab(\my_rate_div|Equal0~3_combout ),
	.datac(\my_rate_div|Equal0~0_combout ),
	.datad(\my_rate_div|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~4 .lut_mask = 16'h8000;
defparam \my_rate_div|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N6
cycloneive_lcell_comb \my_rate_div|Add0~34 (
// Equation(s):
// \my_rate_div|Add0~34_combout  = (\my_rate_div|num_cycles [17] & (\my_rate_div|Add0~33  & VCC)) # (!\my_rate_div|num_cycles [17] & (!\my_rate_div|Add0~33 ))
// \my_rate_div|Add0~35  = CARRY((!\my_rate_div|num_cycles [17] & !\my_rate_div|Add0~33 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~33 ),
	.combout(\my_rate_div|Add0~34_combout ),
	.cout(\my_rate_div|Add0~35 ));
// synopsys translate_off
defparam \my_rate_div|Add0~34 .lut_mask = 16'hC303;
defparam \my_rate_div|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N28
cycloneive_lcell_comb \my_rate_div|num_cycles~6 (
// Equation(s):
// \my_rate_div|num_cycles~6_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~34_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(gnd),
	.datad(\my_rate_div|Add0~34_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~6 .lut_mask = 16'h3300;
defparam \my_rate_div|num_cycles~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N29
dffeas \my_rate_div|num_cycles[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[17] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N8
cycloneive_lcell_comb \my_rate_div|Add0~36 (
// Equation(s):
// \my_rate_div|Add0~36_combout  = (\my_rate_div|num_cycles [18] & ((GND) # (!\my_rate_div|Add0~35 ))) # (!\my_rate_div|num_cycles [18] & (\my_rate_div|Add0~35  $ (GND)))
// \my_rate_div|Add0~37  = CARRY((\my_rate_div|num_cycles [18]) # (!\my_rate_div|Add0~35 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~35 ),
	.combout(\my_rate_div|Add0~36_combout ),
	.cout(\my_rate_div|Add0~37 ));
// synopsys translate_off
defparam \my_rate_div|Add0~36 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y44_N9
dffeas \my_rate_div|num_cycles[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[18] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N10
cycloneive_lcell_comb \my_rate_div|Add0~38 (
// Equation(s):
// \my_rate_div|Add0~38_combout  = (\my_rate_div|num_cycles [19] & (\my_rate_div|Add0~37  & VCC)) # (!\my_rate_div|num_cycles [19] & (!\my_rate_div|Add0~37 ))
// \my_rate_div|Add0~39  = CARRY((!\my_rate_div|num_cycles [19] & !\my_rate_div|Add0~37 ))

	.dataa(\my_rate_div|num_cycles [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~37 ),
	.combout(\my_rate_div|Add0~38_combout ),
	.cout(\my_rate_div|Add0~39 ));
// synopsys translate_off
defparam \my_rate_div|Add0~38 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N10
cycloneive_lcell_comb \my_rate_div|num_cycles~7 (
// Equation(s):
// \my_rate_div|num_cycles~7_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~38_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~7 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N11
dffeas \my_rate_div|num_cycles[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[19] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N12
cycloneive_lcell_comb \my_rate_div|Add0~40 (
// Equation(s):
// \my_rate_div|Add0~40_combout  = (\my_rate_div|num_cycles [20] & ((GND) # (!\my_rate_div|Add0~39 ))) # (!\my_rate_div|num_cycles [20] & (\my_rate_div|Add0~39  $ (GND)))
// \my_rate_div|Add0~41  = CARRY((\my_rate_div|num_cycles [20]) # (!\my_rate_div|Add0~39 ))

	.dataa(\my_rate_div|num_cycles [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~39 ),
	.combout(\my_rate_div|Add0~40_combout ),
	.cout(\my_rate_div|Add0~41 ));
// synopsys translate_off
defparam \my_rate_div|Add0~40 .lut_mask = 16'h5AAF;
defparam \my_rate_div|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N12
cycloneive_lcell_comb \my_rate_div|num_cycles~8 (
// Equation(s):
// \my_rate_div|num_cycles~8_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~40_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~8 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N13
dffeas \my_rate_div|num_cycles[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[20] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N14
cycloneive_lcell_comb \my_rate_div|Add0~42 (
// Equation(s):
// \my_rate_div|Add0~42_combout  = (\my_rate_div|num_cycles [21] & (\my_rate_div|Add0~41  & VCC)) # (!\my_rate_div|num_cycles [21] & (!\my_rate_div|Add0~41 ))
// \my_rate_div|Add0~43  = CARRY((!\my_rate_div|num_cycles [21] & !\my_rate_div|Add0~41 ))

	.dataa(\my_rate_div|num_cycles [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~41 ),
	.combout(\my_rate_div|Add0~42_combout ),
	.cout(\my_rate_div|Add0~43 ));
// synopsys translate_off
defparam \my_rate_div|Add0~42 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N8
cycloneive_lcell_comb \my_rate_div|num_cycles~9 (
// Equation(s):
// \my_rate_div|num_cycles~9_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~42_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~9 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N9
dffeas \my_rate_div|num_cycles[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[21] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N16
cycloneive_lcell_comb \my_rate_div|Add0~44 (
// Equation(s):
// \my_rate_div|Add0~44_combout  = (\my_rate_div|num_cycles [22] & ((GND) # (!\my_rate_div|Add0~43 ))) # (!\my_rate_div|num_cycles [22] & (\my_rate_div|Add0~43  $ (GND)))
// \my_rate_div|Add0~45  = CARRY((\my_rate_div|num_cycles [22]) # (!\my_rate_div|Add0~43 ))

	.dataa(\my_rate_div|num_cycles [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~43 ),
	.combout(\my_rate_div|Add0~44_combout ),
	.cout(\my_rate_div|Add0~45 ));
// synopsys translate_off
defparam \my_rate_div|Add0~44 .lut_mask = 16'h5AAF;
defparam \my_rate_div|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N26
cycloneive_lcell_comb \my_rate_div|num_cycles~10 (
// Equation(s):
// \my_rate_div|num_cycles~10_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Equal0~8_combout ),
	.datad(\my_rate_div|Add0~44_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~10 .lut_mask = 16'h0F00;
defparam \my_rate_div|num_cycles~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N27
dffeas \my_rate_div|num_cycles[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[22] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N18
cycloneive_lcell_comb \my_rate_div|Add0~46 (
// Equation(s):
// \my_rate_div|Add0~46_combout  = (\my_rate_div|num_cycles [23] & (\my_rate_div|Add0~45  & VCC)) # (!\my_rate_div|num_cycles [23] & (!\my_rate_div|Add0~45 ))
// \my_rate_div|Add0~47  = CARRY((!\my_rate_div|num_cycles [23] & !\my_rate_div|Add0~45 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~45 ),
	.combout(\my_rate_div|Add0~46_combout ),
	.cout(\my_rate_div|Add0~47 ));
// synopsys translate_off
defparam \my_rate_div|Add0~46 .lut_mask = 16'hC303;
defparam \my_rate_div|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N4
cycloneive_lcell_comb \my_rate_div|num_cycles~11 (
// Equation(s):
// \my_rate_div|num_cycles~11_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Equal0~8_combout ),
	.datad(\my_rate_div|Add0~46_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~11 .lut_mask = 16'h0F00;
defparam \my_rate_div|num_cycles~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N5
dffeas \my_rate_div|num_cycles[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[23] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N20
cycloneive_lcell_comb \my_rate_div|Add0~48 (
// Equation(s):
// \my_rate_div|Add0~48_combout  = (\my_rate_div|num_cycles [24] & ((GND) # (!\my_rate_div|Add0~47 ))) # (!\my_rate_div|num_cycles [24] & (\my_rate_div|Add0~47  $ (GND)))
// \my_rate_div|Add0~49  = CARRY((\my_rate_div|num_cycles [24]) # (!\my_rate_div|Add0~47 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~47 ),
	.combout(\my_rate_div|Add0~48_combout ),
	.cout(\my_rate_div|Add0~49 ));
// synopsys translate_off
defparam \my_rate_div|Add0~48 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N6
cycloneive_lcell_comb \my_rate_div|num_cycles~12 (
// Equation(s):
// \my_rate_div|num_cycles~12_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~48_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~12 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N7
dffeas \my_rate_div|num_cycles[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[24] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
cycloneive_lcell_comb \my_rate_div|Equal0~6 (
// Equation(s):
// \my_rate_div|Equal0~6_combout  = (!\my_rate_div|num_cycles [24] & (!\my_rate_div|num_cycles [21] & (!\my_rate_div|num_cycles [22] & !\my_rate_div|num_cycles [23])))

	.dataa(\my_rate_div|num_cycles [24]),
	.datab(\my_rate_div|num_cycles [21]),
	.datac(\my_rate_div|num_cycles [22]),
	.datad(\my_rate_div|num_cycles [23]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~6 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N22
cycloneive_lcell_comb \my_rate_div|Equal0~5 (
// Equation(s):
// \my_rate_div|Equal0~5_combout  = (!\my_rate_div|num_cycles [19] & (!\my_rate_div|num_cycles [17] & (!\my_rate_div|num_cycles [18] & !\my_rate_div|num_cycles [20])))

	.dataa(\my_rate_div|num_cycles [19]),
	.datab(\my_rate_div|num_cycles [17]),
	.datac(\my_rate_div|num_cycles [18]),
	.datad(\my_rate_div|num_cycles [20]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~5 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N22
cycloneive_lcell_comb \my_rate_div|Add0~50 (
// Equation(s):
// \my_rate_div|Add0~50_combout  = (\my_rate_div|num_cycles [25] & (\my_rate_div|Add0~49  & VCC)) # (!\my_rate_div|num_cycles [25] & (!\my_rate_div|Add0~49 ))
// \my_rate_div|Add0~51  = CARRY((!\my_rate_div|num_cycles [25] & !\my_rate_div|Add0~49 ))

	.dataa(\my_rate_div|num_cycles [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~49 ),
	.combout(\my_rate_div|Add0~50_combout ),
	.cout(\my_rate_div|Add0~51 ));
// synopsys translate_off
defparam \my_rate_div|Add0~50 .lut_mask = 16'hA505;
defparam \my_rate_div|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N30
cycloneive_lcell_comb \my_rate_div|num_cycles~13 (
// Equation(s):
// \my_rate_div|num_cycles~13_combout  = (\my_rate_div|Add0~50_combout  & !\my_rate_div|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Add0~50_combout ),
	.datad(\my_rate_div|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~13 .lut_mask = 16'h00F0;
defparam \my_rate_div|num_cycles~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N31
dffeas \my_rate_div|num_cycles[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[25] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N24
cycloneive_lcell_comb \my_rate_div|Add0~52 (
// Equation(s):
// \my_rate_div|Add0~52_combout  = (\my_rate_div|num_cycles [26] & ((GND) # (!\my_rate_div|Add0~51 ))) # (!\my_rate_div|num_cycles [26] & (\my_rate_div|Add0~51  $ (GND)))
// \my_rate_div|Add0~53  = CARRY((\my_rate_div|num_cycles [26]) # (!\my_rate_div|Add0~51 ))

	.dataa(gnd),
	.datab(\my_rate_div|num_cycles [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_rate_div|Add0~51 ),
	.combout(\my_rate_div|Add0~52_combout ),
	.cout(\my_rate_div|Add0~53 ));
// synopsys translate_off
defparam \my_rate_div|Add0~52 .lut_mask = 16'h3CCF;
defparam \my_rate_div|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
cycloneive_lcell_comb \my_rate_div|num_cycles~14 (
// Equation(s):
// \my_rate_div|num_cycles~14_combout  = (\my_rate_div|Add0~52_combout  & !\my_rate_div|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_rate_div|Add0~52_combout ),
	.datad(\my_rate_div|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~14 .lut_mask = 16'h00F0;
defparam \my_rate_div|num_cycles~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N29
dffeas \my_rate_div|num_cycles[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[26] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N26
cycloneive_lcell_comb \my_rate_div|Add0~54 (
// Equation(s):
// \my_rate_div|Add0~54_combout  = \my_rate_div|Add0~53  $ (!\my_rate_div|num_cycles [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_rate_div|num_cycles [27]),
	.cin(\my_rate_div|Add0~53 ),
	.combout(\my_rate_div|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Add0~54 .lut_mask = 16'hF00F;
defparam \my_rate_div|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N30
cycloneive_lcell_comb \my_rate_div|num_cycles~15 (
// Equation(s):
// \my_rate_div|num_cycles~15_combout  = (!\my_rate_div|Equal0~8_combout  & \my_rate_div|Add0~54_combout )

	.dataa(gnd),
	.datab(\my_rate_div|Equal0~8_combout ),
	.datac(\my_rate_div|Add0~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_rate_div|num_cycles~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|num_cycles~15 .lut_mask = 16'h3030;
defparam \my_rate_div|num_cycles~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N31
dffeas \my_rate_div|num_cycles[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|num_cycles~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|num_cycles [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|num_cycles[27] .is_wysiwyg = "true";
defparam \my_rate_div|num_cycles[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
cycloneive_lcell_comb \my_rate_div|Equal0~7 (
// Equation(s):
// \my_rate_div|Equal0~7_combout  = (!\my_rate_div|num_cycles [25] & (!\my_rate_div|num_cycles [26] & (!\my_rate_div|num_cycles [27] & !\my_game|current_state [0])))

	.dataa(\my_rate_div|num_cycles [25]),
	.datab(\my_rate_div|num_cycles [26]),
	.datac(\my_rate_div|num_cycles [27]),
	.datad(\my_game|current_state [0]),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~7 .lut_mask = 16'h0001;
defparam \my_rate_div|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
cycloneive_lcell_comb \my_rate_div|Equal0~8 (
// Equation(s):
// \my_rate_div|Equal0~8_combout  = (\my_rate_div|Equal0~4_combout  & (\my_rate_div|Equal0~6_combout  & (\my_rate_div|Equal0~5_combout  & \my_rate_div|Equal0~7_combout )))

	.dataa(\my_rate_div|Equal0~4_combout ),
	.datab(\my_rate_div|Equal0~6_combout ),
	.datac(\my_rate_div|Equal0~5_combout ),
	.datad(\my_rate_div|Equal0~7_combout ),
	.cin(gnd),
	.combout(\my_rate_div|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_rate_div|Equal0~8 .lut_mask = 16'h8000;
defparam \my_rate_div|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N19
dffeas \my_rate_div|out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_rate_div|Equal0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rate_div|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_rate_div|out .is_wysiwyg = "true";
defparam \my_rate_div|out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N6
cycloneive_lcell_comb \my_control|current_state~25 (
// Equation(s):
// \my_control|current_state~25_combout  = (!\my_control|current_state.S_REST~q  & \SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\my_control|current_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~25 .lut_mask = 16'h0F00;
defparam \my_control|current_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N10
cycloneive_lcell_comb \my_control|y0[0]~7 (
// Equation(s):
// \my_control|y0[0]~7_combout  = \my_control|y0 [0] $ (VCC)
// \my_control|y0[0]~8  = CARRY(\my_control|y0 [0])

	.dataa(\my_control|y0 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_control|y0[0]~7_combout ),
	.cout(\my_control|y0[0]~8 ));
// synopsys translate_off
defparam \my_control|y0[0]~7 .lut_mask = 16'h55AA;
defparam \my_control|y0[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N20
cycloneive_lcell_comb \my_control|current_state~24 (
// Equation(s):
// \my_control|current_state~24_combout  = (\SW[3]~input_o  & (!\my_control|current_state.S_REST~q  & !\SW[4]~input_o ))

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\my_control|current_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~24 .lut_mask = 16'h000C;
defparam \my_control|current_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N21
dffeas \my_control|current_state.S_DOWN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|current_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|current_state~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|current_state.S_DOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|current_state.S_DOWN .is_wysiwyg = "true";
defparam \my_control|current_state.S_DOWN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N12
cycloneive_lcell_comb \my_control|y0[1]~11 (
// Equation(s):
// \my_control|y0[1]~11_combout  = (\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [1] & (!\my_control|y0[0]~8 )) # (!\my_control|y0 [1] & ((\my_control|y0[0]~8 ) # (GND))))) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [1] & 
// (\my_control|y0[0]~8  & VCC)) # (!\my_control|y0 [1] & (!\my_control|y0[0]~8 ))))
// \my_control|y0[1]~12  = CARRY((\my_control|current_state.S_DOWN~q  & ((!\my_control|y0[0]~8 ) # (!\my_control|y0 [1]))) # (!\my_control|current_state.S_DOWN~q  & (!\my_control|y0 [1] & !\my_control|y0[0]~8 )))

	.dataa(\my_control|current_state.S_DOWN~q ),
	.datab(\my_control|y0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|y0[0]~8 ),
	.combout(\my_control|y0[1]~11_combout ),
	.cout(\my_control|y0[1]~12 ));
// synopsys translate_off
defparam \my_control|y0[1]~11 .lut_mask = 16'h692B;
defparam \my_control|y0[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N13
dffeas \my_control|y0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[1] .is_wysiwyg = "true";
defparam \my_control|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N14
cycloneive_lcell_comb \my_control|y0[2]~13 (
// Equation(s):
// \my_control|y0[2]~13_combout  = ((\my_control|current_state.S_DOWN~q  $ (\my_control|y0 [2] $ (\my_control|y0[1]~12 )))) # (GND)
// \my_control|y0[2]~14  = CARRY((\my_control|current_state.S_DOWN~q  & (\my_control|y0 [2] & !\my_control|y0[1]~12 )) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [2]) # (!\my_control|y0[1]~12 ))))

	.dataa(\my_control|current_state.S_DOWN~q ),
	.datab(\my_control|y0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|y0[1]~12 ),
	.combout(\my_control|y0[2]~13_combout ),
	.cout(\my_control|y0[2]~14 ));
// synopsys translate_off
defparam \my_control|y0[2]~13 .lut_mask = 16'h964D;
defparam \my_control|y0[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N15
dffeas \my_control|y0[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[2] .is_wysiwyg = "true";
defparam \my_control|y0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N16
cycloneive_lcell_comb \my_control|y0[3]~15 (
// Equation(s):
// \my_control|y0[3]~15_combout  = (\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [3] & (!\my_control|y0[2]~14 )) # (!\my_control|y0 [3] & ((\my_control|y0[2]~14 ) # (GND))))) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [3] & 
// (\my_control|y0[2]~14  & VCC)) # (!\my_control|y0 [3] & (!\my_control|y0[2]~14 ))))
// \my_control|y0[3]~16  = CARRY((\my_control|current_state.S_DOWN~q  & ((!\my_control|y0[2]~14 ) # (!\my_control|y0 [3]))) # (!\my_control|current_state.S_DOWN~q  & (!\my_control|y0 [3] & !\my_control|y0[2]~14 )))

	.dataa(\my_control|current_state.S_DOWN~q ),
	.datab(\my_control|y0 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|y0[2]~14 ),
	.combout(\my_control|y0[3]~15_combout ),
	.cout(\my_control|y0[3]~16 ));
// synopsys translate_off
defparam \my_control|y0[3]~15 .lut_mask = 16'h692B;
defparam \my_control|y0[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N17
dffeas \my_control|y0[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[3] .is_wysiwyg = "true";
defparam \my_control|y0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N18
cycloneive_lcell_comb \my_control|y0[4]~17 (
// Equation(s):
// \my_control|y0[4]~17_combout  = ((\my_control|current_state.S_DOWN~q  $ (\my_control|y0 [4] $ (\my_control|y0[3]~16 )))) # (GND)
// \my_control|y0[4]~18  = CARRY((\my_control|current_state.S_DOWN~q  & (\my_control|y0 [4] & !\my_control|y0[3]~16 )) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [4]) # (!\my_control|y0[3]~16 ))))

	.dataa(\my_control|current_state.S_DOWN~q ),
	.datab(\my_control|y0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|y0[3]~16 ),
	.combout(\my_control|y0[4]~17_combout ),
	.cout(\my_control|y0[4]~18 ));
// synopsys translate_off
defparam \my_control|y0[4]~17 .lut_mask = 16'h964D;
defparam \my_control|y0[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N19
dffeas \my_control|y0[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[4] .is_wysiwyg = "true";
defparam \my_control|y0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N8
cycloneive_lcell_comb \my_control|current_state~14 (
// Equation(s):
// \my_control|current_state~14_combout  = (\my_control|y0 [4] & ((\my_control|y0 [1]) # ((\my_control|y0 [3]) # (\my_control|y0 [2]))))

	.dataa(\my_control|y0 [1]),
	.datab(\my_control|y0 [3]),
	.datac(\my_control|y0 [2]),
	.datad(\my_control|y0 [4]),
	.cin(gnd),
	.combout(\my_control|current_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~14 .lut_mask = 16'hFE00;
defparam \my_control|current_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N20
cycloneive_lcell_comb \my_control|y0[5]~19 (
// Equation(s):
// \my_control|y0[5]~19_combout  = (\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [5] & (!\my_control|y0[4]~18 )) # (!\my_control|y0 [5] & ((\my_control|y0[4]~18 ) # (GND))))) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|y0 [5] & 
// (\my_control|y0[4]~18  & VCC)) # (!\my_control|y0 [5] & (!\my_control|y0[4]~18 ))))
// \my_control|y0[5]~20  = CARRY((\my_control|current_state.S_DOWN~q  & ((!\my_control|y0[4]~18 ) # (!\my_control|y0 [5]))) # (!\my_control|current_state.S_DOWN~q  & (!\my_control|y0 [5] & !\my_control|y0[4]~18 )))

	.dataa(\my_control|current_state.S_DOWN~q ),
	.datab(\my_control|y0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|y0[4]~18 ),
	.combout(\my_control|y0[5]~19_combout ),
	.cout(\my_control|y0[5]~20 ));
// synopsys translate_off
defparam \my_control|y0[5]~19 .lut_mask = 16'h692B;
defparam \my_control|y0[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N21
dffeas \my_control|y0[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[5] .is_wysiwyg = "true";
defparam \my_control|y0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N22
cycloneive_lcell_comb \my_control|y0[6]~21 (
// Equation(s):
// \my_control|y0[6]~21_combout  = \my_control|current_state.S_DOWN~q  $ (\my_control|y0[5]~20  $ (\my_control|y0 [6]))

	.dataa(\my_control|current_state.S_DOWN~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_control|y0 [6]),
	.cin(\my_control|y0[5]~20 ),
	.combout(\my_control|y0[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|y0[6]~21 .lut_mask = 16'hA55A;
defparam \my_control|y0[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N23
dffeas \my_control|y0[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[6] .is_wysiwyg = "true";
defparam \my_control|y0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N26
cycloneive_lcell_comb \my_control|current_state~15 (
// Equation(s):
// \my_control|current_state~15_combout  = (\my_control|current_state~14_combout  & (\my_control|y0 [6] & \my_control|y0 [5]))

	.dataa(gnd),
	.datab(\my_control|current_state~14_combout ),
	.datac(\my_control|y0 [6]),
	.datad(\my_control|y0 [5]),
	.cin(gnd),
	.combout(\my_control|current_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~15 .lut_mask = 16'hC000;
defparam \my_control|current_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N0
cycloneive_lcell_comb \my_control|current_state~18 (
// Equation(s):
// \my_control|current_state~18_combout  = (!\my_control|y0 [1] & (!\my_control|y0 [3] & (!\my_control|y0 [2] & !\my_control|y0 [0])))

	.dataa(\my_control|y0 [1]),
	.datab(\my_control|y0 [3]),
	.datac(\my_control|y0 [2]),
	.datad(\my_control|y0 [0]),
	.cin(gnd),
	.combout(\my_control|current_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~18 .lut_mask = 16'h0001;
defparam \my_control|current_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N24
cycloneive_lcell_comb \my_control|current_state~19 (
// Equation(s):
// \my_control|current_state~19_combout  = (\my_control|current_state~18_combout  & (!\my_control|y0 [5] & (!\my_control|y0 [6] & !\my_control|y0 [4])))

	.dataa(\my_control|current_state~18_combout ),
	.datab(\my_control|y0 [5]),
	.datac(\my_control|y0 [6]),
	.datad(\my_control|y0 [4]),
	.cin(gnd),
	.combout(\my_control|current_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~19 .lut_mask = 16'h0002;
defparam \my_control|current_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N4
cycloneive_lcell_comb \my_control|y0[6]~9 (
// Equation(s):
// \my_control|y0[6]~9_combout  = (\my_control|current_state~15_combout  & (!\my_control|current_state~19_combout  & ((\my_control|current_state.S_UP~q )))) # (!\my_control|current_state~15_combout  & ((\my_control|current_state.S_DOWN~q ) # 
// ((!\my_control|current_state~19_combout  & \my_control|current_state.S_UP~q ))))

	.dataa(\my_control|current_state~15_combout ),
	.datab(\my_control|current_state~19_combout ),
	.datac(\my_control|current_state.S_DOWN~q ),
	.datad(\my_control|current_state.S_UP~q ),
	.cin(gnd),
	.combout(\my_control|y0[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|y0[6]~9 .lut_mask = 16'h7350;
defparam \my_control|y0[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N2
cycloneive_lcell_comb \my_control|undraw~2 (
// Equation(s):
// \my_control|undraw~2_combout  = (\my_control|current_state.S_DOWN~q  & (\my_rate_div|out~q  & (\my_control|current_state~15_combout  $ (!\my_control|undraw~q ))))

	.dataa(\my_control|current_state~15_combout ),
	.datab(\my_control|undraw~q ),
	.datac(\my_control|current_state.S_DOWN~q ),
	.datad(\my_rate_div|out~q ),
	.cin(gnd),
	.combout(\my_control|undraw~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|undraw~2 .lut_mask = 16'h9000;
defparam \my_control|undraw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N18
cycloneive_lcell_comb \my_control|undraw~3 (
// Equation(s):
// \my_control|undraw~3_combout  = (\my_rate_div|out~q  & (\my_control|current_state.S_UP~q  & (\my_control|current_state~19_combout  $ (!\my_control|undraw~q )))) # (!\my_rate_div|out~q  & (((\my_control|undraw~q ))))

	.dataa(\my_control|current_state.S_UP~q ),
	.datab(\my_control|current_state~19_combout ),
	.datac(\my_control|undraw~q ),
	.datad(\my_rate_div|out~q ),
	.cin(gnd),
	.combout(\my_control|undraw~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|undraw~3 .lut_mask = 16'h82F0;
defparam \my_control|undraw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N8
cycloneive_lcell_comb \my_control|x0[0]~8 (
// Equation(s):
// \my_control|x0[0]~8_combout  = \my_control|x0 [0] $ (VCC)
// \my_control|x0[0]~9  = CARRY(\my_control|x0 [0])

	.dataa(gnd),
	.datab(\my_control|x0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_control|x0[0]~8_combout ),
	.cout(\my_control|x0[0]~9 ));
// synopsys translate_off
defparam \my_control|x0[0]~8 .lut_mask = 16'h33CC;
defparam \my_control|x0[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N10
cycloneive_lcell_comb \my_control|current_state~23 (
// Equation(s):
// \my_control|current_state~23_combout  = (\SW[2]~input_o  & (!\SW[3]~input_o  & (!\my_control|current_state.S_REST~q  & !\SW[4]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\my_control|current_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~23 .lut_mask = 16'h0002;
defparam \my_control|current_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N11
dffeas \my_control|current_state.S_LEFT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|current_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|current_state~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|current_state.S_LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|current_state.S_LEFT .is_wysiwyg = "true";
defparam \my_control|current_state.S_LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N12
cycloneive_lcell_comb \my_control|x0[2]~14 (
// Equation(s):
// \my_control|x0[2]~14_combout  = ((\my_control|x0 [2] $ (\my_control|current_state.S_RIGHT~q  $ (\my_control|x0[1]~13 )))) # (GND)
// \my_control|x0[2]~15  = CARRY((\my_control|x0 [2] & ((!\my_control|x0[1]~13 ) # (!\my_control|current_state.S_RIGHT~q ))) # (!\my_control|x0 [2] & (!\my_control|current_state.S_RIGHT~q  & !\my_control|x0[1]~13 )))

	.dataa(\my_control|x0 [2]),
	.datab(\my_control|current_state.S_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|x0[1]~13 ),
	.combout(\my_control|x0[2]~14_combout ),
	.cout(\my_control|x0[2]~15 ));
// synopsys translate_off
defparam \my_control|x0[2]~14 .lut_mask = 16'h962B;
defparam \my_control|x0[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N14
cycloneive_lcell_comb \my_control|x0[3]~16 (
// Equation(s):
// \my_control|x0[3]~16_combout  = (\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [3] & (!\my_control|x0[2]~15 )) # (!\my_control|x0 [3] & ((\my_control|x0[2]~15 ) # (GND))))) # (!\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [3] & 
// (\my_control|x0[2]~15  & VCC)) # (!\my_control|x0 [3] & (!\my_control|x0[2]~15 ))))
// \my_control|x0[3]~17  = CARRY((\my_control|current_state.S_RIGHT~q  & ((!\my_control|x0[2]~15 ) # (!\my_control|x0 [3]))) # (!\my_control|current_state.S_RIGHT~q  & (!\my_control|x0 [3] & !\my_control|x0[2]~15 )))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|x0[2]~15 ),
	.combout(\my_control|x0[3]~16_combout ),
	.cout(\my_control|x0[3]~17 ));
// synopsys translate_off
defparam \my_control|x0[3]~16 .lut_mask = 16'h692B;
defparam \my_control|x0[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y32_N15
dffeas \my_control|x0[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[3] .is_wysiwyg = "true";
defparam \my_control|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N16
cycloneive_lcell_comb \my_control|x0[4]~18 (
// Equation(s):
// \my_control|x0[4]~18_combout  = ((\my_control|current_state.S_RIGHT~q  $ (\my_control|x0 [4] $ (\my_control|x0[3]~17 )))) # (GND)
// \my_control|x0[4]~19  = CARRY((\my_control|current_state.S_RIGHT~q  & (\my_control|x0 [4] & !\my_control|x0[3]~17 )) # (!\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [4]) # (!\my_control|x0[3]~17 ))))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|x0[3]~17 ),
	.combout(\my_control|x0[4]~18_combout ),
	.cout(\my_control|x0[4]~19 ));
// synopsys translate_off
defparam \my_control|x0[4]~18 .lut_mask = 16'h964D;
defparam \my_control|x0[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y32_N17
dffeas \my_control|x0[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[4] .is_wysiwyg = "true";
defparam \my_control|x0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N18
cycloneive_lcell_comb \my_control|x0[5]~20 (
// Equation(s):
// \my_control|x0[5]~20_combout  = (\my_control|x0 [5] & ((\my_control|current_state.S_RIGHT~q  & (!\my_control|x0[4]~19 )) # (!\my_control|current_state.S_RIGHT~q  & (\my_control|x0[4]~19  & VCC)))) # (!\my_control|x0 [5] & 
// ((\my_control|current_state.S_RIGHT~q  & ((\my_control|x0[4]~19 ) # (GND))) # (!\my_control|current_state.S_RIGHT~q  & (!\my_control|x0[4]~19 ))))
// \my_control|x0[5]~21  = CARRY((\my_control|x0 [5] & (\my_control|current_state.S_RIGHT~q  & !\my_control|x0[4]~19 )) # (!\my_control|x0 [5] & ((\my_control|current_state.S_RIGHT~q ) # (!\my_control|x0[4]~19 ))))

	.dataa(\my_control|x0 [5]),
	.datab(\my_control|current_state.S_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|x0[4]~19 ),
	.combout(\my_control|x0[5]~20_combout ),
	.cout(\my_control|x0[5]~21 ));
// synopsys translate_off
defparam \my_control|x0[5]~20 .lut_mask = 16'h694D;
defparam \my_control|x0[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y32_N19
dffeas \my_control|x0[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[5] .is_wysiwyg = "true";
defparam \my_control|x0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N20
cycloneive_lcell_comb \my_control|x0[6]~22 (
// Equation(s):
// \my_control|x0[6]~22_combout  = ((\my_control|current_state.S_RIGHT~q  $ (\my_control|x0 [6] $ (\my_control|x0[5]~21 )))) # (GND)
// \my_control|x0[6]~23  = CARRY((\my_control|current_state.S_RIGHT~q  & (\my_control|x0 [6] & !\my_control|x0[5]~21 )) # (!\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [6]) # (!\my_control|x0[5]~21 ))))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|x0[5]~21 ),
	.combout(\my_control|x0[6]~22_combout ),
	.cout(\my_control|x0[6]~23 ));
// synopsys translate_off
defparam \my_control|x0[6]~22 .lut_mask = 16'h964D;
defparam \my_control|x0[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y32_N21
dffeas \my_control|x0[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[6] .is_wysiwyg = "true";
defparam \my_control|x0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N0
cycloneive_lcell_comb \my_control|current_state~9 (
// Equation(s):
// \my_control|current_state~9_combout  = (!\my_control|x0 [2] & (!\my_control|x0 [5] & (!\my_control|x0 [0] & !\my_control|x0 [6])))

	.dataa(\my_control|x0 [2]),
	.datab(\my_control|x0 [5]),
	.datac(\my_control|x0 [0]),
	.datad(\my_control|x0 [6]),
	.cin(gnd),
	.combout(\my_control|current_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~9 .lut_mask = 16'h0001;
defparam \my_control|current_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N22
cycloneive_lcell_comb \my_control|x0[7]~24 (
// Equation(s):
// \my_control|x0[7]~24_combout  = \my_control|x0 [7] $ (\my_control|current_state.S_RIGHT~q  $ (!\my_control|x0[6]~23 ))

	.dataa(\my_control|x0 [7]),
	.datab(\my_control|current_state.S_RIGHT~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_control|x0[6]~23 ),
	.combout(\my_control|x0[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|x0[7]~24 .lut_mask = 16'h6969;
defparam \my_control|x0[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y32_N23
dffeas \my_control|x0[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[7] .is_wysiwyg = "true";
defparam \my_control|x0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N6
cycloneive_lcell_comb \my_control|current_state~11 (
// Equation(s):
// \my_control|current_state~11_combout  = (!\my_control|x0 [1] & (!\my_control|x0 [3] & (!\my_control|x0 [7] & !\my_control|x0 [4])))

	.dataa(\my_control|x0 [1]),
	.datab(\my_control|x0 [3]),
	.datac(\my_control|x0 [7]),
	.datad(\my_control|x0 [4]),
	.cin(gnd),
	.combout(\my_control|current_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~11 .lut_mask = 16'h0001;
defparam \my_control|current_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N2
cycloneive_lcell_comb \my_control|current_state~26 (
// Equation(s):
// \my_control|current_state~26_combout  = (\my_control|current_state~9_combout  & \my_control|current_state~11_combout )

	.dataa(gnd),
	.datab(\my_control|current_state~9_combout ),
	.datac(gnd),
	.datad(\my_control|current_state~11_combout ),
	.cin(gnd),
	.combout(\my_control|current_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~26 .lut_mask = 16'hCC00;
defparam \my_control|current_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N2
cycloneive_lcell_comb \my_control|x0[7]~10 (
// Equation(s):
// \my_control|x0[7]~10_combout  = (\my_control|current_state.S_LEFT~q  & (((\my_control|current_state.S_RIGHT~q  & !\my_control|current_state~10_combout )) # (!\my_control|current_state~26_combout ))) # (!\my_control|current_state.S_LEFT~q  & 
// (((\my_control|current_state.S_RIGHT~q  & !\my_control|current_state~10_combout ))))

	.dataa(\my_control|current_state.S_LEFT~q ),
	.datab(\my_control|current_state~26_combout ),
	.datac(\my_control|current_state.S_RIGHT~q ),
	.datad(\my_control|current_state~10_combout ),
	.cin(gnd),
	.combout(\my_control|x0[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|x0[7]~10 .lut_mask = 16'h22F2;
defparam \my_control|x0[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N4
cycloneive_lcell_comb \my_control|x0[7]~11 (
// Equation(s):
// \my_control|x0[7]~11_combout  = (\my_rate_div|out~q  & (!\my_control|undraw~q  & \my_control|x0[7]~10_combout ))

	.dataa(\my_rate_div|out~q ),
	.datab(gnd),
	.datac(\my_control|undraw~q ),
	.datad(\my_control|x0[7]~10_combout ),
	.cin(gnd),
	.combout(\my_control|x0[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|x0[7]~11 .lut_mask = 16'h0A00;
defparam \my_control|x0[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y32_N9
dffeas \my_control|x0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[0] .is_wysiwyg = "true";
defparam \my_control|x0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N10
cycloneive_lcell_comb \my_control|x0[1]~12 (
// Equation(s):
// \my_control|x0[1]~12_combout  = (\my_control|x0 [1] & ((\my_control|current_state.S_RIGHT~q  & (!\my_control|x0[0]~9 )) # (!\my_control|current_state.S_RIGHT~q  & (\my_control|x0[0]~9  & VCC)))) # (!\my_control|x0 [1] & 
// ((\my_control|current_state.S_RIGHT~q  & ((\my_control|x0[0]~9 ) # (GND))) # (!\my_control|current_state.S_RIGHT~q  & (!\my_control|x0[0]~9 ))))
// \my_control|x0[1]~13  = CARRY((\my_control|x0 [1] & (\my_control|current_state.S_RIGHT~q  & !\my_control|x0[0]~9 )) # (!\my_control|x0 [1] & ((\my_control|current_state.S_RIGHT~q ) # (!\my_control|x0[0]~9 ))))

	.dataa(\my_control|x0 [1]),
	.datab(\my_control|current_state.S_RIGHT~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|x0[0]~9 ),
	.combout(\my_control|x0[1]~12_combout ),
	.cout(\my_control|x0[1]~13 ));
// synopsys translate_off
defparam \my_control|x0[1]~12 .lut_mask = 16'h694D;
defparam \my_control|x0[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X108_Y32_N11
dffeas \my_control|x0[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[1] .is_wysiwyg = "true";
defparam \my_control|x0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y32_N13
dffeas \my_control|x0[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|x0[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|x0[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|x0[2] .is_wysiwyg = "true";
defparam \my_control|x0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N26
cycloneive_lcell_comb \my_control|LessThan3~0 (
// Equation(s):
// \my_control|LessThan3~0_combout  = (((!\my_control|x0 [2] & !\my_control|x0 [1])) # (!\my_control|x0 [3])) # (!\my_control|x0 [4])

	.dataa(\my_control|x0 [2]),
	.datab(\my_control|x0 [4]),
	.datac(\my_control|x0 [3]),
	.datad(\my_control|x0 [1]),
	.cin(gnd),
	.combout(\my_control|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|LessThan3~0 .lut_mask = 16'h3F7F;
defparam \my_control|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N28
cycloneive_lcell_comb \my_control|current_state~10 (
// Equation(s):
// \my_control|current_state~10_combout  = (\my_control|x0 [7] & (((\my_control|x0 [5]) # (\my_control|x0 [6])) # (!\my_control|LessThan3~0_combout )))

	.dataa(\my_control|LessThan3~0_combout ),
	.datab(\my_control|x0 [5]),
	.datac(\my_control|x0 [7]),
	.datad(\my_control|x0 [6]),
	.cin(gnd),
	.combout(\my_control|current_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~10 .lut_mask = 16'hF0D0;
defparam \my_control|current_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N30
cycloneive_lcell_comb \my_control|undraw~0 (
// Equation(s):
// \my_control|undraw~0_combout  = (\my_control|current_state.S_RIGHT~q  & (\my_rate_div|out~q  & (\my_control|undraw~q  $ (!\my_control|current_state~10_combout ))))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|undraw~q ),
	.datac(\my_control|current_state~10_combout ),
	.datad(\my_rate_div|out~q ),
	.cin(gnd),
	.combout(\my_control|undraw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|undraw~0 .lut_mask = 16'h8200;
defparam \my_control|undraw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N16
cycloneive_lcell_comb \my_control|undraw~1 (
// Equation(s):
// \my_control|undraw~1_combout  = (\my_rate_div|out~q  & (\my_control|current_state.S_LEFT~q  & (\my_control|undraw~q  $ (!\my_control|current_state~26_combout ))))

	.dataa(\my_control|undraw~q ),
	.datab(\my_rate_div|out~q ),
	.datac(\my_control|current_state~26_combout ),
	.datad(\my_control|current_state.S_LEFT~q ),
	.cin(gnd),
	.combout(\my_control|undraw~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|undraw~1 .lut_mask = 16'h8400;
defparam \my_control|undraw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N0
cycloneive_lcell_comb \my_control|undraw~4 (
// Equation(s):
// \my_control|undraw~4_combout  = (\my_control|undraw~2_combout ) # ((\my_control|undraw~3_combout ) # ((\my_control|undraw~0_combout ) # (\my_control|undraw~1_combout )))

	.dataa(\my_control|undraw~2_combout ),
	.datab(\my_control|undraw~3_combout ),
	.datac(\my_control|undraw~0_combout ),
	.datad(\my_control|undraw~1_combout ),
	.cin(gnd),
	.combout(\my_control|undraw~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|undraw~4 .lut_mask = 16'hFFFE;
defparam \my_control|undraw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N1
dffeas \my_control|undraw (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|undraw~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|undraw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|undraw .is_wysiwyg = "true";
defparam \my_control|undraw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N30
cycloneive_lcell_comb \my_control|y0[6]~10 (
// Equation(s):
// \my_control|y0[6]~10_combout  = (\my_control|y0[6]~9_combout  & (!\my_control|undraw~q  & \my_rate_div|out~q ))

	.dataa(gnd),
	.datab(\my_control|y0[6]~9_combout ),
	.datac(\my_control|undraw~q ),
	.datad(\my_rate_div|out~q ),
	.cin(gnd),
	.combout(\my_control|y0[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|y0[6]~10 .lut_mask = 16'h0C00;
defparam \my_control|y0[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N11
dffeas \my_control|y0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|y0[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|y0[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|y0[0] .is_wysiwyg = "true";
defparam \my_control|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N28
cycloneive_lcell_comb \my_control|current_state~16 (
// Equation(s):
// \my_control|current_state~16_combout  = (!\my_control|y0 [0] & (!\my_control|y0 [2] & (\my_control|current_state.S_DOWN~q  & !\my_control|y0 [3])))

	.dataa(\my_control|y0 [0]),
	.datab(\my_control|y0 [2]),
	.datac(\my_control|current_state.S_DOWN~q ),
	.datad(\my_control|y0 [3]),
	.cin(gnd),
	.combout(\my_control|current_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~16 .lut_mask = 16'h0010;
defparam \my_control|current_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N6
cycloneive_lcell_comb \my_control|current_state~17 (
// Equation(s):
// \my_control|current_state~17_combout  = (!\my_control|current_state.S_UP~q  & (\my_control|current_state~16_combout  & (\my_control|current_state~15_combout  & \my_control|current_state.S_REST~q )))

	.dataa(\my_control|current_state.S_UP~q ),
	.datab(\my_control|current_state~16_combout ),
	.datac(\my_control|current_state~15_combout ),
	.datad(\my_control|current_state.S_REST~q ),
	.cin(gnd),
	.combout(\my_control|current_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~17 .lut_mask = 16'h4000;
defparam \my_control|current_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N24
cycloneive_lcell_comb \my_control|current_state~12 (
// Equation(s):
// \my_control|current_state~12_combout  = (\my_control|current_state~9_combout  & ((\my_control|current_state.S_RIGHT~q  & ((\my_control|current_state~10_combout ))) # (!\my_control|current_state.S_RIGHT~q  & (\my_control|current_state~11_combout ))))

	.dataa(\my_control|current_state~11_combout ),
	.datab(\my_control|current_state~9_combout ),
	.datac(\my_control|current_state.S_RIGHT~q ),
	.datad(\my_control|current_state~10_combout ),
	.cin(gnd),
	.combout(\my_control|current_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~12 .lut_mask = 16'hC808;
defparam \my_control|current_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N22
cycloneive_lcell_comb \my_control|current_state~13 (
// Equation(s):
// \my_control|current_state~13_combout  = (!\my_control|current_state.S_UP~q  & (!\my_control|current_state.S_DOWN~q  & (\my_control|current_state.S_REST~q  & \my_control|current_state~12_combout )))

	.dataa(\my_control|current_state.S_UP~q ),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\my_control|current_state~12_combout ),
	.cin(gnd),
	.combout(\my_control|current_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~13 .lut_mask = 16'h1000;
defparam \my_control|current_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N12
cycloneive_lcell_comb \my_control|current_state~22 (
// Equation(s):
// \my_control|current_state~22_combout  = (\my_rate_div|out~q  & ((\my_control|current_state~21_combout ) # ((\my_control|current_state~17_combout ) # (\my_control|current_state~13_combout ))))

	.dataa(\my_control|current_state~21_combout ),
	.datab(\my_control|current_state~17_combout ),
	.datac(\my_control|current_state~13_combout ),
	.datad(\my_rate_div|out~q ),
	.cin(gnd),
	.combout(\my_control|current_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~22 .lut_mask = 16'hFE00;
defparam \my_control|current_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N7
dffeas \my_control|current_state.S_UP (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|current_state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|current_state~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|current_state.S_UP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|current_state.S_UP .is_wysiwyg = "true";
defparam \my_control|current_state.S_UP .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N8
cycloneive_lcell_comb \my_control|current_state~20 (
// Equation(s):
// \my_control|current_state~20_combout  = (\SW[2]~input_o ) # ((\SW[3]~input_o ) # ((\SW[1]~input_o ) # (\SW[4]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\my_control|current_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~20 .lut_mask = 16'hFFFE;
defparam \my_control|current_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N26
cycloneive_lcell_comb \my_control|current_state~21 (
// Equation(s):
// \my_control|current_state~21_combout  = (\my_control|current_state.S_REST~q  & (\my_control|current_state.S_UP~q  & ((\my_control|current_state~19_combout )))) # (!\my_control|current_state.S_REST~q  & (((\my_control|current_state~20_combout ))))

	.dataa(\my_control|current_state.S_UP~q ),
	.datab(\my_control|current_state~20_combout ),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\my_control|current_state~19_combout ),
	.cin(gnd),
	.combout(\my_control|current_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~21 .lut_mask = 16'hAC0C;
defparam \my_control|current_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N28
cycloneive_lcell_comb \my_control|current_state~27 (
// Equation(s):
// \my_control|current_state~27_combout  = (!\my_control|current_state.S_UP~q  & (\my_control|current_state.S_REST~q  & !\my_control|current_state.S_DOWN~q ))

	.dataa(\my_control|current_state.S_UP~q ),
	.datab(gnd),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\my_control|current_state.S_DOWN~q ),
	.cin(gnd),
	.combout(\my_control|current_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~27 .lut_mask = 16'h0050;
defparam \my_control|current_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N14
cycloneive_lcell_comb \my_control|current_state~28 (
// Equation(s):
// \my_control|current_state~28_combout  = (\my_control|current_state~21_combout ) # ((\my_control|current_state~17_combout ) # ((\my_control|current_state~27_combout  & \my_control|current_state~12_combout )))

	.dataa(\my_control|current_state~21_combout ),
	.datab(\my_control|current_state~27_combout ),
	.datac(\my_control|current_state~17_combout ),
	.datad(\my_control|current_state~12_combout ),
	.cin(gnd),
	.combout(\my_control|current_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~28 .lut_mask = 16'hFEFA;
defparam \my_control|current_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N4
cycloneive_lcell_comb \my_control|current_state~29 (
// Equation(s):
// \my_control|current_state~29_combout  = \my_control|current_state.S_REST~q  $ (((\my_rate_div|out~q  & \my_control|current_state~28_combout )))

	.dataa(gnd),
	.datab(\my_rate_div|out~q ),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\my_control|current_state~28_combout ),
	.cin(gnd),
	.combout(\my_control|current_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~29 .lut_mask = 16'h3CF0;
defparam \my_control|current_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N5
dffeas \my_control|current_state.S_REST (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|current_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|current_state.S_REST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|current_state.S_REST .is_wysiwyg = "true";
defparam \my_control|current_state.S_REST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N24
cycloneive_lcell_comb \my_control|current_state~8 (
// Equation(s):
// \my_control|current_state~8_combout  = (!\SW[2]~input_o  & (!\SW[3]~input_o  & (!\my_control|current_state.S_REST~q  & !\SW[4]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\my_control|current_state.S_REST~q ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\my_control|current_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|current_state~8 .lut_mask = 16'h0001;
defparam \my_control|current_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N25
dffeas \my_control|current_state.S_RIGHT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\my_control|current_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_control|current_state~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_control|current_state.S_RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_control|current_state.S_RIGHT .is_wysiwyg = "true";
defparam \my_control|current_state.S_RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N24
cycloneive_lcell_comb \my_control|x_out[7]~0 (
// Equation(s):
// \my_control|x_out[7]~0_combout  = ((!\my_control|current_state.S_LEFT~q  & !\my_control|current_state.S_RIGHT~q )) # (!\my_control|undraw~q )

	.dataa(\my_control|current_state.S_LEFT~q ),
	.datab(gnd),
	.datac(\my_control|current_state.S_RIGHT~q ),
	.datad(\my_control|undraw~q ),
	.cin(gnd),
	.combout(\my_control|x_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|x_out[7]~0 .lut_mask = 16'h05FF;
defparam \my_control|x_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N8
cycloneive_lcell_comb \my_control|Add3~0 (
// Equation(s):
// \my_control|Add3~0_combout  = \my_control|x0 [0] $ (VCC)
// \my_control|Add3~1  = CARRY(\my_control|x0 [0])

	.dataa(gnd),
	.datab(\my_control|x0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_control|Add3~0_combout ),
	.cout(\my_control|Add3~1 ));
// synopsys translate_off
defparam \my_control|Add3~0 .lut_mask = 16'h33CC;
defparam \my_control|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N0
cycloneive_lcell_comb \my_control|Add3~2 (
// Equation(s):
// \my_control|Add3~2_combout  = (\my_control|x_out[7]~0_combout  & ((\my_control|x0 [0]))) # (!\my_control|x_out[7]~0_combout  & (\my_control|Add3~0_combout ))

	.dataa(gnd),
	.datab(\my_control|x_out[7]~0_combout ),
	.datac(\my_control|Add3~0_combout ),
	.datad(\my_control|x0 [0]),
	.cin(gnd),
	.combout(\my_control|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~2 .lut_mask = 16'hFC30;
defparam \my_control|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N10
cycloneive_lcell_comb \my_control|Add3~3 (
// Equation(s):
// \my_control|Add3~3_combout  = (\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [1] & (\my_control|Add3~1  & VCC)) # (!\my_control|x0 [1] & (!\my_control|Add3~1 )))) # (!\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [1] & 
// (!\my_control|Add3~1 )) # (!\my_control|x0 [1] & ((\my_control|Add3~1 ) # (GND)))))
// \my_control|Add3~4  = CARRY((\my_control|current_state.S_RIGHT~q  & (!\my_control|x0 [1] & !\my_control|Add3~1 )) # (!\my_control|current_state.S_RIGHT~q  & ((!\my_control|Add3~1 ) # (!\my_control|x0 [1]))))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add3~1 ),
	.combout(\my_control|Add3~3_combout ),
	.cout(\my_control|Add3~4 ));
// synopsys translate_off
defparam \my_control|Add3~3 .lut_mask = 16'h9617;
defparam \my_control|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N26
cycloneive_lcell_comb \my_control|Add3~5 (
// Equation(s):
// \my_control|Add3~5_combout  = (\my_control|x_out[7]~0_combout  & (\my_control|x0 [1])) # (!\my_control|x_out[7]~0_combout  & ((\my_control|Add3~3_combout )))

	.dataa(gnd),
	.datab(\my_control|x0 [1]),
	.datac(\my_control|x_out[7]~0_combout ),
	.datad(\my_control|Add3~3_combout ),
	.cin(gnd),
	.combout(\my_control|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~5 .lut_mask = 16'hCFC0;
defparam \my_control|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N12
cycloneive_lcell_comb \my_control|Add3~6 (
// Equation(s):
// \my_control|Add3~6_combout  = ((\my_control|current_state.S_RIGHT~q  $ (\my_control|x0 [2] $ (!\my_control|Add3~4 )))) # (GND)
// \my_control|Add3~7  = CARRY((\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [2]) # (!\my_control|Add3~4 ))) # (!\my_control|current_state.S_RIGHT~q  & (\my_control|x0 [2] & !\my_control|Add3~4 )))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add3~4 ),
	.combout(\my_control|Add3~6_combout ),
	.cout(\my_control|Add3~7 ));
// synopsys translate_off
defparam \my_control|Add3~6 .lut_mask = 16'h698E;
defparam \my_control|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N14
cycloneive_lcell_comb \my_control|Add3~9 (
// Equation(s):
// \my_control|Add3~9_combout  = (\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [3] & (\my_control|Add3~7  & VCC)) # (!\my_control|x0 [3] & (!\my_control|Add3~7 )))) # (!\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [3] & 
// (!\my_control|Add3~7 )) # (!\my_control|x0 [3] & ((\my_control|Add3~7 ) # (GND)))))
// \my_control|Add3~10  = CARRY((\my_control|current_state.S_RIGHT~q  & (!\my_control|x0 [3] & !\my_control|Add3~7 )) # (!\my_control|current_state.S_RIGHT~q  & ((!\my_control|Add3~7 ) # (!\my_control|x0 [3]))))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add3~7 ),
	.combout(\my_control|Add3~9_combout ),
	.cout(\my_control|Add3~10 ));
// synopsys translate_off
defparam \my_control|Add3~9 .lut_mask = 16'h9617;
defparam \my_control|Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N6
cycloneive_lcell_comb \my_control|Add3~11 (
// Equation(s):
// \my_control|Add3~11_combout  = (\my_control|x_out[7]~0_combout  & ((\my_control|x0 [3]))) # (!\my_control|x_out[7]~0_combout  & (\my_control|Add3~9_combout ))

	.dataa(gnd),
	.datab(\my_control|x_out[7]~0_combout ),
	.datac(\my_control|Add3~9_combout ),
	.datad(\my_control|x0 [3]),
	.cin(gnd),
	.combout(\my_control|Add3~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~11 .lut_mask = 16'hFC30;
defparam \my_control|Add3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N4
cycloneive_lcell_comb \my_control|Add3~8 (
// Equation(s):
// \my_control|Add3~8_combout  = (\my_control|x_out[7]~0_combout  & (\my_control|x0 [2])) # (!\my_control|x_out[7]~0_combout  & ((\my_control|Add3~6_combout )))

	.dataa(gnd),
	.datab(\my_control|x0 [2]),
	.datac(\my_control|x_out[7]~0_combout ),
	.datad(\my_control|Add3~6_combout ),
	.cin(gnd),
	.combout(\my_control|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~8 .lut_mask = 16'hCFC0;
defparam \my_control|Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N8
cycloneive_lcell_comb \my_hex0|WideOr6~0 (
// Equation(s):
// \my_hex0|WideOr6~0_combout  = (\my_control|Add3~11_combout  & (\my_control|Add3~2_combout  & (\my_control|Add3~5_combout  $ (\my_control|Add3~8_combout )))) # (!\my_control|Add3~11_combout  & (!\my_control|Add3~5_combout  & (\my_control|Add3~2_combout  $ 
// (\my_control|Add3~8_combout ))))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr6~0 .lut_mask = 16'h2182;
defparam \my_hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N26
cycloneive_lcell_comb \my_hex0|WideOr5~0 (
// Equation(s):
// \my_hex0|WideOr5~0_combout  = (\my_control|Add3~5_combout  & ((\my_control|Add3~2_combout  & (\my_control|Add3~11_combout )) # (!\my_control|Add3~2_combout  & ((\my_control|Add3~8_combout ))))) # (!\my_control|Add3~5_combout  & (\my_control|Add3~8_combout 
//  & (\my_control|Add3~2_combout  $ (\my_control|Add3~11_combout ))))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr5~0 .lut_mask = 16'hD680;
defparam \my_hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N4
cycloneive_lcell_comb \my_hex0|WideOr4~0 (
// Equation(s):
// \my_hex0|WideOr4~0_combout  = (\my_control|Add3~11_combout  & (\my_control|Add3~8_combout  & ((\my_control|Add3~5_combout ) # (!\my_control|Add3~2_combout )))) # (!\my_control|Add3~11_combout  & (!\my_control|Add3~2_combout  & (\my_control|Add3~5_combout  
// & !\my_control|Add3~8_combout )))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr4~0 .lut_mask = 16'hD004;
defparam \my_hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N30
cycloneive_lcell_comb \my_hex0|WideOr3~0 (
// Equation(s):
// \my_hex0|WideOr3~0_combout  = (\my_control|Add3~2_combout  & (\my_control|Add3~5_combout  $ (((!\my_control|Add3~8_combout ))))) # (!\my_control|Add3~2_combout  & ((\my_control|Add3~5_combout  & (\my_control|Add3~11_combout  & !\my_control|Add3~8_combout 
// )) # (!\my_control|Add3~5_combout  & (!\my_control|Add3~11_combout  & \my_control|Add3~8_combout ))))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr3~0 .lut_mask = 16'h8962;
defparam \my_hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N0
cycloneive_lcell_comb \my_hex0|WideOr2~0 (
// Equation(s):
// \my_hex0|WideOr2~0_combout  = (\my_control|Add3~5_combout  & (\my_control|Add3~2_combout  & (!\my_control|Add3~11_combout ))) # (!\my_control|Add3~5_combout  & ((\my_control|Add3~8_combout  & ((!\my_control|Add3~11_combout ))) # 
// (!\my_control|Add3~8_combout  & (\my_control|Add3~2_combout ))))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \my_hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N10
cycloneive_lcell_comb \my_hex0|WideOr1~0 (
// Equation(s):
// \my_hex0|WideOr1~0_combout  = (\my_control|Add3~2_combout  & (\my_control|Add3~11_combout  $ (((\my_control|Add3~5_combout ) # (!\my_control|Add3~8_combout ))))) # (!\my_control|Add3~2_combout  & (\my_control|Add3~5_combout  & 
// (!\my_control|Add3~11_combout  & !\my_control|Add3~8_combout )))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr1~0 .lut_mask = 16'h280E;
defparam \my_hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y55_N20
cycloneive_lcell_comb \my_hex0|WideOr0~0 (
// Equation(s):
// \my_hex0|WideOr0~0_combout  = (\my_control|Add3~2_combout  & ((\my_control|Add3~11_combout ) # (\my_control|Add3~5_combout  $ (\my_control|Add3~8_combout )))) # (!\my_control|Add3~2_combout  & ((\my_control|Add3~5_combout ) # (\my_control|Add3~11_combout  
// $ (\my_control|Add3~8_combout ))))

	.dataa(\my_control|Add3~2_combout ),
	.datab(\my_control|Add3~5_combout ),
	.datac(\my_control|Add3~11_combout ),
	.datad(\my_control|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex0|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \my_hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N16
cycloneive_lcell_comb \my_control|Add3~12 (
// Equation(s):
// \my_control|Add3~12_combout  = ((\my_control|current_state.S_RIGHT~q  $ (\my_control|x0 [4] $ (!\my_control|Add3~10 )))) # (GND)
// \my_control|Add3~13  = CARRY((\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [4]) # (!\my_control|Add3~10 ))) # (!\my_control|current_state.S_RIGHT~q  & (\my_control|x0 [4] & !\my_control|Add3~10 )))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add3~10 ),
	.combout(\my_control|Add3~12_combout ),
	.cout(\my_control|Add3~13 ));
// synopsys translate_off
defparam \my_control|Add3~12 .lut_mask = 16'h698E;
defparam \my_control|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N18
cycloneive_lcell_comb \my_control|Add3~15 (
// Equation(s):
// \my_control|Add3~15_combout  = (\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [5] & (\my_control|Add3~13  & VCC)) # (!\my_control|x0 [5] & (!\my_control|Add3~13 )))) # (!\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [5] & 
// (!\my_control|Add3~13 )) # (!\my_control|x0 [5] & ((\my_control|Add3~13 ) # (GND)))))
// \my_control|Add3~16  = CARRY((\my_control|current_state.S_RIGHT~q  & (!\my_control|x0 [5] & !\my_control|Add3~13 )) # (!\my_control|current_state.S_RIGHT~q  & ((!\my_control|Add3~13 ) # (!\my_control|x0 [5]))))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add3~13 ),
	.combout(\my_control|Add3~15_combout ),
	.cout(\my_control|Add3~16 ));
// synopsys translate_off
defparam \my_control|Add3~15 .lut_mask = 16'h9617;
defparam \my_control|Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N20
cycloneive_lcell_comb \my_control|Add3~18 (
// Equation(s):
// \my_control|Add3~18_combout  = ((\my_control|current_state.S_RIGHT~q  $ (\my_control|x0 [6] $ (!\my_control|Add3~16 )))) # (GND)
// \my_control|Add3~19  = CARRY((\my_control|current_state.S_RIGHT~q  & ((\my_control|x0 [6]) # (!\my_control|Add3~16 ))) # (!\my_control|current_state.S_RIGHT~q  & (\my_control|x0 [6] & !\my_control|Add3~16 )))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(\my_control|x0 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add3~16 ),
	.combout(\my_control|Add3~18_combout ),
	.cout(\my_control|Add3~19 ));
// synopsys translate_off
defparam \my_control|Add3~18 .lut_mask = 16'h698E;
defparam \my_control|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N28
cycloneive_lcell_comb \my_control|Add3~20 (
// Equation(s):
// \my_control|Add3~20_combout  = (\my_control|x_out[7]~0_combout  & (\my_control|x0 [6])) # (!\my_control|x_out[7]~0_combout  & ((\my_control|Add3~18_combout )))

	.dataa(gnd),
	.datab(\my_control|x0 [6]),
	.datac(\my_control|x_out[7]~0_combout ),
	.datad(\my_control|Add3~18_combout ),
	.cin(gnd),
	.combout(\my_control|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~20 .lut_mask = 16'hCFC0;
defparam \my_control|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N2
cycloneive_lcell_comb \my_control|Add3~17 (
// Equation(s):
// \my_control|Add3~17_combout  = (\my_control|x_out[7]~0_combout  & (\my_control|x0 [5])) # (!\my_control|x_out[7]~0_combout  & ((\my_control|Add3~15_combout )))

	.dataa(gnd),
	.datab(\my_control|x0 [5]),
	.datac(\my_control|x_out[7]~0_combout ),
	.datad(\my_control|Add3~15_combout ),
	.cin(gnd),
	.combout(\my_control|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~17 .lut_mask = 16'hCFC0;
defparam \my_control|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N24
cycloneive_lcell_comb \my_control|Add3~14 (
// Equation(s):
// \my_control|Add3~14_combout  = (\my_control|x_out[7]~0_combout  & (\my_control|x0 [4])) # (!\my_control|x_out[7]~0_combout  & ((\my_control|Add3~12_combout )))

	.dataa(gnd),
	.datab(\my_control|x_out[7]~0_combout ),
	.datac(\my_control|x0 [4]),
	.datad(\my_control|Add3~12_combout ),
	.cin(gnd),
	.combout(\my_control|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~14 .lut_mask = 16'hF3C0;
defparam \my_control|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N22
cycloneive_lcell_comb \my_control|Add3~21 (
// Equation(s):
// \my_control|Add3~21_combout  = \my_control|current_state.S_RIGHT~q  $ (\my_control|Add3~19  $ (\my_control|x0 [7]))

	.dataa(\my_control|current_state.S_RIGHT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_control|x0 [7]),
	.cin(\my_control|Add3~19 ),
	.combout(\my_control|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~21 .lut_mask = 16'hA55A;
defparam \my_control|Add3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N30
cycloneive_lcell_comb \my_control|Add3~23 (
// Equation(s):
// \my_control|Add3~23_combout  = (\my_control|x_out[7]~0_combout  & ((\my_control|x0 [7]))) # (!\my_control|x_out[7]~0_combout  & (\my_control|Add3~21_combout ))

	.dataa(gnd),
	.datab(\my_control|x_out[7]~0_combout ),
	.datac(\my_control|Add3~21_combout ),
	.datad(\my_control|x0 [7]),
	.cin(gnd),
	.combout(\my_control|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add3~23 .lut_mask = 16'hFC30;
defparam \my_control|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N0
cycloneive_lcell_comb \my_hex1|WideOr6~0 (
// Equation(s):
// \my_hex1|WideOr6~0_combout  = (\my_control|Add3~20_combout  & (!\my_control|Add3~17_combout  & (\my_control|Add3~14_combout  $ (!\my_control|Add3~23_combout )))) # (!\my_control|Add3~20_combout  & (\my_control|Add3~14_combout  & 
// (\my_control|Add3~17_combout  $ (!\my_control|Add3~23_combout ))))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr6~0 .lut_mask = 16'h6012;
defparam \my_hex1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N2
cycloneive_lcell_comb \my_hex1|WideOr5~0 (
// Equation(s):
// \my_hex1|WideOr5~0_combout  = (\my_control|Add3~17_combout  & ((\my_control|Add3~14_combout  & ((\my_control|Add3~23_combout ))) # (!\my_control|Add3~14_combout  & (\my_control|Add3~20_combout )))) # (!\my_control|Add3~17_combout  & 
// (\my_control|Add3~20_combout  & (\my_control|Add3~14_combout  $ (\my_control|Add3~23_combout ))))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr5~0 .lut_mask = 16'hCA28;
defparam \my_hex1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N12
cycloneive_lcell_comb \my_hex1|WideOr4~0 (
// Equation(s):
// \my_hex1|WideOr4~0_combout  = (\my_control|Add3~20_combout  & (\my_control|Add3~23_combout  & ((\my_control|Add3~17_combout ) # (!\my_control|Add3~14_combout )))) # (!\my_control|Add3~20_combout  & (\my_control|Add3~17_combout  & 
// (!\my_control|Add3~14_combout  & !\my_control|Add3~23_combout )))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr4~0 .lut_mask = 16'h8A04;
defparam \my_hex1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N14
cycloneive_lcell_comb \my_hex1|WideOr3~0 (
// Equation(s):
// \my_hex1|WideOr3~0_combout  = (\my_control|Add3~14_combout  & (\my_control|Add3~20_combout  $ ((!\my_control|Add3~17_combout )))) # (!\my_control|Add3~14_combout  & ((\my_control|Add3~20_combout  & (!\my_control|Add3~17_combout  & 
// !\my_control|Add3~23_combout )) # (!\my_control|Add3~20_combout  & (\my_control|Add3~17_combout  & \my_control|Add3~23_combout ))))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr3~0 .lut_mask = 16'h9492;
defparam \my_hex1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N8
cycloneive_lcell_comb \my_hex1|WideOr2~0 (
// Equation(s):
// \my_hex1|WideOr2~0_combout  = (\my_control|Add3~17_combout  & (((\my_control|Add3~14_combout  & !\my_control|Add3~23_combout )))) # (!\my_control|Add3~17_combout  & ((\my_control|Add3~20_combout  & ((!\my_control|Add3~23_combout ))) # 
// (!\my_control|Add3~20_combout  & (\my_control|Add3~14_combout ))))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr2~0 .lut_mask = 16'h10F2;
defparam \my_hex1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N18
cycloneive_lcell_comb \my_hex1|WideOr1~0 (
// Equation(s):
// \my_hex1|WideOr1~0_combout  = (\my_control|Add3~20_combout  & (\my_control|Add3~14_combout  & (\my_control|Add3~17_combout  $ (\my_control|Add3~23_combout )))) # (!\my_control|Add3~20_combout  & (!\my_control|Add3~23_combout  & 
// ((\my_control|Add3~17_combout ) # (\my_control|Add3~14_combout ))))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr1~0 .lut_mask = 16'h20D4;
defparam \my_hex1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N28
cycloneive_lcell_comb \my_hex1|WideOr0~0 (
// Equation(s):
// \my_hex1|WideOr0~0_combout  = (\my_control|Add3~14_combout  & ((\my_control|Add3~23_combout ) # (\my_control|Add3~20_combout  $ (\my_control|Add3~17_combout )))) # (!\my_control|Add3~14_combout  & ((\my_control|Add3~17_combout ) # 
// (\my_control|Add3~20_combout  $ (\my_control|Add3~23_combout ))))

	.dataa(\my_control|Add3~20_combout ),
	.datab(\my_control|Add3~17_combout ),
	.datac(\my_control|Add3~14_combout ),
	.datad(\my_control|Add3~23_combout ),
	.cin(gnd),
	.combout(\my_hex1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex1|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \my_hex1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N2
cycloneive_lcell_comb \my_control|y_out[2]~0 (
// Equation(s):
// \my_control|y_out[2]~0_combout  = ((!\my_control|current_state.S_UP~q  & !\my_control|current_state.S_DOWN~q )) # (!\my_control|undraw~q )

	.dataa(\my_control|current_state.S_UP~q ),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(gnd),
	.datad(\my_control|undraw~q ),
	.cin(gnd),
	.combout(\my_control|y_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|y_out[2]~0 .lut_mask = 16'h11FF;
defparam \my_control|y_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N18
cycloneive_lcell_comb \my_control|Add1~0 (
// Equation(s):
// \my_control|Add1~0_combout  = \my_control|y0 [0] $ (VCC)
// \my_control|Add1~1  = CARRY(\my_control|y0 [0])

	.dataa(gnd),
	.datab(\my_control|y0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_control|Add1~0_combout ),
	.cout(\my_control|Add1~1 ));
// synopsys translate_off
defparam \my_control|Add1~0 .lut_mask = 16'h33CC;
defparam \my_control|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N20
cycloneive_lcell_comb \my_control|Add1~3 (
// Equation(s):
// \my_control|Add1~3_combout  = (\my_control|y0 [1] & ((\my_control|current_state.S_DOWN~q  & (\my_control|Add1~1  & VCC)) # (!\my_control|current_state.S_DOWN~q  & (!\my_control|Add1~1 )))) # (!\my_control|y0 [1] & ((\my_control|current_state.S_DOWN~q  & 
// (!\my_control|Add1~1 )) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|Add1~1 ) # (GND)))))
// \my_control|Add1~4  = CARRY((\my_control|y0 [1] & (!\my_control|current_state.S_DOWN~q  & !\my_control|Add1~1 )) # (!\my_control|y0 [1] & ((!\my_control|Add1~1 ) # (!\my_control|current_state.S_DOWN~q ))))

	.dataa(\my_control|y0 [1]),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add1~1 ),
	.combout(\my_control|Add1~3_combout ),
	.cout(\my_control|Add1~4 ));
// synopsys translate_off
defparam \my_control|Add1~3 .lut_mask = 16'h9617;
defparam \my_control|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N22
cycloneive_lcell_comb \my_control|Add1~6 (
// Equation(s):
// \my_control|Add1~6_combout  = ((\my_control|y0 [2] $ (\my_control|current_state.S_DOWN~q  $ (!\my_control|Add1~4 )))) # (GND)
// \my_control|Add1~7  = CARRY((\my_control|y0 [2] & ((\my_control|current_state.S_DOWN~q ) # (!\my_control|Add1~4 ))) # (!\my_control|y0 [2] & (\my_control|current_state.S_DOWN~q  & !\my_control|Add1~4 )))

	.dataa(\my_control|y0 [2]),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add1~4 ),
	.combout(\my_control|Add1~6_combout ),
	.cout(\my_control|Add1~7 ));
// synopsys translate_off
defparam \my_control|Add1~6 .lut_mask = 16'h698E;
defparam \my_control|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N24
cycloneive_lcell_comb \my_control|Add1~9 (
// Equation(s):
// \my_control|Add1~9_combout  = (\my_control|y0 [3] & ((\my_control|current_state.S_DOWN~q  & (\my_control|Add1~7  & VCC)) # (!\my_control|current_state.S_DOWN~q  & (!\my_control|Add1~7 )))) # (!\my_control|y0 [3] & ((\my_control|current_state.S_DOWN~q  & 
// (!\my_control|Add1~7 )) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|Add1~7 ) # (GND)))))
// \my_control|Add1~10  = CARRY((\my_control|y0 [3] & (!\my_control|current_state.S_DOWN~q  & !\my_control|Add1~7 )) # (!\my_control|y0 [3] & ((!\my_control|Add1~7 ) # (!\my_control|current_state.S_DOWN~q ))))

	.dataa(\my_control|y0 [3]),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add1~7 ),
	.combout(\my_control|Add1~9_combout ),
	.cout(\my_control|Add1~10 ));
// synopsys translate_off
defparam \my_control|Add1~9 .lut_mask = 16'h9617;
defparam \my_control|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N14
cycloneive_lcell_comb \my_control|Add1~11 (
// Equation(s):
// \my_control|Add1~11_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [3])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~9_combout )))

	.dataa(\my_control|y_out[2]~0_combout ),
	.datab(gnd),
	.datac(\my_control|y0 [3]),
	.datad(\my_control|Add1~9_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~11 .lut_mask = 16'hF5A0;
defparam \my_control|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N10
cycloneive_lcell_comb \my_control|Add1~5 (
// Equation(s):
// \my_control|Add1~5_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [1])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~3_combout )))

	.dataa(\my_control|y_out[2]~0_combout ),
	.datab(gnd),
	.datac(\my_control|y0 [1]),
	.datad(\my_control|Add1~3_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~5 .lut_mask = 16'hF5A0;
defparam \my_control|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N4
cycloneive_lcell_comb \my_control|Add1~8 (
// Equation(s):
// \my_control|Add1~8_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [2])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~6_combout )))

	.dataa(gnd),
	.datab(\my_control|y0 [2]),
	.datac(\my_control|Add1~6_combout ),
	.datad(\my_control|y_out[2]~0_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~8 .lut_mask = 16'hCCF0;
defparam \my_control|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N8
cycloneive_lcell_comb \my_control|Add1~2 (
// Equation(s):
// \my_control|Add1~2_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [0])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~0_combout )))

	.dataa(\my_control|y_out[2]~0_combout ),
	.datab(gnd),
	.datac(\my_control|y0 [0]),
	.datad(\my_control|Add1~0_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~2 .lut_mask = 16'hF5A0;
defparam \my_control|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N8
cycloneive_lcell_comb \my_hex2|WideOr6~0 (
// Equation(s):
// \my_hex2|WideOr6~0_combout  = (\my_control|Add1~11_combout  & (\my_control|Add1~2_combout  & (\my_control|Add1~5_combout  $ (\my_control|Add1~8_combout )))) # (!\my_control|Add1~11_combout  & (!\my_control|Add1~5_combout  & (\my_control|Add1~8_combout  $ 
// (\my_control|Add1~2_combout ))))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr6~0 .lut_mask = 16'h2910;
defparam \my_hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N18
cycloneive_lcell_comb \my_hex2|WideOr5~0 (
// Equation(s):
// \my_hex2|WideOr5~0_combout  = (\my_control|Add1~11_combout  & ((\my_control|Add1~2_combout  & (\my_control|Add1~5_combout )) # (!\my_control|Add1~2_combout  & ((\my_control|Add1~8_combout ))))) # (!\my_control|Add1~11_combout  & 
// (\my_control|Add1~8_combout  & (\my_control|Add1~5_combout  $ (\my_control|Add1~2_combout ))))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N12
cycloneive_lcell_comb \my_hex2|WideOr4~0 (
// Equation(s):
// \my_hex2|WideOr4~0_combout  = (\my_control|Add1~11_combout  & (\my_control|Add1~8_combout  & ((\my_control|Add1~5_combout ) # (!\my_control|Add1~2_combout )))) # (!\my_control|Add1~11_combout  & (\my_control|Add1~5_combout  & (!\my_control|Add1~8_combout  
// & !\my_control|Add1~2_combout )))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N6
cycloneive_lcell_comb \my_hex2|WideOr3~0 (
// Equation(s):
// \my_hex2|WideOr3~0_combout  = (\my_control|Add1~2_combout  & ((\my_control|Add1~5_combout  $ (!\my_control|Add1~8_combout )))) # (!\my_control|Add1~2_combout  & ((\my_control|Add1~11_combout  & (\my_control|Add1~5_combout  & !\my_control|Add1~8_combout )) 
// # (!\my_control|Add1~11_combout  & (!\my_control|Add1~5_combout  & \my_control|Add1~8_combout ))))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr3~0 .lut_mask = 16'hC318;
defparam \my_hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N0
cycloneive_lcell_comb \my_hex2|WideOr2~0 (
// Equation(s):
// \my_hex2|WideOr2~0_combout  = (\my_control|Add1~5_combout  & (!\my_control|Add1~11_combout  & ((\my_control|Add1~2_combout )))) # (!\my_control|Add1~5_combout  & ((\my_control|Add1~8_combout  & (!\my_control|Add1~11_combout )) # 
// (!\my_control|Add1~8_combout  & ((\my_control|Add1~2_combout )))))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr2~0 .lut_mask = 16'h5710;
defparam \my_hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N26
cycloneive_lcell_comb \my_hex2|WideOr1~0 (
// Equation(s):
// \my_hex2|WideOr1~0_combout  = (\my_control|Add1~5_combout  & (!\my_control|Add1~11_combout  & ((\my_control|Add1~2_combout ) # (!\my_control|Add1~8_combout )))) # (!\my_control|Add1~5_combout  & (\my_control|Add1~2_combout  & (\my_control|Add1~11_combout  
// $ (!\my_control|Add1~8_combout ))))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr1~0 .lut_mask = 16'h6504;
defparam \my_hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y23_N4
cycloneive_lcell_comb \my_hex2|WideOr0~0 (
// Equation(s):
// \my_hex2|WideOr0~0_combout  = (\my_control|Add1~2_combout  & ((\my_control|Add1~11_combout ) # (\my_control|Add1~5_combout  $ (\my_control|Add1~8_combout )))) # (!\my_control|Add1~2_combout  & ((\my_control|Add1~5_combout ) # (\my_control|Add1~11_combout  
// $ (\my_control|Add1~8_combout ))))

	.dataa(\my_control|Add1~11_combout ),
	.datab(\my_control|Add1~5_combout ),
	.datac(\my_control|Add1~8_combout ),
	.datad(\my_control|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex2|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \my_hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N26
cycloneive_lcell_comb \my_control|Add1~12 (
// Equation(s):
// \my_control|Add1~12_combout  = ((\my_control|y0 [4] $ (\my_control|current_state.S_DOWN~q  $ (!\my_control|Add1~10 )))) # (GND)
// \my_control|Add1~13  = CARRY((\my_control|y0 [4] & ((\my_control|current_state.S_DOWN~q ) # (!\my_control|Add1~10 ))) # (!\my_control|y0 [4] & (\my_control|current_state.S_DOWN~q  & !\my_control|Add1~10 )))

	.dataa(\my_control|y0 [4]),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add1~10 ),
	.combout(\my_control|Add1~12_combout ),
	.cout(\my_control|Add1~13 ));
// synopsys translate_off
defparam \my_control|Add1~12 .lut_mask = 16'h698E;
defparam \my_control|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N28
cycloneive_lcell_comb \my_control|Add1~15 (
// Equation(s):
// \my_control|Add1~15_combout  = (\my_control|y0 [5] & ((\my_control|current_state.S_DOWN~q  & (\my_control|Add1~13  & VCC)) # (!\my_control|current_state.S_DOWN~q  & (!\my_control|Add1~13 )))) # (!\my_control|y0 [5] & ((\my_control|current_state.S_DOWN~q  
// & (!\my_control|Add1~13 )) # (!\my_control|current_state.S_DOWN~q  & ((\my_control|Add1~13 ) # (GND)))))
// \my_control|Add1~16  = CARRY((\my_control|y0 [5] & (!\my_control|current_state.S_DOWN~q  & !\my_control|Add1~13 )) # (!\my_control|y0 [5] & ((!\my_control|Add1~13 ) # (!\my_control|current_state.S_DOWN~q ))))

	.dataa(\my_control|y0 [5]),
	.datab(\my_control|current_state.S_DOWN~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_control|Add1~13 ),
	.combout(\my_control|Add1~15_combout ),
	.cout(\my_control|Add1~16 ));
// synopsys translate_off
defparam \my_control|Add1~15 .lut_mask = 16'h9617;
defparam \my_control|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N12
cycloneive_lcell_comb \my_control|Add1~20 (
// Equation(s):
// \my_control|Add1~20_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [5])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~15_combout )))

	.dataa(\my_control|y_out[2]~0_combout ),
	.datab(\my_control|y0 [5]),
	.datac(gnd),
	.datad(\my_control|Add1~15_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~20 .lut_mask = 16'hDD88;
defparam \my_control|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N30
cycloneive_lcell_comb \my_control|Add1~17 (
// Equation(s):
// \my_control|Add1~17_combout  = \my_control|y0 [6] $ (\my_control|Add1~16  $ (!\my_control|current_state.S_DOWN~q ))

	.dataa(gnd),
	.datab(\my_control|y0 [6]),
	.datac(gnd),
	.datad(\my_control|current_state.S_DOWN~q ),
	.cin(\my_control|Add1~16 ),
	.combout(\my_control|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~17 .lut_mask = 16'h3CC3;
defparam \my_control|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N2
cycloneive_lcell_comb \my_control|Add1~19 (
// Equation(s):
// \my_control|Add1~19_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [6])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~17_combout )))

	.dataa(gnd),
	.datab(\my_control|y0 [6]),
	.datac(\my_control|Add1~17_combout ),
	.datad(\my_control|y_out[2]~0_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~19 .lut_mask = 16'hCCF0;
defparam \my_control|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N16
cycloneive_lcell_comb \my_control|Add1~14 (
// Equation(s):
// \my_control|Add1~14_combout  = (\my_control|y_out[2]~0_combout  & (\my_control|y0 [4])) # (!\my_control|y_out[2]~0_combout  & ((\my_control|Add1~12_combout )))

	.dataa(gnd),
	.datab(\my_control|y0 [4]),
	.datac(\my_control|Add1~12_combout ),
	.datad(\my_control|y_out[2]~0_combout ),
	.cin(gnd),
	.combout(\my_control|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_control|Add1~14 .lut_mask = 16'hCCF0;
defparam \my_control|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N6
cycloneive_lcell_comb \my_hex3|WideOr6~0 (
// Equation(s):
// \my_hex3|WideOr6~0_combout  = (!\my_control|Add1~20_combout  & (\my_control|Add1~19_combout  $ (\my_control|Add1~14_combout )))

	.dataa(\my_control|Add1~20_combout ),
	.datab(\my_control|Add1~19_combout ),
	.datac(gnd),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|WideOr6~0 .lut_mask = 16'h1144;
defparam \my_hex3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N8
cycloneive_lcell_comb \my_hex3|WideOr5~0 (
// Equation(s):
// \my_hex3|WideOr5~0_combout  = (\my_control|Add1~19_combout  & (\my_control|Add1~20_combout  $ (\my_control|Add1~14_combout )))

	.dataa(\my_control|Add1~20_combout ),
	.datab(gnd),
	.datac(\my_control|Add1~19_combout ),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|WideOr5~0 .lut_mask = 16'h50A0;
defparam \my_hex3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y7_N8
cycloneive_lcell_comb \my_hex3|Decoder0~0 (
// Equation(s):
// \my_hex3|Decoder0~0_combout  = (!\my_control|Add1~19_combout  & (\my_control|Add1~20_combout  & !\my_control|Add1~14_combout ))

	.dataa(gnd),
	.datab(\my_control|Add1~19_combout ),
	.datac(\my_control|Add1~20_combout ),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|Decoder0~0 .lut_mask = 16'h0030;
defparam \my_hex3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y7_N26
cycloneive_lcell_comb \my_hex3|WideOr3~0 (
// Equation(s):
// \my_hex3|WideOr3~0_combout  = (\my_control|Add1~19_combout  & (\my_control|Add1~20_combout  $ (!\my_control|Add1~14_combout ))) # (!\my_control|Add1~19_combout  & (!\my_control|Add1~20_combout  & \my_control|Add1~14_combout ))

	.dataa(gnd),
	.datab(\my_control|Add1~19_combout ),
	.datac(\my_control|Add1~20_combout ),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|WideOr3~0 .lut_mask = 16'hC30C;
defparam \my_hex3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y7_N28
cycloneive_lcell_comb \my_hex3|WideOr2~0 (
// Equation(s):
// \my_hex3|WideOr2~0_combout  = (\my_control|Add1~14_combout ) # ((\my_control|Add1~19_combout  & !\my_control|Add1~20_combout ))

	.dataa(gnd),
	.datab(\my_control|Add1~19_combout ),
	.datac(\my_control|Add1~20_combout ),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|WideOr2~0 .lut_mask = 16'hFF0C;
defparam \my_hex3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y7_N30
cycloneive_lcell_comb \my_hex3|WideOr1~0 (
// Equation(s):
// \my_hex3|WideOr1~0_combout  = (\my_control|Add1~19_combout  & (\my_control|Add1~20_combout  & \my_control|Add1~14_combout )) # (!\my_control|Add1~19_combout  & ((\my_control|Add1~20_combout ) # (\my_control|Add1~14_combout )))

	.dataa(gnd),
	.datab(\my_control|Add1~19_combout ),
	.datac(\my_control|Add1~20_combout ),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|WideOr1~0 .lut_mask = 16'hF330;
defparam \my_hex3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y7_N24
cycloneive_lcell_comb \my_hex3|WideOr0~0 (
// Equation(s):
// \my_hex3|WideOr0~0_combout  = (\my_control|Add1~19_combout  & (\my_control|Add1~20_combout  & \my_control|Add1~14_combout )) # (!\my_control|Add1~19_combout  & (!\my_control|Add1~20_combout ))

	.dataa(gnd),
	.datab(\my_control|Add1~19_combout ),
	.datac(\my_control|Add1~20_combout ),
	.datad(\my_control|Add1~14_combout ),
	.cin(gnd),
	.combout(\my_hex3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_hex3|WideOr0~0 .lut_mask = 16'hC303;
defparam \my_hex3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
