# Amp-lified

Isabella Abilheira, Sree Chalimadugu, Simrun Mutha, and Prisha Sadhwani

In this project, we are builing a Class-D amplifier and testing its abilities using a generated a pwm signal created on Verilog via an FPGA.
