<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>Ux2FPGA</header>
  <drc>
    <status>C:\Microchip\Libero_SoC_v2023.2\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message> bus interface data width mismatch</message>
    <detail> There is a data width mismatch between Ux2FPGA_sb_0:AMBA_SLAVE_0:AMBA_SLAVE_0_PWDATAS[0-31] and CoreUARTapb_C0_0:APB_bif:PWDATA[0-7] which may result in a loss of data.</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/Ux2FPGA/pins/Ux2FPGA_sb_0:AMBA_SLAVE_0</crossprobe>
  </drc>
</drcreport>
