# 0 "arch/arm/boot/dts/omap4-var-dvk-om44.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm/boot/dts/omap4-var-dvk-om44.dts"




/dts-v1/;

# 1 "arch/arm/boot/dts/omap4-var-som-om44.dtsi" 1





# 1 "arch/arm/boot/dts/omap4460.dtsi" 1






# 1 "arch/arm/boot/dts/omap4.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
# 7 "arch/arm/boot/dts/omap4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/omap4.h" 1
# 8 "arch/arm/boot/dts/omap4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm/boot/dts/omap4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm/boot/dts/omap4.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
# 11 "arch/arm/boot/dts/omap4.dtsi" 2


/ {
 compatible = "ti,omap4430", "ti,omap4";
 interrupt-parent = <&wakeupgen>;
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &mmc1;
  mmc1 = &mmc2;
  mmc2 = &mmc3;
  mmc3 = &mmc4;
  mmc4 = &mmc5;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  rproc0 = &dsp;
  rproc1 = &ipu;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   next-level-cache = <&L2>;
   reg = <0x0>;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;
  };
  cpu@1 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   next-level-cache = <&L2>;
   reg = <0x1>;
  };
 };





 ocmcram: sram@40304000 {
  compatible = "mmio-sram";
  reg = <0x40304000 0xa000>;
 };

 gic: interrupt-controller@48241000 {
  compatible = "arm,cortex-a9-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x48241000 0x1000>,
        <0x48240100 0x0100>;
  interrupt-parent = <&gic>;
 };

 L2: cache-controller@48242000 {
  compatible = "arm,pl310-cache";
  reg = <0x48242000 0x1000>;
  cache-unified;
  cache-level = <2>;
 };

 local-timer@48240600 {
  compatible = "arm,cortex-a9-twd-timer";
  clocks = <&mpu_periphclk>;
  reg = <0x48240600 0x20>;
  interrupts = <1 13 (((3) << 8) | 1)>;
  interrupt-parent = <&gic>;
 };

 wakeupgen: interrupt-controller@48281000 {
  compatible = "ti,omap4-wugen-mpu";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x48281000 0x1000>;
  interrupt-parent = <&gic>;
 };
# 109 "arch/arm/boot/dts/omap4.dtsi"
 ocp {
  compatible = "simple-pm-bus";
  power-domains = <&prm_l4per>;
  clocks = <&l3_1_clkctrl ((0x20) - 0x20) 0>,
    <&l3_2_clkctrl ((0x20) - 0x20) 0>,
    <&l3_instr_clkctrl ((0x20) - 0x20) 0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  l3-noc@44000000 {
   compatible = "ti,omap4-l3-noc";
   reg = <0x44000000 0x1000>,
         <0x44800000 0x2000>,
         <0x45000000 0x1000>;
   interrupts = <0 9 4>,
         <0 10 4>;
  };

  l4_wkup: interconnect@4a300000 {
  };

  l4_cfg: interconnect@4a000000 {
  };

  l4_per: interconnect@48000000 {
  };

  target-module@48210000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   power-domains = <&prm_mpu>;
   clocks = <&mpuss_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x48210000 0x1f0000>;

   mpu {
    compatible = "ti,omap4-mpu";
    sram = <&ocmcram>;
   };
  };

  l4_abe: interconnect@40100000 {
  };

  target-module@50000000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x50000000 4>,
         <0x50000010 4>,
         <0x50000014 4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   ti,no-idle-on-init;
   clocks = <&l3_2_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x50000000 0x50000000 0x00001000>,
     <0x00000000 0x00000000 0x40000000>;

   gpmc: gpmc@50000000 {
    compatible = "ti,omap4430-gpmc";
    reg = <0x50000000 0x1000>;
    #address-cells = <2>;
    #size-cells = <1>;
    interrupts = <0 20 4>;
    dmas = <&sdma 4>;
    dma-names = "rxtx";
    gpmc,num-cs = <8>;
    gpmc,num-waitpins = <4>;
    clocks = <&l3_div_ck>;
    clock-names = "fck";
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-controller;
    #gpio-cells = <2>;
   };
  };

  target-module@52000000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x52000000 0x4>,
         <0x52000010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-delay-us = <2>;
   power-domains = <&prm_cam>;
   clocks = <&iss_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x52000000 0x1000000>;


  };







  target-module@54000000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   power-domains = <&prm_emu>;
   clocks = <&emu_sys_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x54000000 0x1000000>;

   pmu: pmu {
    compatible = "arm,cortex-a9-pmu";
   };
  };

  target-module@55082000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x55082000 0x4>,
         <0x55082010 0x4>,
         <0x55082014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   clocks = <&ducati_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   resets = <&prm_core 2>;
   reset-names = "rstctrl";
   ranges = <0x0 0x55082000 0x100>;
   #size-cells = <1>;
   #address-cells = <1>;

   mmu_ipu: mmu@0 {
    compatible = "ti,omap4-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 100 4>;
    #iommu-cells = <0>;
    ti,iommu-bus-err-back;
   };
  };

  target-module@4012c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x4012c000 0x4>,
         <0x4012c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   clocks = <&abe_clkctrl ((0x60) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x4012c000 0x1000>,
     <0x4902c000 0x4902c000 0x1000>;


  };

  target-module@4e000000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4e000000 0x4>,
         <0x4e000010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ranges = <0x0 0x4e000000 0x2000000>;
   #size-cells = <1>;
   #address-cells = <1>;

   dmm@0 {
    compatible = "ti,omap4-dmm";
    reg = <0 0x800>;
    interrupts = <0 113 4>;
   };
  };

  target-module@4c000000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x4c000000 0x4>;
   reg-names = "rev";
   clocks = <&l3_emif_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   ti,no-idle;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4c000000 0x1000000>;

   emif1: emif@0 {
    compatible = "ti,emif-4d";
    reg = <0 0x100>;
    interrupts = <0 110 4>;
    phy-type = <1>;
    hw-caps-read-idle-ctrl;
    hw-caps-ll-interface;
    hw-caps-temp-alert;
   };
  };

  target-module@4d000000 {
   compatible = "ti,sysc-omap4-simple", "ti,sysc";
   reg = <0x4d000000 0x4>;
   reg-names = "rev";
   clocks = <&l3_emif_clkctrl ((0x38) - 0x20) 0>;
   clock-names = "fck";
   ti,no-idle;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4d000000 0x1000000>;

   emif2: emif@0 {
    compatible = "ti,emif-4d";
    reg = <0 0x100>;
    interrupts = <0 111 4>;
    phy-type = <1>;
    hw-caps-read-idle-ctrl;
    hw-caps-ll-interface;
    hw-caps-temp-alert;
   };
  };

  dsp: dsp {
   compatible = "ti,omap4-dsp";
   ti,bootreg = <&scm_conf 0x304 0>;
   iommus = <&mmu_dsp>;
   resets = <&prm_tesla 0>;
   clocks = <&tesla_clkctrl ((0x20) - 0x20) 0>;
   firmware-name = "omap4-dsp-fw.xe64T";
   mboxes = <&mailbox &mbox_dsp>;
   status = "disabled";
  };

  ipu: ipu@55020000 {
   compatible = "ti,omap4-ipu";
   reg = <0x55020000 0x10000>;
   reg-names = "l2ram";
   iommus = <&mmu_ipu>;
   resets = <&prm_core 0>, <&prm_core 1>;
   clocks = <&ducati_clkctrl ((0x20) - 0x20) 0>;
   firmware-name = "omap4-ipu-fw.xem3";
   mboxes = <&mailbox &mbox_ipu>;
   status = "disabled";
  };

  aes1_target: target-module@4b501000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4b501080 0x4>,
         <0x4b501084 0x4>,
         <0x4b501088 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_secure_clkctrl ((0x1a0) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4b501000 0x1000>;

   aes1: aes@0 {
    compatible = "ti,omap4-aes";
    reg = <0 0xa0>;
    interrupts = <0 85 4>;
    dmas = <&sdma 111>, <&sdma 110>;
    dma-names = "tx", "rx";
   };
  };

  aes2_target: target-module@4b701000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4b701080 0x4>,
         <0x4b701084 0x4>,
         <0x4b701088 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_secure_clkctrl ((0x1a8) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4b701000 0x1000>;

   aes2: aes@0 {
    compatible = "ti,omap4-aes";
    reg = <0 0xa0>;
    interrupts = <0 64 4>;
    dmas = <&sdma 114>, <&sdma 113>;
    dma-names = "tx", "rx";
   };
  };

  sham_target: target-module@4b100000 {
   compatible = "ti,sysc-omap3-sham", "ti,sysc";
   reg = <0x4b100100 0x4>,
         <0x4b100110 0x4>,
         <0x4b100114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_secure_clkctrl ((0x1c8) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4b100000 0x1000>;

   sham: sham@0 {
    compatible = "ti,omap4-sham";
    reg = <0 0x300>;
    interrupts = <0 51 4>;
    dmas = <&sdma 119>;
    dma-names = "rx";
   };
  };

  abb_mpu: regulator-abb-mpu {
   compatible = "ti,abb-v2";
   regulator-name = "abb_mpu";
   #address-cells = <0>;
   #size-cells = <0>;
   ti,tranxdone-status-mask = <0x80>;
   clocks = <&sys_clkin_ck>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   status = "disabled";
  };

  abb_iva: regulator-abb-iva {
   compatible = "ti,abb-v2";
   regulator-name = "abb_iva";
   #address-cells = <0>;
   #size-cells = <0>;
   ti,tranxdone-status-mask = <0x80000000>;
   clocks = <&sys_clkin_ck>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   status = "disabled";
  };

  sgx_module: target-module@56000000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x5600fe00 0x4>,
         <0x5600fe10 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   power-domains = <&prm_gfx>;
   clocks = <&l3_gfx_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x56000000 0x2000000>;

   gpu@0 {
    compatible = "ti,omap4430-sgx540", "img,sgx540";
    reg = <0x0 0x2000000>;
    interrupts = <0 21 4>;
   };
  };





  target-module@58000000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x58000000 4>,
         <0x58000014 4>;
   reg-names = "rev", "syss";
   ti,syss-mask = <1>;
   power-domains = <&prm_dss>;
   clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 0>,
     <&l3_dss_clkctrl ((0x20) - 0x20) 9>,
     <&l3_dss_clkctrl ((0x20) - 0x20) 10>,
     <&l3_dss_clkctrl ((0x20) - 0x20) 11>;
   clock-names = "fck", "hdmi_clk", "sys_clk", "tv_clk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x58000000 0x1000000>;

   dss: dss@0 {
    compatible = "ti,omap4-dss";
    reg = <0 0x80>;
    status = "disabled";
    clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>;
    clock-names = "fck";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000000>;

    target-module@1000 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x1000 0x4>,
           <0x1010 0x4>,
           <0x1014 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-midle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((3 << 8) |
        (1 << 2) |
        (1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>,
       <&l3_dss_clkctrl ((0x20) - 0x20) 10>;
     clock-names = "fck", "sys_clk";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x1000 0x1000>;

     dispc@0 {
      compatible = "ti,omap4-dispc";
      reg = <0 0x1000>;
      interrupts = <0 25 4>;
      clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>;
      clock-names = "fck";
     };
    };

    target-module@2000 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x2000 0x4>,
           <0x2010 0x4>,
           <0x2014 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>,
       <&l3_dss_clkctrl ((0x20) - 0x20) 10>;
     clock-names = "fck", "sys_clk";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x2000 0x1000>;

     rfbi: encoder@0 {
      reg = <0 0x1000>;
      status = "disabled";
      clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>, <&l3_div_ck>;
      clock-names = "fck", "ick";
     };
    };

    target-module@3000 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x3000 0x4>;
     reg-names = "rev";
     clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 10>;
     clock-names = "sys_clk";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x3000 0x1000>;

     venc: encoder@0 {
      compatible = "ti,omap4-venc";
      reg = <0 0x1000>;
      status = "disabled";
      clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 11>;
      clock-names = "fck";
     };
    };

    target-module@4000 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x4000 0x4>,
           <0x4010 0x4>,
           <0x4014 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((3 << 8) |
        (1 << 2) |
        (1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x4000 0x1000>;

     dsi1: encoder@0 {
      compatible = "ti,omap4-dsi";
      reg = <0 0x200>,
            <0x200 0x40>,
            <0x300 0x20>;
      reg-names = "proto", "phy", "pll";
      interrupts = <0 53 4>;
      status = "disabled";
      clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>,
        <&l3_dss_clkctrl ((0x20) - 0x20) 10>;
      clock-names = "fck", "sys_clk";

      #address-cells = <1>;
      #size-cells = <0>;
     };
    };

    target-module@5000 {
     compatible = "ti,sysc-omap2", "ti,sysc";
     reg = <0x5000 0x4>,
           <0x5010 0x4>,
           <0x5014 0x4>;
     reg-names = "rev", "sysc", "syss";
     ti,sysc-sidle = <0>,
       <1>,
       <2>;
     ti,sysc-mask = <((3 << 8) |
        (1 << 2) |
        (1 << 1) |
        (1 << 0))>;
     ti,syss-mask = <1>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x5000 0x1000>;

     dsi2: encoder@0 {
      compatible = "ti,omap4-dsi";
      reg = <0 0x200>,
            <0x200 0x40>,
            <0x300 0x20>;
      reg-names = "proto", "phy", "pll";
      interrupts = <0 84 4>;
      status = "disabled";
      clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 8>,
               <&l3_dss_clkctrl ((0x20) - 0x20) 10>;
      clock-names = "fck", "sys_clk";

      #address-cells = <1>;
      #size-cells = <0>;
     };
    };

    target-module@6000 {
     compatible = "ti,sysc-omap4", "ti,sysc";
     reg = <0x6000 0x4>,
           <0x6010 0x4>;
     reg-names = "rev", "sysc";




     ti,sysc-sidle = <0>,
       <1>;
     ti,sysc-mask = <((1 << 0))>;
     clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 9>,
       <&l3_dss_clkctrl ((0x20) - 0x20) 8>;
     clock-names = "fck", "dss_clk";
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x6000 0x2000>;

     hdmi: encoder@0 {
     compatible = "ti,omap4-hdmi";
      reg = <0 0x200>,
            <0x200 0x100>,
            <0x300 0x100>,
            <0x400 0x1000>;
      reg-names = "wp", "pll", "phy", "core";
      interrupts = <0 101 4>;
      status = "disabled";
      clocks = <&l3_dss_clkctrl ((0x20) - 0x20) 9>,
               <&l3_dss_clkctrl ((0x20) - 0x20) 10>;
      clock-names = "fck", "sys_clk";
      dmas = <&sdma 76>;
      dma-names = "audio_tx";
     };
    };
   };
  };

  iva_hd_target: target-module@5a000000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x5a05a400 0x4>,
         <0x5a05a410 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   power-domains = <&prm_ivahd>;
   resets = <&prm_ivahd 2>;
   reset-names = "rstctrl";
   clocks = <&ivahd_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x5a000000 0x5a000000 0x1000000>,
     <0x5b000000 0x5b000000 0x1000000>;

   iva {
    compatible = "ti,ivahd";
   };
  };
 };
};

# 1 "arch/arm/boot/dts/omap4-l4.dtsi" 1

&l4_cfg {
 compatible = "ti,omap4-l4-cfg", "simple-pm-bus";
 power-domains = <&prm_core>;
 clocks = <&l4_cfg_clkctrl ((0x20) - 0x20) 0>;
 clock-names = "fck";
 reg = <0x4a000000 0x800>,
       <0x4a000800 0x800>,
       <0x4a001000 0x1000>;
 reg-names = "ap", "la", "ia0";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x4a000000 0x080000>,
   <0x00080000 0x4a080000 0x080000>,
   <0x00100000 0x4a100000 0x080000>,
   <0x00180000 0x4a180000 0x080000>,
   <0x00200000 0x4a200000 0x080000>,
   <0x00280000 0x4a280000 0x080000>,
   <0x00300000 0x4a300000 0x080000>;

 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00001000 0x00001000 0x001000>,
    <0x00000800 0x00000800 0x000800>,
    <0x00002000 0x00002000 0x001000>,
    <0x00003000 0x00003000 0x001000>,
    <0x00004000 0x00004000 0x001000>,
    <0x00005000 0x00005000 0x001000>,
    <0x00056000 0x00056000 0x001000>,
    <0x00057000 0x00057000 0x001000>,
    <0x0005c000 0x0005c000 0x001000>,
    <0x00058000 0x00058000 0x004000>,
    <0x00062000 0x00062000 0x001000>,
    <0x00063000 0x00063000 0x001000>,
    <0x00008000 0x00008000 0x002000>,
    <0x0000a000 0x0000a000 0x001000>,
    <0x00066000 0x00066000 0x001000>,
    <0x00067000 0x00067000 0x001000>,
    <0x0005e000 0x0005e000 0x002000>,
    <0x00060000 0x00060000 0x001000>,
    <0x00064000 0x00064000 0x001000>,
    <0x00065000 0x00065000 0x001000>;

  target-module@2000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x2000 0x4>,
         <0x2010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;

   omap4_scm_core: scm@0 {
    compatible = "ti,omap4-scm-core", "simple-bus";
    reg = <0x0 0x1000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;

    scm_conf: scm_conf@0 {
     compatible = "syscon";
     reg = <0x0 0x800>;
     #address-cells = <1>;
     #size-cells = <1>;
    };

    omap_control_usb2phy: control-phy@300 {
     compatible = "ti,control-phy-usb2";
     reg = <0x300 0x4>;
     reg-names = "power";
    };

    omap_control_usbotg: control-phy@33c {
     compatible = "ti,control-phy-otghs";
     reg = <0x33c 0x4>;
     reg-names = "otghs_control";
    };
   };
  };

  target-module@4000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x4000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;

   cm1: cm1@0 {
    compatible = "ti,omap4-cm1", "simple-bus";
    reg = <0x0 0x2000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x2000>;

    cm1_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    cm1_clockdomains: clockdomains {
    };
   };
  };

  target-module@8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x8000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x2000>;

   cm2: cm2@0 {
    compatible = "ti,omap4-cm2", "simple-bus";
    reg = <0x0 0x2000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x2000>;

    cm2_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    cm2_clockdomains: clockdomains {
    };
   };
  };

  target-module@56000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x56000 0x4>,
         <0x5602c 0x4>,
         <0x56028 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l3_dma_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x56000 0x1000>;

   sdma: dma-controller@0 {
    compatible = "ti,omap4430-sdma", "ti,omap-sdma";
    reg = <0x0 0x1000>;
    interrupts = <0 12 4>,
          <0 13 4>,
          <0 14 4>,
          <0 15 4>;
    #dma-cells = <1>;
    dma-channels = <32>;
    dma-requests = <127>;
   };
  };

  target-module@58000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x58000 0x4>,
         <0x58010 0x4>,
         <0x58014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 5) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l3_init_clkctrl ((0x38) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x58000 0x5000>;

   hsi: hsi@0 {
    compatible = "ti,omap4-hsi";
    reg = <0x0 0x4000>,
          <0x5000 0x1000>;
    reg-names = "sys", "gdd";

    clocks = <&l3_init_clkctrl ((0x38) - 0x20) 0>;
    clock-names = "hsi_fck";

    interrupts = <0 71 4>;
    interrupt-names = "gdd_mpu";

    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x4000>;

    hsi_port1: hsi-port@2000 {
     compatible = "ti,omap4-hsi-port";
     reg = <0x2000 0x800>,
           <0x2800 0x800>;
     reg-names = "tx", "rx";
     interrupts = <0 67 4>;
    };

    hsi_port2: hsi-port@3000 {
     compatible = "ti,omap4-hsi-port";
     reg = <0x3000 0x800>,
           <0x3800 0x800>;
     reg-names = "tx", "rx";
     interrupts = <0 68 4>;
    };
   };
  };

  target-module@5e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5e000 0x2000>;
  };

  target-module@62000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x62000 0x4>,
         <0x62010 0x4>,
         <0x62014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l3_init_clkctrl ((0x68) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x62000 0x1000>;

   usbhstll: usbhstll@0 {
    compatible = "ti,usbhs-tll";
    reg = <0x0 0x1000>;
    interrupts = <0 78 4>;
   };
  };

  target-module@64000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x64000 0x4>,
         <0x64010 0x4>,
         <0x64014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3_init_clkctrl ((0x58) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x64000 0x1000>;

   usbhshost: usbhshost@0 {
    compatible = "ti,usbhs-host";
    reg = <0x0 0x800>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    clocks = <&init_60m_fclk>,
      <&xclk60mhsp1_ck>,
      <&xclk60mhsp2_ck>;
    clock-names = "refclk_60m_int",
           "refclk_60m_ext_p1",
           "refclk_60m_ext_p2";

    usbhsohci: ohci@800 {
     compatible = "ti,ohci-omap3";
     reg = <0x800 0x400>;
     interrupts = <0 76 4>;
     remote-wakeup-connected;
    };

    usbhsehci: ehci@c00 {
     compatible = "ti,ehci-omap";
     reg = <0xc00 0x400>;
     interrupts = <0 77 4>;
    };
   };
  };

  target-module@66000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x66000 0x4>,
         <0x66010 0x4>,
         <0x66014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&tesla_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   power-domains = <&prm_tesla>;
   resets = <&prm_tesla 1>;
   reset-names = "rstctrl";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x66000 0x1000>;

   mmu_dsp: mmu@0 {
    compatible = "ti,omap4-iommu";
    reg = <0x0 0x100>;
    interrupts = <0 28 4>;
    #iommu-cells = <0>;
   };
  };
 };

 segment@80000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00059000 0x000d9000 0x001000>,
    <0x0005a000 0x000da000 0x001000>,
    <0x0005b000 0x000db000 0x001000>,
    <0x0005c000 0x000dc000 0x001000>,
    <0x0005d000 0x000dd000 0x001000>,
    <0x0005e000 0x000de000 0x001000>,
    <0x00060000 0x000e0000 0x001000>,
    <0x00061000 0x000e1000 0x001000>,
    <0x00074000 0x000f4000 0x001000>,
    <0x00075000 0x000f5000 0x001000>,
    <0x00076000 0x000f6000 0x001000>,
    <0x00077000 0x000f7000 0x001000>,
    <0x00036000 0x000b6000 0x001000>,
    <0x00037000 0x000b7000 0x001000>,
    <0x0004d000 0x000cd000 0x001000>,
    <0x0004e000 0x000ce000 0x001000>,
    <0x00029000 0x000a9000 0x001000>,
    <0x0002a000 0x000aa000 0x001000>,
    <0x0002b000 0x000ab000 0x001000>,
    <0x0002c000 0x000ac000 0x001000>,
    <0x0002d000 0x000ad000 0x001000>,
    <0x0002e000 0x000ae000 0x001000>;

  target-module@29000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x29000 0x1000>;
  };

  target-module@2b000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2b400 0x4>,
         <0x2b404 0x4>,
         <0x2b408 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l3_init_clkctrl ((0x60) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2b000 0x1000>;

   usb_otg_hs: usb_otg_hs@0 {
    compatible = "ti,omap4-musb";
    reg = <0x0 0x7ff>;
    interrupts = <0 92 4>, <0 93 4>;
    interrupt-names = "mc", "dma";
    usb-phy = <&usb2_phy>;
    phys = <&usb2_phy>;
    phy-names = "usb2-phy";
    multipoint = <1>;
    num-eps = <16>;
    ram-bits = <12>;
    ctrl-module = <&omap_control_usbotg>;
   };
  };

  target-module@2d000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2d000 0x4>,
         <0x2d010 0x4>,
         <0x2d014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l3_init_clkctrl ((0xe0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2d000 0x1000>;

   ocp2scp@0 {
    compatible = "ti,omap-ocp2scp";
    reg = <0x0 0x1f>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x1000>;
    usb2_phy: usb2phy@80 {
     compatible = "ti,omap-usb2";
     reg = <0x80 0x58>;
     ctrl-module = <&omap_control_usb2phy>;
     clocks = <&usb_phy_cm_clk32k>;
     clock-names = "wkupclk";
     #phy-cells = <0>;
    };
   };
  };


  target-module@36000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x36000 0x4>,
         <0x36010 0x4>,
         <0x36014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) | (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&d2d_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x36000 0x1000>;
  };


  target-module@4d000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4d000 0x4>,
         <0x4d010 0x4>,
         <0x4d014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) | (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&d2d_clkctrl ((0x20) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4d000 0x1000>;
  };

  target-module@59000 {
   compatible = "ti,sysc-omap4-sr", "ti,sysc";
   reg = <0x59038 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <(1 << 26)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_ao_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x59000 0x1000>;

   smartreflex_mpu: smartreflex@0 {
    compatible = "ti,omap4-smartreflex-mpu";
    reg = <0x0 0x80>;
    interrupts = <0 18 4>;
   };
  };

  target-module@5b000 {
   compatible = "ti,sysc-omap4-sr", "ti,sysc";
   reg = <0x5b038 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <(1 << 26)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_ao_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5b000 0x1000>;

   smartreflex_iva: smartreflex@0 {
    compatible = "ti,omap4-smartreflex-iva";
    reg = <0x0 0x80>;
    interrupts = <0 102 4>;
   };
  };

  target-module@5d000 {
   compatible = "ti,sysc-omap4-sr", "ti,sysc";
   reg = <0x5d038 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <(1 << 26)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_ao_clkctrl ((0x38) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5d000 0x1000>;

   smartreflex_core: smartreflex@0 {
    compatible = "ti,omap4-smartreflex-core";
    reg = <0x0 0x80>;
    interrupts = <0 19 4>;
   };
  };

  target-module@60000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000 0x1000>;
  };

  target-module@74000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x74000 0x4>,
         <0x74010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4_cfg_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x74000 0x1000>;

   mailbox: mailbox@0 {
    compatible = "ti,omap4-mailbox";
    reg = <0x0 0x200>;
    interrupts = <0 26 4>;
    #mbox-cells = <1>;
    ti,mbox-num-users = <3>;
    ti,mbox-num-fifos = <8>;
    mbox_ipu: mbox-ipu {
     ti,mbox-tx = <0 0 0>;
     ti,mbox-rx = <1 0 0>;
    };
    mbox_dsp: mbox-dsp {
     ti,mbox-tx = <3 0 0>;
     ti,mbox-rx = <2 0 0>;
    };
   };
  };

  target-module@76000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x76000 0x4>,
         <0x76010 0x4>,
         <0x76014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_cfg_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x76000 0x1000>;

   hwspinlock: spinlock@0 {
    compatible = "ti,omap4-hwspinlock";
    reg = <0x0 0x1000>;
    #hwlock-cells = <1>;
   };
  };
 };

 segment@100000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00100000 0x001000>,
    <0x00001000 0x00101000 0x001000>,
    <0x00002000 0x00102000 0x001000>,
    <0x00003000 0x00103000 0x001000>,
    <0x00008000 0x00108000 0x001000>,
    <0x00009000 0x00109000 0x001000>,
    <0x0000a000 0x0010a000 0x001000>,
    <0x0000b000 0x0010b000 0x001000>;

  target-module@0 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x0 0x4>,
         <0x10 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;

   omap4_pmx_core: pinmux@40 {
    compatible = "ti,omap4-padconf",
          "pinctrl-single";
    reg = <0x40 0x0196>;
    #address-cells = <1>;
    #size-cells = <0>;
    #pinctrl-cells = <1>;
    #interrupt-cells = <1>;
    interrupt-controller;
    pinctrl-single,register-width = <16>;
    pinctrl-single,function-mask = <0x7fff>;
   };

   omap4_padconf_global: omap4_padconf_global@5a0 {
    compatible = "syscon",
          "simple-bus";
    reg = <0x5a0 0x170>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x5a0 0x170>;

    pbias_regulator: pbias_regulator@60 {
     compatible = "ti,pbias-omap4", "ti,pbias-omap";
     reg = <0x60 0x4>;
     syscon = <&omap4_padconf_global>;
     pbias_mmc_reg: pbias_mmc_omap4 {
      regulator-name = "pbias_mmc_omap4";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <3000000>;
     };
    };
   };
  };

  target-module@2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;
  };

  target-module@8000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x1000>;
  };

  target-module@a000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xa000 0x4>,
         <0xa010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,sysc-delay-us = <2>;

   clocks = <&iss_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa000 0x1000>;


  };
 };

 segment@180000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
 };

 segment@200000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0001e000 0x0021e000 0x001000>,
    <0x0001f000 0x0021f000 0x001000>,
    <0x0000a000 0x0020a000 0x001000>,
    <0x0000b000 0x0020b000 0x001000>,
    <0x00004000 0x00204000 0x001000>,
    <0x00005000 0x00205000 0x001000>,
    <0x00006000 0x00206000 0x001000>,
    <0x00007000 0x00207000 0x001000>,
    <0x00012000 0x00212000 0x001000>,
    <0x00013000 0x00213000 0x001000>,
    <0x0000c000 0x0020c000 0x001000>,
    <0x0000d000 0x0020d000 0x001000>,
    <0x00010000 0x00210000 0x001000>,
    <0x00011000 0x00211000 0x001000>,
    <0x00016000 0x00216000 0x001000>,
    <0x00017000 0x00217000 0x001000>,
    <0x00014000 0x00214000 0x001000>,
    <0x00015000 0x00215000 0x001000>,
    <0x00018000 0x00218000 0x001000>,
    <0x00019000 0x00219000 0x001000>,
    <0x00020000 0x00220000 0x001000>,
    <0x00021000 0x00221000 0x001000>,
    <0x00026000 0x00226000 0x001000>,
    <0x00027000 0x00227000 0x001000>,
    <0x00028000 0x00228000 0x001000>,
    <0x00029000 0x00229000 0x001000>,
    <0x0002a000 0x0022a000 0x001000>,
    <0x0002b000 0x0022b000 0x001000>,
    <0x0001c000 0x0021c000 0x001000>,
    <0x0001d000 0x0021d000 0x001000>;

  target-module@4000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;
  };

  target-module@6000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6000 0x1000>;
  };

  target-module@a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa000 0x1000>;
  };

  target-module@c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x1000>;
  };

  target-module@10000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x10000 0x1000>;
  };

  target-module@12000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x12000 0x1000>;
  };

  target-module@14000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x14000 0x1000>;
  };

  target-module@16000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x16000 0x1000>;
  };

  target-module@18000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x18000 0x1000>;
  };

  target-module@1c000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1c000 0x1000>;
  };

  target-module@1e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x1e000 0x1000>;
  };

  target-module@20000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;
  };

  target-module@26000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x1000>;
  };

  target-module@28000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x28000 0x1000>;
  };

  target-module@2a000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2a000 0x1000>;
  };
 };

 segment@280000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
 };

 l4_cfg_segment_300000: segment@300000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00300000 0x020000>,
    <0x00040000 0x00340000 0x001000>,
    <0x00020000 0x00320000 0x004000>,
    <0x00024000 0x00324000 0x002000>,
    <0x00026000 0x00326000 0x001000>,
    <0x00027000 0x00327000 0x001000>,
    <0x00028000 0x00328000 0x001000>,
    <0x00029000 0x00329000 0x001000>,
    <0x00030000 0x00330000 0x010000>,
    <0x0002a000 0x0032a000 0x002000>,
    <0x0002c000 0x0032c000 0x004000>;

  l4_cfg_target_0: target-module@0 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x00000000 0x00020000>,
     <0x00020000 0x00020000 0x00004000>,
     <0x00024000 0x00024000 0x00002000>,
     <0x00026000 0x00026000 0x00001000>,
     <0x00027000 0x00027000 0x00001000>,
     <0x00028000 0x00028000 0x00001000>,
     <0x00029000 0x00029000 0x00001000>,
     <0x0002a000 0x0002a000 0x00002000>,
     <0x0002c000 0x0002c000 0x00004000>,
     <0x00030000 0x00030000 0x00010000>;
  };
 };
};

&l4_wkup {
 compatible = "ti,omap4-l4-wkup", "simple-pm-bus";
 power-domains = <&prm_wkup>;
 clocks = <&l4_wkup_clkctrl ((0x20) - 0x20) 0>;
 clock-names = "fck";
 reg = <0x4a300000 0x800>,
       <0x4a300800 0x800>,
       <0x4a301000 0x1000>;
 reg-names = "ap", "la", "ia0";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x4a300000 0x010000>,
   <0x00010000 0x4a310000 0x010000>,
   <0x00020000 0x4a320000 0x010000>;

 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00001000 0x00001000 0x001000>,
    <0x00000800 0x00000800 0x000800>,
    <0x00006000 0x00006000 0x002000>,
    <0x00008000 0x00008000 0x001000>,
    <0x0000a000 0x0000a000 0x001000>,
    <0x0000b000 0x0000b000 0x001000>,
    <0x00004000 0x00004000 0x001000>,
    <0x00005000 0x00005000 0x001000>,
    <0x0000c000 0x0000c000 0x001000>,
    <0x0000d000 0x0000d000 0x001000>;

  target-module@4000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4000 0x4>,
         <0x4004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>;

   clocks = <&l4_wkup_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;

   counter32k: counter@0 {
    compatible = "ti,omap-counter32k";
    reg = <0x0 0x20>;
   };
  };

  target-module@6000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x6000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6000 0x2000>;

   prm: prm@0 {
    compatible = "ti,omap4-prm", "simple-bus";
    reg = <0x0 0x2000>;
    interrupts = <0 11 4>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0x2000>;

    prm_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    prm_clockdomains: clockdomains {
    };
   };
  };

  target-module@a000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xa000 0x4>;
   reg-names = "rev";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa000 0x1000>;

   scrm: scrm@0 {
    compatible = "ti,omap4-scrm";
    reg = <0x0 0x2000>;

    scrm_clocks: clocks {
     #address-cells = <1>;
     #size-cells = <0>;
    };

    scrm_clockdomains: clockdomains {
    };
   };
  };

  target-module@c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xc000 0x4>,
         <0xc010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x1000>;

   omap4_scm_wkup: scm@c000 {
    compatible = "ti,omap4-scm-wkup";
    reg = <0xc000 0x1000>;
   };
  };
 };

 segment@10000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00010000 0x001000>,
    <0x00001000 0x00011000 0x001000>,
    <0x00004000 0x00014000 0x001000>,
    <0x00005000 0x00015000 0x001000>,
    <0x00008000 0x00018000 0x001000>,
    <0x00009000 0x00019000 0x001000>,
    <0x0000c000 0x0001c000 0x001000>,
    <0x0000d000 0x0001d000 0x001000>,
    <0x0000e000 0x0001e000 0x001000>,
    <0x0000f000 0x0001f000 0x001000>;

  gpio1_target: target-module@0 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x0 0x4>,
         <0x10 0x4>,
         <0x114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x38) - 0x20) 0>,
     <&l4_wkup_clkctrl ((0x38) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;

   gpio1: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 29 4>;
    ti,gpio-always-on;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@4000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x4000 0x4>,
         <0x4010 0x4>,
         <0x4014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 5) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;

   wdt2: wdt@0 {
    compatible = "ti,omap4-wdt", "ti,omap3-wdt";
    reg = <0x0 0x80>;
    interrupts = <0 80 4>;
   };
  };

  timer1_target: target-module@8000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x8000 0x4>,
         <0x8010 0x4>,
         <0x8014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x40) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8000 0x1000>;

   timer1: timer@0 {
    compatible = "ti,omap3430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_wkup_clkctrl ((0x40) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 37 4>;
    ti,timer-alwon;
   };
  };

  target-module@c000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xc000 0x4>,
         <0xc010 0x4>,
         <0xc014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_wkup_clkctrl ((0x78) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc000 0x1000>;

   keypad: keypad@0 {
    compatible = "ti,omap4-keypad";
    reg = <0x0 0x80>;
    interrupts = <0 120 4>;
    reg-names = "mpu";
   };
  };

  target-module@e000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xe000 0x4>,
         <0xe010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xe000 0x1000>;

   omap4_pmx_wkup: pinmux@40 {
    compatible = "ti,omap4-padconf",
          "pinctrl-single";
    reg = <0x40 0x0038>;
    #address-cells = <1>;
    #size-cells = <0>;
    #pinctrl-cells = <1>;
    #interrupt-cells = <1>;
    interrupt-controller;
    pinctrl-single,register-width = <16>;
    pinctrl-single,function-mask = <0x7fff>;
   };
  };
 };

 segment@20000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00006000 0x00026000 0x001000>,
    <0x0000a000 0x0002a000 0x001000>,
    <0x00000000 0x00020000 0x001000>,
    <0x00001000 0x00021000 0x001000>,
    <0x00002000 0x00022000 0x001000>,
    <0x00003000 0x00023000 0x001000>,
    <0x00004000 0x00024000 0x001000>,
    <0x00005000 0x00025000 0x001000>,
    <0x00007000 0x00027000 0x000400>,
    <0x00008000 0x00028000 0x000800>,
    <0x00009000 0x00029000 0x000400>;

  target-module@0 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1000>;
  };

  target-module@2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2000 0x1000>;
  };

  target-module@4000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x4000 0x1000>;
  };

  target-module@6000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x00006000 0x00001000>,
     <0x00001000 0x00007000 0x00000400>,
     <0x00002000 0x00008000 0x00000800>,
     <0x00003000 0x00009000 0x00000400>;
  };
 };
};

&l4_per {
 compatible = "ti,omap4-l4-per", "simple-pm-bus";
 power-domains = <&prm_l4per>;
 clocks = <&l4_per_clkctrl ((0xc0) - 0x20) 0>;
 clock-names = "fck";
 reg = <0x48000000 0x800>,
       <0x48000800 0x800>,
       <0x48001000 0x400>,
       <0x48001400 0x400>,
       <0x48001800 0x400>,
       <0x48001c00 0x400>;
 reg-names = "ap", "la", "ia0", "ia1", "ia2", "ia3";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x48000000 0x200000>,
   <0x00200000 0x48200000 0x200000>;

 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00000000 0x00000000 0x000800>,
    <0x00001000 0x00001000 0x000400>,
    <0x00000800 0x00000800 0x000800>,
    <0x00020000 0x00020000 0x001000>,
    <0x00021000 0x00021000 0x001000>,
    <0x00032000 0x00032000 0x001000>,
    <0x00033000 0x00033000 0x001000>,
    <0x00034000 0x00034000 0x001000>,
    <0x00035000 0x00035000 0x001000>,
    <0x00036000 0x00036000 0x001000>,
    <0x00037000 0x00037000 0x001000>,
    <0x0003e000 0x0003e000 0x001000>,
    <0x0003f000 0x0003f000 0x001000>,
    <0x00040000 0x00040000 0x010000>,
    <0x00050000 0x00050000 0x001000>,
    <0x00055000 0x00055000 0x001000>,
    <0x00056000 0x00056000 0x001000>,
    <0x00057000 0x00057000 0x001000>,
    <0x00058000 0x00058000 0x001000>,
    <0x00059000 0x00059000 0x001000>,
    <0x0005a000 0x0005a000 0x001000>,
    <0x0005b000 0x0005b000 0x001000>,
    <0x0005c000 0x0005c000 0x001000>,
    <0x0005d000 0x0005d000 0x001000>,
    <0x0005e000 0x0005e000 0x001000>,
    <0x00060000 0x00060000 0x001000>,
    <0x0006a000 0x0006a000 0x001000>,
    <0x0006b000 0x0006b000 0x001000>,
    <0x0006c000 0x0006c000 0x001000>,
    <0x0006d000 0x0006d000 0x001000>,
    <0x0006e000 0x0006e000 0x001000>,
    <0x0006f000 0x0006f000 0x001000>,
    <0x00070000 0x00070000 0x001000>,
    <0x00071000 0x00071000 0x001000>,
    <0x00072000 0x00072000 0x001000>,
    <0x00073000 0x00073000 0x001000>,
    <0x00061000 0x00061000 0x001000>,
    <0x00096000 0x00096000 0x001000>,
    <0x00097000 0x00097000 0x001000>,
    <0x00076000 0x00076000 0x001000>,
    <0x00077000 0x00077000 0x001000>,
    <0x00078000 0x00078000 0x001000>,
    <0x00079000 0x00079000 0x001000>,
    <0x00086000 0x00086000 0x001000>,
    <0x00087000 0x00087000 0x001000>,
    <0x00088000 0x00088000 0x001000>,
    <0x00089000 0x00089000 0x001000>,
    <0x000b0000 0x000b0000 0x001000>,
    <0x000b1000 0x000b1000 0x001000>,
    <0x00098000 0x00098000 0x001000>,
    <0x00099000 0x00099000 0x001000>,
    <0x0009a000 0x0009a000 0x001000>,
    <0x0009b000 0x0009b000 0x001000>,
    <0x0009c000 0x0009c000 0x001000>,
    <0x0009d000 0x0009d000 0x001000>,
    <0x0009e000 0x0009e000 0x001000>,
    <0x0009f000 0x0009f000 0x001000>,
    <0x00090000 0x00090000 0x002000>,
    <0x00092000 0x00092000 0x001000>,
    <0x000a4000 0x000a4000 0x001000>,
    <0x000a6000 0x000a6000 0x001000>,
    <0x000a8000 0x000a8000 0x004000>,
    <0x000ac000 0x000ac000 0x001000>,
    <0x000ad000 0x000ad000 0x001000>,
    <0x000ae000 0x000ae000 0x001000>,
    <0x000b2000 0x000b2000 0x001000>,
    <0x000b3000 0x000b3000 0x001000>,
    <0x000b4000 0x000b4000 0x001000>,
    <0x000b5000 0x000b5000 0x001000>,
    <0x000b8000 0x000b8000 0x001000>,
    <0x000b9000 0x000b9000 0x001000>,
    <0x000ba000 0x000ba000 0x001000>,
    <0x000bb000 0x000bb000 0x001000>,
    <0x000d1000 0x000d1000 0x001000>,
    <0x000d2000 0x000d2000 0x001000>,
    <0x000d5000 0x000d5000 0x001000>,
    <0x000d6000 0x000d6000 0x001000>,
    <0x000a2000 0x000a2000 0x001000>,
    <0x000a3000 0x000a3000 0x001000>,
    <0x00001400 0x00001400 0x000400>,
    <0x00001800 0x00001800 0x000400>,
    <0x00001c00 0x00001c00 0x000400>,
    <0x000a5000 0x000a5000 0x001000>;

  target-module@20000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x20050 0x4>,
         <0x20054 0x4>,
         <0x20058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x150) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x20000 0x1000>;

   uart3: serial@0 {
    compatible = "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 74 4>;
    clock-frequency = <48000000>;
   };
  };

  target-module@32000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x32000 0x4>,
         <0x32010 0x4>,
         <0x32014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x38) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x32000 0x1000>;

   timer2: timer@0 {
    compatible = "ti,omap3430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_per_clkctrl ((0x38) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 38 4>;
   };
  };

  target-module@34000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x34000 0x4>,
         <0x34010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x40) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x34000 0x1000>;

   timer3: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_per_clkctrl ((0x40) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 39 4>;
   };
  };

  target-module@36000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x36000 0x4>,
         <0x36010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x48) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x36000 0x1000>;

   timer4: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_per_clkctrl ((0x48) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 40 4>;
   };
  };

  target-module@3e000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3e000 0x4>,
         <0x3e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3e000 0x1000>;

   timer9: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_per_clkctrl ((0x50) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 45 4>;
    ti,timer-pwm;
   };
  };


  target-module@40000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x40000 0x10000>;
  };

  target-module@55000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x55000 0x4>,
         <0x55010 0x4>,
         <0x55114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x60) - 0x20) 0>,
     <&l4_per_clkctrl ((0x60) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x55000 0x1000>;

   gpio2: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 30 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@57000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x57000 0x4>,
         <0x57010 0x4>,
         <0x57114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x68) - 0x20) 0>,
     <&l4_per_clkctrl ((0x68) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x57000 0x1000>;

   gpio3: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 31 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@59000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x59000 0x4>,
         <0x59010 0x4>,
         <0x59114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x70) - 0x20) 0>,
     <&l4_per_clkctrl ((0x70) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x59000 0x1000>;

   gpio4: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 32 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@5b000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x5b000 0x4>,
         <0x5b010 0x4>,
         <0x5b114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x78) - 0x20) 0>,
     <&l4_per_clkctrl ((0x78) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5b000 0x1000>;

   gpio5: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 33 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@5d000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x5d000 0x4>,
         <0x5d010 0x4>,
         <0x5d114 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x80) - 0x20) 0>,
     <&l4_per_clkctrl ((0x80) - 0x20) 8>;
   clock-names = "fck", "dbclk";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x5d000 0x1000>;

   gpio6: gpio@0 {
    compatible = "ti,omap4-gpio";
    reg = <0x0 0x200>;
    interrupts = <0 34 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  target-module@60000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x60000 0x8>,
         <0x60010 0x8>,
         <0x60090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0xb0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x60000 0x1000>;

   i2c3: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 61 4>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  target-module@6a000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x6a050 0x4>,
         <0x6a054 0x4>,
         <0x6a058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x140) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6a000 0x1000>;

   uart1: serial@0 {
    compatible = "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 72 4>;
    clock-frequency = <48000000>;
   };
  };

  target-module@6c000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x6c050 0x4>,
         <0x6c054 0x4>,
         <0x6c058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x148) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6c000 0x1000>;

   uart2: serial@0 {
    compatible = "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 73 4>;
    clock-frequency = <48000000>;
   };
  };

  target-module@6e000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x6e050 0x4>,
         <0x6e054 0x4>,
         <0x6e058 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x158) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x6e000 0x1000>;

   uart4: serial@0 {
    compatible = "ti,omap4-uart";
    reg = <0x0 0x100>;
    interrupts = <0 70 4>;
    clock-frequency = <48000000>;
   };
  };

  target-module@70000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x70000 0x8>,
         <0x70010 0x8>,
         <0x70090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0xa0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x70000 0x1000>;

   i2c1: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 56 4>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  target-module@72000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x72000 0x8>,
         <0x72010 0x8>,
         <0x72090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0xa8) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x72000 0x1000>;

   i2c2: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 57 4>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  target-module@76000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x76000 0x4>,
         <0x76010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <(1 << 0)>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x138) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x76000 0x1000>;


  };

  target-module@78000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x78000 0x4>,
         <0x78010 0x4>,
         <0x78014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x58) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x78000 0x1000>;

   elm: elm@0 {
    compatible = "ti,am3352-elm";
    reg = <0x0 0x2000>;
    interrupts = <0 4 4>;
    status = "disabled";
   };
  };

  target-module@86000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x86000 0x4>,
         <0x86010 0x4>,
         <0x86014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x86000 0x1000>;

   timer10: timer@0 {
    compatible = "ti,omap3430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_per_clkctrl ((0x28) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 46 4>;
    ti,timer-pwm;
   };
  };

  target-module@88000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x88000 0x4>,
         <0x88010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x88000 0x1000>;

   timer11: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x0 0x80>;
    clocks = <&l4_per_clkctrl ((0x30) - 0x20) 24>,
      <&sys_clkin_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 47 4>;
    ti,timer-pwm;
   };
  };

  rng_target: target-module@90000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x91fe0 0x4>,
         <0x91fe4 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>;

   clocks = <&l4_secure_clkctrl ((0x1c0) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x90000 0x2000>;

   rng: rng@0 {
    compatible = "ti,omap4-rng";
    reg = <0x0 0x2000>;
    interrupts = <0 52 4>;
   };
  };

  target-module@96000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x9608c 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&l4_per_clkctrl ((0xe0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x96000 0x1000>;

   mcbsp4: mcbsp@0 {
    compatible = "ti,omap4-mcbsp";
    reg = <0x0 0xff>;
    reg-names = "mpu";
    interrupts = <0 16 4>;
    interrupt-names = "common";
    ti,buffer-size = <128>;
    dmas = <&sdma 31>,
           <&sdma 32>;
    dma-names = "tx", "rx";
    status = "disabled";
   };
  };

  target-module@98000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x98000 0x4>,
         <0x98010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0xf0) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x98000 0x1000>;

   mcspi1: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 65 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <4>;
    dmas = <&sdma 35>,
           <&sdma 36>,
           <&sdma 37>,
           <&sdma 38>,
           <&sdma 39>,
           <&sdma 40>,
           <&sdma 41>,
           <&sdma 42>;
    dma-names = "tx0", "rx0", "tx1", "rx1",
         "tx2", "rx2", "tx3", "rx3";
   };
  };

  target-module@9a000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x9a000 0x4>,
         <0x9a010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0xf8) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9a000 0x1000>;

   mcspi2: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 66 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <2>;
    dmas = <&sdma 43>,
           <&sdma 44>,
           <&sdma 45>,
           <&sdma 46>;
    dma-names = "tx0", "rx0", "tx1", "rx1";
   };
  };

  target-module@9c000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x9c000 0x4>,
         <0x9c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3_init_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9c000 0x1000>;

   mmc1: mmc@0 {
    compatible = "ti,omap4-hsmmc";
    reg = <0x0 0x400>;
    interrupts = <0 83 4>;
    ti,dual-volt;
    ti,needs-special-reset;
    dmas = <&sdma 61>, <&sdma 62>;
    dma-names = "tx", "rx";
    pbias-supply = <&pbias_mmc_reg>;
   };
  };

  target-module@9e000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x9e000 0x1000>;
  };

  target-module@a2000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa2000 0x1000>;
  };

  target-module@a4000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x00000000 0x000a4000 0x00001000>,
     <0x00001000 0x000a5000 0x00001000>;
  };

  des_target: target-module@a5000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xa5030 0x4>,
         <0xa5034 0x4>,
         <0xa5038 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_secure_clkctrl ((0x1b0) - 0x1a0) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0xa5000 0x00001000>;

   des: des@0 {
    compatible = "ti,omap4-des";
    reg = <0 0xa0>;
    interrupts = <0 82 4>;
    dmas = <&sdma 117>, <&sdma 116>;
    dma-names = "tx", "rx";
   };
  };

  target-module@a8000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa8000 0x4000>;
  };

  target-module@ad000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xad000 0x4>,
         <0xad010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x120) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xad000 0x1000>;

   mmc3: mmc@0 {
    compatible = "ti,omap4-hsmmc";
    reg = <0x0 0x400>;
    interrupts = <0 94 4>;
    ti,needs-special-reset;
    dmas = <&sdma 77>, <&sdma 78>;
    dma-names = "tx", "rx";
   };
  };

  target-module@b0000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb0000 0x1000>;
  };

  target-module@b2000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0xb2000 0x4>,
         <0xb2014 0x4>,
         <0xb2018 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,syss-mask = <1>;
   ti,no-reset-on-init;

   clocks = <&l4_per_clkctrl ((0x88) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb2000 0x1000>;

   hdqw1w: 1w@0 {
    compatible = "ti,omap3-1w";
    reg = <0x0 0x1000>;
    interrupts = <0 58 4>;
   };
  };

  target-module@b4000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xb4000 0x4>,
         <0xb4010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l3_init_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb4000 0x1000>;

   mmc2: mmc@0 {
    compatible = "ti,omap4-hsmmc";
    reg = <0x0 0x400>;
    interrupts = <0 86 4>;
    ti,needs-special-reset;
    dmas = <&sdma 47>, <&sdma 48>;
    dma-names = "tx", "rx";
   };
  };

  target-module@b8000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xb8000 0x4>,
         <0xb8010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x100) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xb8000 0x1000>;

   mcspi3: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 91 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <2>;
    dmas = <&sdma 15>, <&sdma 16>;
    dma-names = "tx0", "rx0";
   };
  };

  target-module@ba000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xba000 0x4>,
         <0xba010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x108) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xba000 0x1000>;

   mcspi4: spi@0 {
    compatible = "ti,omap4-mcspi";
    reg = <0x0 0x200>;
    interrupts = <0 48 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    ti,spi-num-cs = <1>;
    dmas = <&sdma 70>, <&sdma 71>;
    dma-names = "tx0", "rx0";
   };
  };

  target-module@d1000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xd1000 0x4>,
         <0xd1010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x128) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd1000 0x1000>;

   mmc4: mmc@0 {
    compatible = "ti,omap4-hsmmc";
    reg = <0x0 0x400>;
    interrupts = <0 96 4>;
    ti,needs-special-reset;
    dmas = <&sdma 57>, <&sdma 58>;
    dma-names = "tx", "rx";
   };
  };

  target-module@d5000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xd5000 0x4>,
         <0xd5010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&l4_per_clkctrl ((0x160) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xd5000 0x1000>;

   mmc5: mmc@0 {
    compatible = "ti,omap4-hsmmc";
    reg = <0x0 0x400>;
    interrupts = <0 59 4>;
    ti,needs-special-reset;
    dmas = <&sdma 59>, <&sdma 60>;
    dma-names = "tx", "rx";
   };
  };
 };

 segment@200000 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00150000 0x00350000 0x001000>,
    <0x00151000 0x00351000 0x001000>;

  target-module@150000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x150000 0x8>,
         <0x150010 0x8>,
         <0x150090 0x8>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&l4_per_clkctrl ((0xb8) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x150000 0x1000>;

   i2c4: i2c@0 {
    compatible = "ti,omap4-i2c";
    reg = <0x0 0x100>;
    interrupts = <0 62 4>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };
 };
};
# 757 "arch/arm/boot/dts/omap4.dtsi" 2
# 1 "arch/arm/boot/dts/omap4-l4-abe.dtsi" 1
&l4_abe {
 compatible = "ti,omap4-l4-abe", "simple-pm-bus";
 reg = <0x40100000 0x400>,
       <0x40100400 0x400>;
 reg-names = "la", "ap";
 power-domains = <&prm_abe>;

 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x00000000 0x40100000 0x100000>,
   <0x49000000 0x49000000 0x100000>;
 segment@0 {
  compatible = "simple-pm-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges =

    <0x00000000 0x00000000 0x000400>,
    <0x00000400 0x00000400 0x000400>,
    <0x00022000 0x00022000 0x001000>,
    <0x00023000 0x00023000 0x001000>,
    <0x00024000 0x00024000 0x001000>,
    <0x00025000 0x00025000 0x001000>,
    <0x00026000 0x00026000 0x001000>,
    <0x00027000 0x00027000 0x001000>,
    <0x00028000 0x00028000 0x001000>,
    <0x00029000 0x00029000 0x001000>,
    <0x0002a000 0x0002a000 0x001000>,
    <0x0002b000 0x0002b000 0x001000>,
    <0x0002e000 0x0002e000 0x001000>,
    <0x0002f000 0x0002f000 0x001000>,
    <0x00030000 0x00030000 0x001000>,
    <0x00031000 0x00031000 0x001000>,
    <0x00032000 0x00032000 0x001000>,
    <0x00033000 0x00033000 0x001000>,
    <0x00038000 0x00038000 0x001000>,
    <0x00039000 0x00039000 0x001000>,
    <0x0003a000 0x0003a000 0x001000>,
    <0x0003b000 0x0003b000 0x001000>,
    <0x0003c000 0x0003c000 0x001000>,
    <0x0003d000 0x0003d000 0x001000>,
    <0x0003e000 0x0003e000 0x001000>,
    <0x0003f000 0x0003f000 0x001000>,
    <0x00080000 0x00080000 0x010000>,
    <0x00080000 0x00080000 0x001000>,
    <0x000a0000 0x000a0000 0x010000>,
    <0x000a0000 0x000a0000 0x001000>,
    <0x000c0000 0x000c0000 0x010000>,
    <0x000c0000 0x000c0000 0x001000>,
    <0x000f1000 0x000f1000 0x001000>,
    <0x000f2000 0x000f2000 0x001000>,


    <0x49000000 0x49000000 0x000400>,
    <0x49000400 0x49000400 0x000400>,
    <0x49022000 0x49022000 0x001000>,
    <0x49023000 0x49023000 0x001000>,
    <0x49024000 0x49024000 0x001000>,
    <0x49025000 0x49025000 0x001000>,
    <0x49026000 0x49026000 0x001000>,
    <0x49027000 0x49027000 0x001000>,
    <0x49028000 0x49028000 0x001000>,
    <0x49029000 0x49029000 0x001000>,
    <0x4902a000 0x4902a000 0x001000>,
    <0x4902b000 0x4902b000 0x001000>,
    <0x4902e000 0x4902e000 0x001000>,
    <0x4902f000 0x4902f000 0x001000>,
    <0x49030000 0x49030000 0x001000>,
    <0x49031000 0x49031000 0x001000>,
    <0x49032000 0x49032000 0x001000>,
    <0x49033000 0x49033000 0x001000>,
    <0x49038000 0x49038000 0x001000>,
    <0x49039000 0x49039000 0x001000>,
    <0x4903a000 0x4903a000 0x001000>,
    <0x4903b000 0x4903b000 0x001000>,
    <0x4903c000 0x4903c000 0x001000>,
    <0x4903d000 0x4903d000 0x001000>,
    <0x4903e000 0x4903e000 0x001000>,
    <0x4903f000 0x4903f000 0x001000>,
    <0x49080000 0x49080000 0x010000>,
    <0x49080000 0x49080000 0x001000>,
    <0x490a0000 0x490a0000 0x010000>,
    <0x490a0000 0x490a0000 0x001000>,
    <0x490c0000 0x490c0000 0x010000>,
    <0x490c0000 0x490c0000 0x001000>,
    <0x490f1000 0x490f1000 0x001000>,
    <0x490f2000 0x490f2000 0x001000>;

  target-module@22000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2208c 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&abe_clkctrl ((0x48) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x22000 0x1000>,
     <0x49022000 0x49022000 0x1000>;

   mcbsp1: mcbsp@0 {
    compatible = "ti,omap4-mcbsp";
    reg = <0x0 0xff>,
          <0x49022000 0xff>;
    reg-names = "mpu", "dma";
    interrupts = <0 17 4>;
    interrupt-names = "common";
    ti,buffer-size = <128>;
    dmas = <&sdma 33>,
           <&sdma 34>;
    dma-names = "tx", "rx";
    status = "disabled";
   };
  };

  target-module@24000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2408c 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&abe_clkctrl ((0x50) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x24000 0x1000>,
     <0x49024000 0x49024000 0x1000>;

   mcbsp2: mcbsp@0 {
    compatible = "ti,omap4-mcbsp";
    reg = <0x0 0xff>,
          <0x49024000 0xff>;
    reg-names = "mpu", "dma";
    interrupts = <0 22 4>;
    interrupt-names = "common";
    ti,buffer-size = <128>;
    dmas = <&sdma 17>,
           <&sdma 18>;
    dma-names = "tx", "rx";
    status = "disabled";
   };
  };

  target-module@26000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x2608c 0x4>;
   reg-names = "sysc";
   ti,sysc-mask = <((3 << 8) |
      (1 << 2) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&abe_clkctrl ((0x58) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x1000>,
     <0x49026000 0x49026000 0x1000>;

   mcbsp3: mcbsp@0 {
    compatible = "ti,omap4-mcbsp";
    reg = <0x0 0xff>,
          <0x49026000 0xff>;
    reg-names = "mpu", "dma";
    interrupts = <0 23 4>;
    interrupt-names = "common";
    ti,buffer-size = <128>;
    dmas = <&sdma 19>,
           <&sdma 20>;
    dma-names = "tx", "rx";
    status = "disabled";
   };
  };

  target-module@28000 {

   compatible = "ti,sysc-mcasp", "ti,sysc";
   reg = <0x28000 0x4>,
         <0x28004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&abe_clkctrl ((0x40) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x28000 0x1000>,
     <0x49028000 0x49028000 0x1000>,
     <0x2000 0x2a000 0x1000>,
     <0x4902a000 0x4902a000 0x1000>;

   mcasp0: mcasp@0 {
    compatible = "ti,omap4-mcasp-audio";
    reg = <0x0 0x2000>,
          <0x4902a000 0x1000>;
    reg-names = "mpu","dat";
    interrupts = <0 109 4>;
    interrupt-names = "tx";
    dmas = <&sdma 8>;
    dma-names = "tx";
    clocks = <&abe_clkctrl ((0x40) - 0x20) 0>;
    clock-names = "fck";
    op-mode = <1>;
    serial-dir = < 1 >;
    status = "disabled";
   };
  };

  target-module@2e000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x2e000 0x4>,
         <0x2e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&abe_clkctrl ((0x38) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x2e000 0x1000>,
     <0x4902e000 0x4902e000 0x1000>;

   dmic: dmic@0 {
    compatible = "ti,omap4-dmic";
    reg = <0x0 0x7f>,
          <0x4902e000 0x7f>;
    reg-names = "mpu", "dma";
    interrupts = <0 114 4>;
    dmas = <&sdma 67>;
    dma-names = "up_link";
    status = "disabled";
   };
  };

  target-module@30000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x30000 0x4>,
         <0x30010 0x4>,
         <0x30014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 5) |
      (1 << 1))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;
   ti,syss-mask = <1>;

   clocks = <&abe_clkctrl ((0x88) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x30000 0x1000>,
     <0x49030000 0x49030000 0x1000>;

   wdt3: wdt@0 {
    compatible = "ti,omap4-wdt", "ti,omap3-wdt";
    reg = <0x0 0x80>;
    interrupts = <0 80 4>;
   };
  };

  mcpdm_module: target-module@32000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0x32000 0x4>,
         <0x32010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&abe_clkctrl ((0x30) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x32000 0x1000>,
     <0x49032000 0x49032000 0x1000>;


   status = "disabled";

   mcpdm: mcpdm@0 {
    compatible = "ti,omap4-mcpdm";
    reg = <0x0 0x7f>,
          <0x49032000 0x7f>;
    reg-names = "mpu", "dma";
    interrupts = <0 112 4>;
    dmas = <&sdma 65>,
           <&sdma 66>;
    dma-names = "up_link", "dn_link";
   };
  };

  target-module@38000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x38000 0x4>,
         <0x38010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&abe_clkctrl ((0x68) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x38000 0x1000>,
     <0x49038000 0x49038000 0x1000>;

   timer5: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x00000000 0x80>,
          <0x49038000 0x80>;
    clocks = <&abe_clkctrl ((0x68) - 0x20) 24>,
      <&syc_clk_div_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 41 4>;
    ti,timer-dsp;
   };
  };

  target-module@3a000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3a000 0x4>,
         <0x3a010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&abe_clkctrl ((0x70) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3a000 0x1000>,
     <0x4903a000 0x4903a000 0x1000>;

   timer6: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x00000000 0x80>,
          <0x4903a000 0x80>;
    clocks = <&abe_clkctrl ((0x70) - 0x20) 24>,
      <&syc_clk_div_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 42 4>;
    ti,timer-dsp;
   };
  };

  target-module@3c000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3c000 0x4>,
         <0x3c010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&abe_clkctrl ((0x78) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3c000 0x1000>,
     <0x4903c000 0x4903c000 0x1000>;

   timer7: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x00000000 0x80>,
          <0x4903c000 0x80>;
    clocks = <&abe_clkctrl ((0x78) - 0x20) 24>,
      <&syc_clk_div_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 43 4>;
    ti,timer-dsp;
   };
  };

  target-module@3e000 {
   compatible = "ti,sysc-omap4-timer", "ti,sysc";
   reg = <0x3e000 0x4>,
         <0x3e010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-mask = <((1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>,
     <3>;

   clocks = <&abe_clkctrl ((0x80) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x3e000 0x1000>,
     <0x4903e000 0x4903e000 0x1000>;

   timer8: timer@0 {
    compatible = "ti,omap4430-timer";
    reg = <0x00000000 0x80>,
          <0x4903e000 0x80>;
    clocks = <&abe_clkctrl ((0x80) - 0x20) 24>,
      <&syc_clk_div_ck>;
    clock-names = "fck", "timer_sys_ck";
    interrupts = <0 44 4>;
    ti,timer-pwm;
    ti,timer-dsp;
   };
  };

  target-module@80000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x80000 0x10000>,
     <0x49080000 0x49080000 0x10000>;
  };

  target-module@a0000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xa0000 0x10000>,
     <0x490a0000 0x490a0000 0x10000>;
  };

  target-module@c0000 {
   compatible = "ti,sysc";
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xc0000 0x10000>,
     <0x490c0000 0x490c0000 0x10000>;
  };

  target-module@f1000 {
   compatible = "ti,sysc-omap4", "ti,sysc";
   reg = <0xf1000 0x4>,
         <0xf1010 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-midle = <0>,
     <1>,
     <2>,
     <3>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;

   clocks = <&abe_clkctrl ((0x28) - 0x20) 0>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0xf1000 0x1000>,
     <0x490f1000 0x490f1000 0x1000>;






  };
 };
};
# 758 "arch/arm/boot/dts/omap4.dtsi" 2
# 1 "arch/arm/boot/dts/omap44xx-clocks.dtsi" 1






&cm1_clocks {
 extalt_clkin_ck: extalt_clkin_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "extalt_clkin_ck";
  clock-frequency = <59000000>;
 };

 pad_clks_src_ck: pad_clks_src_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "pad_clks_src_ck";
  clock-frequency = <12000000>;
 };

 pad_clks_ck: pad_clks_ck@108 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "pad_clks_ck";
  clocks = <&pad_clks_src_ck>;
  ti,bit-shift = <8>;
  reg = <0x0108>;
 };

 pad_slimbus_core_clks_ck: pad_slimbus_core_clks_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "pad_slimbus_core_clks_ck";
  clock-frequency = <12000000>;
 };

 secure_32k_clk_src_ck: secure_32k_clk_src_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "secure_32k_clk_src_ck";
  clock-frequency = <32768>;
 };

 slimbus_src_clk: slimbus_src_clk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "slimbus_src_clk";
  clock-frequency = <12000000>;
 };

 slimbus_clk: slimbus_clk@108 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "slimbus_clk";
  clocks = <&slimbus_src_clk>;
  ti,bit-shift = <10>;
  reg = <0x0108>;
 };

 sys_32k_ck: sys_32k_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "sys_32k_ck";
  clock-frequency = <32768>;
 };

 virt_12000000_ck: virt_12000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_12000000_ck";
  clock-frequency = <12000000>;
 };

 virt_13000000_ck: virt_13000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_13000000_ck";
  clock-frequency = <13000000>;
 };

 virt_16800000_ck: virt_16800000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_16800000_ck";
  clock-frequency = <16800000>;
 };

 virt_19200000_ck: virt_19200000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_19200000_ck";
  clock-frequency = <19200000>;
 };

 virt_26000000_ck: virt_26000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_26000000_ck";
  clock-frequency = <26000000>;
 };

 virt_27000000_ck: virt_27000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_27000000_ck";
  clock-frequency = <27000000>;
 };

 virt_38400000_ck: virt_38400000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "virt_38400000_ck";
  clock-frequency = <38400000>;
 };

 tie_low_clock_ck: tie_low_clock_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "tie_low_clock_ck";
  clock-frequency = <0>;
 };

 utmi_phy_clkout_ck: utmi_phy_clkout_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "utmi_phy_clkout_ck";
  clock-frequency = <60000000>;
 };

 xclk60mhsp1_ck: xclk60mhsp1_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "xclk60mhsp1_ck";
  clock-frequency = <60000000>;
 };

 xclk60mhsp2_ck: xclk60mhsp2_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "xclk60mhsp2_ck";
  clock-frequency = <60000000>;
 };

 xclk60motg_ck: xclk60motg_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "xclk60motg_ck";
  clock-frequency = <60000000>;
 };

 dpll_abe_ck: dpll_abe_ck@1e0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-m4xen-clock";
  clock-output-names = "dpll_abe_ck";
  clocks = <&abe_dpll_refclk_mux_ck>, <&abe_dpll_bypass_clk_mux_ck>;
  reg = <0x01e0>, <0x01e4>, <0x01ec>, <0x01e8>;
 };

 dpll_abe_x2_ck: dpll_abe_x2_ck@1f0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clock-output-names = "dpll_abe_x2_ck";
  clocks = <&dpll_abe_ck>;
  reg = <0x01f0>;
 };

 dpll_abe_m2x2_ck: dpll_abe_m2x2_ck@1f0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_abe_m2x2_ck";
  clocks = <&dpll_abe_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01f0>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 abe_24m_fclk: abe_24m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "abe_24m_fclk";
  clocks = <&dpll_abe_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <8>;
 };

 abe_clk: abe_clk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "abe_clk";
  clocks = <&dpll_abe_m2x2_ck>;
  ti,max-div = <4>;
  reg = <0x0108>;
  ti,index-power-of-two;
 };


 dpll_abe_m3x2_ck: dpll_abe_m3x2_ck@1f4 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_abe_m3x2_ck";
  clocks = <&dpll_abe_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01f4>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 core_hsd_byp_clk_mux_ck: core_hsd_byp_clk_mux_ck@12c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "core_hsd_byp_clk_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_abe_m3x2_ck>;
  ti,bit-shift = <23>;
  reg = <0x012c>;
 };

 dpll_core_ck: dpll_core_ck@120 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-core-clock";
  clock-output-names = "dpll_core_ck";
  clocks = <&sys_clkin_ck>, <&core_hsd_byp_clk_mux_ck>;
  reg = <0x0120>, <0x0124>, <0x012c>, <0x0128>;
 };

 dpll_core_x2_ck: dpll_core_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clock-output-names = "dpll_core_x2_ck";
  clocks = <&dpll_core_ck>;
 };

 dpll_core_m6x2_ck: dpll_core_m6x2_ck@140 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m6x2_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0140>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_core_m2_ck: dpll_core_m2_ck@130 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m2_ck";
  clocks = <&dpll_core_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0130>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 ddrphy_ck: ddrphy_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "ddrphy_ck";
  clocks = <&dpll_core_m2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 dpll_core_m5x2_ck: dpll_core_m5x2_ck@13c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m5x2_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x013c>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 div_core_ck: div_core_ck@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "div_core_ck";
  clocks = <&dpll_core_m5x2_ck>;
  reg = <0x0100>;
  ti,max-div = <2>;
 };

 div_iva_hs_clk: div_iva_hs_clk@1dc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "div_iva_hs_clk";
  clocks = <&dpll_core_m5x2_ck>;
  ti,max-div = <4>;
  reg = <0x01dc>;
  ti,index-power-of-two;
 };

 div_mpu_hs_clk: div_mpu_hs_clk@19c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "div_mpu_hs_clk";
  clocks = <&dpll_core_m5x2_ck>;
  ti,max-div = <4>;
  reg = <0x019c>;
  ti,index-power-of-two;
 };

 dpll_core_m4x2_ck: dpll_core_m4x2_ck@138 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m4x2_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0138>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dll_clk_div_ck: dll_clk_div_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dll_clk_div_ck";
  clocks = <&dpll_core_m4x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 dpll_abe_m2_ck: dpll_abe_m2_ck@1f0 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_abe_m2_ck";
  clocks = <&dpll_abe_ck>;
  ti,max-div = <31>;
  reg = <0x01f0>;
  ti,index-starts-at-one;
 };

 dpll_core_m3x2_gate_ck: dpll_core_m3x2_gate_ck@134 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "dpll_core_m3x2_gate_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0134>;
 };

 dpll_core_m3x2_div_ck: dpll_core_m3x2_div_ck@134 {
  #clock-cells = <0>;
  compatible = "ti,composite-divider-clock";
  clock-output-names = "dpll_core_m3x2_div_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  reg = <0x0134>;
  ti,index-starts-at-one;
 };

 dpll_core_m3x2_ck: dpll_core_m3x2_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "dpll_core_m3x2_ck";
  clocks = <&dpll_core_m3x2_gate_ck>, <&dpll_core_m3x2_div_ck>;
 };

 dpll_core_m7x2_ck: dpll_core_m7x2_ck@144 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_core_m7x2_ck";
  clocks = <&dpll_core_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0144>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 iva_hsd_byp_clk_mux_ck: iva_hsd_byp_clk_mux_ck@1ac {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "iva_hsd_byp_clk_mux_ck";
  clocks = <&sys_clkin_ck>, <&div_iva_hs_clk>;
  ti,bit-shift = <23>;
  reg = <0x01ac>;
 };

 dpll_iva_ck: dpll_iva_ck@1a0 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clock-output-names = "dpll_iva_ck";
  clocks = <&sys_clkin_ck>, <&iva_hsd_byp_clk_mux_ck>;
  reg = <0x01a0>, <0x01a4>, <0x01ac>, <0x01a8>;
  assigned-clocks = <&dpll_iva_ck>;
  assigned-clock-rates = <931200000>;
 };

 dpll_iva_x2_ck: dpll_iva_x2_ck {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clock-output-names = "dpll_iva_x2_ck";
  clocks = <&dpll_iva_ck>;
 };

 dpll_iva_m4x2_ck: dpll_iva_m4x2_ck@1b8 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_iva_m4x2_ck";
  clocks = <&dpll_iva_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01b8>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  assigned-clocks = <&dpll_iva_m4x2_ck>;
  assigned-clock-rates = <465600000>;
 };

 dpll_iva_m5x2_ck: dpll_iva_m5x2_ck@1bc {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_iva_m5x2_ck";
  clocks = <&dpll_iva_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x01bc>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
  assigned-clocks = <&dpll_iva_m5x2_ck>;
  assigned-clock-rates = <266100000>;
 };

 dpll_mpu_ck: dpll_mpu_ck@160 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clock-output-names = "dpll_mpu_ck";
  clocks = <&sys_clkin_ck>, <&div_mpu_hs_clk>;
  reg = <0x0160>, <0x0164>, <0x016c>, <0x0168>;
 };

 dpll_mpu_m2_ck: dpll_mpu_m2_ck@170 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_mpu_m2_ck";
  clocks = <&dpll_mpu_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0170>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 per_hs_clk_div_ck: per_hs_clk_div_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "per_hs_clk_div_ck";
  clocks = <&dpll_abe_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 usb_hs_clk_div_ck: usb_hs_clk_div_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "usb_hs_clk_div_ck";
  clocks = <&dpll_abe_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <3>;
 };

 l3_div_ck: l3_div_ck@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "l3_div_ck";
  clocks = <&div_core_ck>;
  ti,bit-shift = <4>;
  ti,max-div = <2>;
  reg = <0x0100>;
 };

 l4_div_ck: l4_div_ck@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "l4_div_ck";
  clocks = <&l3_div_ck>;
  ti,bit-shift = <8>;
  ti,max-div = <2>;
  reg = <0x0100>;
 };

 lp_clk_div_ck: lp_clk_div_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "lp_clk_div_ck";
  clocks = <&dpll_abe_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <16>;
 };

 mpu_periphclk: mpu_periphclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "mpu_periphclk";
  clocks = <&dpll_mpu_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 ocp_abe_iclk: ocp_abe_iclk@528 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "ocp_abe_iclk";
  clocks = <&abe_clkctrl ((0x28) - 0x20) 24>;
  ti,bit-shift = <24>;
  reg = <0x0528>;
  ti,dividers = <2>, <1>;
 };

 per_abe_24m_fclk: per_abe_24m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "per_abe_24m_fclk";
  clocks = <&dpll_abe_m2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 dummy_ck: dummy_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-output-names = "dummy_ck";
  clock-frequency = <0>;
 };
};

&prm_clocks {
 sys_clkin_ck: sys_clkin_ck@110 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "sys_clkin_ck";
  clocks = <&virt_12000000_ck>, <&virt_13000000_ck>, <&virt_16800000_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_27000000_ck>, <&virt_38400000_ck>;
  reg = <0x0110>;
  ti,index-starts-at-one;
 };

 abe_dpll_bypass_clk_mux_ck: abe_dpll_bypass_clk_mux_ck@108 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "abe_dpll_bypass_clk_mux_ck";
  clocks = <&sys_clkin_ck>, <&sys_32k_ck>;
  ti,bit-shift = <24>;
  reg = <0x0108>;
 };

 abe_dpll_refclk_mux_ck: abe_dpll_refclk_mux_ck@10c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "abe_dpll_refclk_mux_ck";
  clocks = <&sys_clkin_ck>, <&sys_32k_ck>;
  reg = <0x010c>;
 };

 dbgclk_mux_ck: dbgclk_mux_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "dbgclk_mux_ck";
  clocks = <&sys_clkin_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 l4_wkup_clk_mux_ck: l4_wkup_clk_mux_ck@108 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "l4_wkup_clk_mux_ck";
  clocks = <&sys_clkin_ck>, <&lp_clk_div_ck>;
  reg = <0x0108>;
 };

 syc_clk_div_ck: syc_clk_div_ck@100 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "syc_clk_div_ck";
  clocks = <&sys_clkin_ck>;
  reg = <0x0100>;
  ti,max-div = <2>;
 };

 usim_ck: usim_ck@1858 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "usim_ck";
  clocks = <&dpll_per_m4x2_ck>;
  ti,bit-shift = <24>;
  reg = <0x1858>;
  ti,dividers = <14>, <18>;
 };

 usim_fclk: usim_fclk@1858 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "usim_fclk";
  clocks = <&usim_ck>;
  ti,bit-shift = <8>;
  reg = <0x1858>;
 };

 trace_clk_div_ck: trace_clk_div_ck {
  #clock-cells = <0>;
  compatible = "ti,clkdm-gate-clock";
  clock-output-names = "trace_clk_div_ck";
  clocks = <&emu_sys_clkctrl ((0x20) - 0x20) 24>;
 };
};

&prm_clockdomains {
 emu_sys_clkdm: emu_sys_clkdm {
  compatible = "ti,clockdomain";
  clock-output-names = "emu_sys_clkdm";
  clocks = <&trace_clk_div_ck>;
 };
};

&cm2_clocks {
 per_hsd_byp_clk_mux_ck: per_hsd_byp_clk_mux_ck@14c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "per_hsd_byp_clk_mux_ck";
  clocks = <&sys_clkin_ck>, <&per_hs_clk_div_ck>;
  ti,bit-shift = <23>;
  reg = <0x014c>;
 };

 dpll_per_ck: dpll_per_ck@140 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-clock";
  clock-output-names = "dpll_per_ck";
  clocks = <&sys_clkin_ck>, <&per_hsd_byp_clk_mux_ck>;
  reg = <0x0140>, <0x0144>, <0x014c>, <0x0148>;
 };

 dpll_per_m2_ck: dpll_per_m2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m2_ck";
  clocks = <&dpll_per_ck>;
  ti,max-div = <31>;
  reg = <0x0150>;
  ti,index-starts-at-one;
 };

 dpll_per_x2_ck: dpll_per_x2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-x2-clock";
  clock-output-names = "dpll_per_x2_ck";
  clocks = <&dpll_per_ck>;
  reg = <0x0150>;
 };

 dpll_per_m2x2_ck: dpll_per_m2x2_ck@150 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m2x2_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0150>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_m3x2_gate_ck: dpll_per_m3x2_gate_ck@154 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "dpll_per_m3x2_gate_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0154>;
 };

 dpll_per_m3x2_div_ck: dpll_per_m3x2_div_ck@154 {
  #clock-cells = <0>;
  compatible = "ti,composite-divider-clock";
  clock-output-names = "dpll_per_m3x2_div_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  reg = <0x0154>;
  ti,index-starts-at-one;
 };

 dpll_per_m3x2_ck: dpll_per_m3x2_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "dpll_per_m3x2_ck";
  clocks = <&dpll_per_m3x2_gate_ck>, <&dpll_per_m3x2_div_ck>;
 };

 dpll_per_m4x2_ck: dpll_per_m4x2_ck@158 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m4x2_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0158>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_m5x2_ck: dpll_per_m5x2_ck@15c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m5x2_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x015c>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_m6x2_ck: dpll_per_m6x2_ck@160 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m6x2_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0160>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_per_m7x2_ck: dpll_per_m7x2_ck@164 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_per_m7x2_ck";
  clocks = <&dpll_per_x2_ck>;
  ti,max-div = <31>;
  ti,autoidle-shift = <8>;
  reg = <0x0164>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 dpll_usb_ck: dpll_usb_ck@180 {
  #clock-cells = <0>;
  compatible = "ti,omap4-dpll-j-type-clock";
  clock-output-names = "dpll_usb_ck";
  clocks = <&sys_clkin_ck>, <&usb_hs_clk_div_ck>;
  reg = <0x0180>, <0x0184>, <0x018c>, <0x0188>;
 };

 dpll_usb_clkdcoldo_ck: dpll_usb_clkdcoldo_ck@1b4 {
  #clock-cells = <0>;
  compatible = "ti,fixed-factor-clock";
  clock-output-names = "dpll_usb_clkdcoldo_ck";
  clocks = <&dpll_usb_ck>;
  ti,clock-div = <1>;
  ti,autoidle-shift = <8>;
  reg = <0x01b4>;
  ti,clock-mult = <1>;
  ti,invert-autoidle-bit;
 };

 dpll_usb_m2_ck: dpll_usb_m2_ck@190 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "dpll_usb_m2_ck";
  clocks = <&dpll_usb_ck>;
  ti,max-div = <127>;
  ti,autoidle-shift = <8>;
  reg = <0x0190>;
  ti,index-starts-at-one;
  ti,invert-autoidle-bit;
 };

 ducati_clk_mux_ck: ducati_clk_mux_ck@100 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "ducati_clk_mux_ck";
  clocks = <&div_core_ck>, <&dpll_per_m6x2_ck>;
  reg = <0x0100>;
 };

 func_12m_fclk: func_12m_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "func_12m_fclk";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <16>;
 };

 func_24m_clk: func_24m_clk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "func_24m_clk";
  clocks = <&dpll_per_m2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 func_24mc_fclk: func_24mc_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "func_24mc_fclk";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <8>;
 };

 func_48m_fclk: func_48m_fclk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "func_48m_fclk";
  clocks = <&dpll_per_m2x2_ck>;
  reg = <0x0108>;
  ti,dividers = <4>, <8>;
 };

 func_48mc_fclk: func_48mc_fclk {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clock-output-names = "func_48mc_fclk";
  clocks = <&dpll_per_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 func_64m_fclk: func_64m_fclk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "func_64m_fclk";
  clocks = <&dpll_per_m4x2_ck>;
  reg = <0x0108>;
  ti,dividers = <2>, <4>;
 };

 func_96m_fclk: func_96m_fclk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "func_96m_fclk";
  clocks = <&dpll_per_m2x2_ck>;
  reg = <0x0108>;
  ti,dividers = <2>, <4>;
 };

 init_60m_fclk: init_60m_fclk@104 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "init_60m_fclk";
  clocks = <&dpll_usb_m2_ck>;
  reg = <0x0104>;
  ti,dividers = <1>, <8>;
 };

 per_abe_nc_fclk: per_abe_nc_fclk@108 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "per_abe_nc_fclk";
  clocks = <&dpll_abe_m2_ck>;
  reg = <0x0108>;
  ti,max-div = <2>;
 };

 usb_phy_cm_clk32k: usb_phy_cm_clk32k@640 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clock-output-names = "usb_phy_cm_clk32k";
  clocks = <&sys_32k_ck>;
  ti,bit-shift = <8>;
  reg = <0x0640>;
 };
};

&cm2_clockdomains {
 l3_init_clkdm: l3_init_clkdm {
  compatible = "ti,clockdomain";
  clock-output-names = "l3_init_clkdm";
  clocks = <&dpll_usb_ck>;
 };
};

&scrm_clocks {
 auxclk0_src_gate_ck: auxclk0_src_gate_ck@310 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "auxclk0_src_gate_ck";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0310>;
 };

 auxclk0_src_mux_ck: auxclk0_src_mux_ck@310 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clock-output-names = "auxclk0_src_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0310>;
 };

 auxclk0_src_ck: auxclk0_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "auxclk0_src_ck";
  clocks = <&auxclk0_src_gate_ck>, <&auxclk0_src_mux_ck>;
 };

 auxclk0_ck: auxclk0_ck@310 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "auxclk0_ck";
  clocks = <&auxclk0_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0310>;
 };

 auxclk1_src_gate_ck: auxclk1_src_gate_ck@314 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "auxclk1_src_gate_ck";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0314>;
 };

 auxclk1_src_mux_ck: auxclk1_src_mux_ck@314 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clock-output-names = "auxclk1_src_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0314>;
 };

 auxclk1_src_ck: auxclk1_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "auxclk1_src_ck";
  clocks = <&auxclk1_src_gate_ck>, <&auxclk1_src_mux_ck>;
 };

 auxclk1_ck: auxclk1_ck@314 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "auxclk1_ck";
  clocks = <&auxclk1_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0314>;
 };

 auxclk2_src_gate_ck: auxclk2_src_gate_ck@318 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "auxclk2_src_gate_ck";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0318>;
 };

 auxclk2_src_mux_ck: auxclk2_src_mux_ck@318 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clock-output-names = "auxclk2_src_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0318>;
 };

 auxclk2_src_ck: auxclk2_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "auxclk2_src_ck";
  clocks = <&auxclk2_src_gate_ck>, <&auxclk2_src_mux_ck>;
 };

 auxclk2_ck: auxclk2_ck@318 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "auxclk2_ck";
  clocks = <&auxclk2_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0318>;
 };

 auxclk3_src_gate_ck: auxclk3_src_gate_ck@31c {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "auxclk3_src_gate_ck";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x031c>;
 };

 auxclk3_src_mux_ck: auxclk3_src_mux_ck@31c {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clock-output-names = "auxclk3_src_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x031c>;
 };

 auxclk3_src_ck: auxclk3_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "auxclk3_src_ck";
  clocks = <&auxclk3_src_gate_ck>, <&auxclk3_src_mux_ck>;
 };

 auxclk3_ck: auxclk3_ck@31c {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "auxclk3_ck";
  clocks = <&auxclk3_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x031c>;
 };

 auxclk4_src_gate_ck: auxclk4_src_gate_ck@320 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "auxclk4_src_gate_ck";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0320>;
 };

 auxclk4_src_mux_ck: auxclk4_src_mux_ck@320 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clock-output-names = "auxclk4_src_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0320>;
 };

 auxclk4_src_ck: auxclk4_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "auxclk4_src_ck";
  clocks = <&auxclk4_src_gate_ck>, <&auxclk4_src_mux_ck>;
 };

 auxclk4_ck: auxclk4_ck@320 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "auxclk4_ck";
  clocks = <&auxclk4_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0320>;
 };

 auxclk5_src_gate_ck: auxclk5_src_gate_ck@324 {
  #clock-cells = <0>;
  compatible = "ti,composite-no-wait-gate-clock";
  clock-output-names = "auxclk5_src_gate_ck";
  clocks = <&dpll_core_m3x2_ck>;
  ti,bit-shift = <8>;
  reg = <0x0324>;
 };

 auxclk5_src_mux_ck: auxclk5_src_mux_ck@324 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clock-output-names = "auxclk5_src_mux_ck";
  clocks = <&sys_clkin_ck>, <&dpll_core_m3x2_ck>, <&dpll_per_m3x2_ck>;
  ti,bit-shift = <1>;
  reg = <0x0324>;
 };

 auxclk5_src_ck: auxclk5_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clock-output-names = "auxclk5_src_ck";
  clocks = <&auxclk5_src_gate_ck>, <&auxclk5_src_mux_ck>;
 };

 auxclk5_ck: auxclk5_ck@324 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clock-output-names = "auxclk5_ck";
  clocks = <&auxclk5_src_ck>;
  ti,bit-shift = <16>;
  ti,max-div = <16>;
  reg = <0x0324>;
 };

 auxclkreq0_ck: auxclkreq0_ck@210 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "auxclkreq0_ck";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>, <&auxclk5_ck>;
  ti,bit-shift = <2>;
  reg = <0x0210>;
 };

 auxclkreq1_ck: auxclkreq1_ck@214 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "auxclkreq1_ck";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>, <&auxclk5_ck>;
  ti,bit-shift = <2>;
  reg = <0x0214>;
 };

 auxclkreq2_ck: auxclkreq2_ck@218 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "auxclkreq2_ck";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>, <&auxclk5_ck>;
  ti,bit-shift = <2>;
  reg = <0x0218>;
 };

 auxclkreq3_ck: auxclkreq3_ck@21c {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "auxclkreq3_ck";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>, <&auxclk5_ck>;
  ti,bit-shift = <2>;
  reg = <0x021c>;
 };

 auxclkreq4_ck: auxclkreq4_ck@220 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "auxclkreq4_ck";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>, <&auxclk5_ck>;
  ti,bit-shift = <2>;
  reg = <0x0220>;
 };

 auxclkreq5_ck: auxclkreq5_ck@224 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clock-output-names = "auxclkreq5_ck";
  clocks = <&auxclk0_ck>, <&auxclk1_ck>, <&auxclk2_ck>, <&auxclk3_ck>, <&auxclk4_ck>, <&auxclk5_ck>;
  ti,bit-shift = <2>;
  reg = <0x0224>;
 };
};

&cm1 {
 mpuss_cm: mpuss_cm@300 {
  compatible = "ti,omap4-cm";
  clock-output-names = "mpuss_cm";
  reg = <0x300 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x300 0x100>;

  mpuss_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "mpuss_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 tesla_cm: tesla_cm@400 {
  compatible = "ti,omap4-cm";
  clock-output-names = "tesla_cm";
  reg = <0x400 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x400 0x100>;

  tesla_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "tesla_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 abe_cm: abe_cm@500 {
  compatible = "ti,omap4-cm";
  clock-output-names = "abe_cm";
  reg = <0x500 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x500 0x100>;

  abe_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "abe_clkctrl";
   reg = <0x20 0x6c>;
   #clock-cells = <2>;
  };
 };

};

&cm2 {
 l4_ao_cm: l4_ao_cm@600 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l4_ao_cm";
  reg = <0x600 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x600 0x100>;

  l4_ao_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_ao_clkctrl";
   reg = <0x20 0x1c>;
   #clock-cells = <2>;
  };
 };

 l3_1_cm: l3_1_cm@700 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_1_cm";
  reg = <0x700 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x700 0x100>;

  l3_1_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_1_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3_2_cm: l3_2_cm@800 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_2_cm";
  reg = <0x800 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x800 0x100>;

  l3_2_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_2_clkctrl";
   reg = <0x20 0x14>;
   #clock-cells = <2>;
  };
 };

 ducati_cm: ducati_cm@900 {
  compatible = "ti,omap4-cm";
  clock-output-names = "ducati_cm";
  reg = <0x900 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x900 0x100>;

  ducati_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "ducati_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3_dma_cm: l3_dma_cm@a00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_dma_cm";
  reg = <0xa00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xa00 0x100>;

  l3_dma_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_dma_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3_emif_cm: l3_emif_cm@b00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_emif_cm";
  reg = <0xb00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xb00 0x100>;

  l3_emif_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_emif_clkctrl";
   reg = <0x20 0x1c>;
   #clock-cells = <2>;
  };
 };

 d2d_cm: d2d_cm@c00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "d2d_cm";
  reg = <0xc00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xc00 0x100>;

  d2d_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "d2d_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l4_cfg_cm: l4_cfg_cm@d00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l4_cfg_cm";
  reg = <0xd00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xd00 0x100>;

  l4_cfg_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_cfg_clkctrl";
   reg = <0x20 0x14>;
   #clock-cells = <2>;
  };
 };

 l3_instr_cm: l3_instr_cm@e00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_instr_cm";
  reg = <0xe00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xe00 0x100>;

  l3_instr_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_instr_clkctrl";
   reg = <0x20 0x24>;
   #clock-cells = <2>;
  };
 };

 ivahd_cm: ivahd_cm@f00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "ivahd_cm";
  reg = <0xf00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0xf00 0x100>;

  ivahd_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "ivahd_clkctrl";
   reg = <0x20 0xc>;
   #clock-cells = <2>;
  };
 };

 iss_cm: iss_cm@1000 {
  compatible = "ti,omap4-cm";
  clock-output-names = "iss_cm";
  reg = <0x1000 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1000 0x100>;

  iss_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "iss_clkctrl";
   reg = <0x20 0xc>;
   #clock-cells = <2>;
  };
 };

 l3_dss_cm: l3_dss_cm@1100 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_dss_cm";
  reg = <0x1100 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1100 0x100>;

  l3_dss_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_dss_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3_gfx_cm: l3_gfx_cm@1200 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_gfx_cm";
  reg = <0x1200 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1200 0x100>;

  l3_gfx_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_gfx_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };

 l3_init_cm: l3_init_cm@1300 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l3_init_cm";
  reg = <0x1300 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1300 0x100>;

  l3_init_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l3_init_clkctrl";
   reg = <0x20 0xc4>;
   #clock-cells = <2>;
  };
 };

 l4_per_cm: clock@1400 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l4_per_cm";
  reg = <0x1400 0x200>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1400 0x200>;

  l4_per_clkctrl: clock@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_per_clkctrl";
   reg = <0x20 0x144>;
   #clock-cells = <2>;
  };

  l4_secure_clkctrl: clock@1a0 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_secure_clkctrl";
   reg = <0x1a0 0x3c>;
   #clock-cells = <2>;
  };
 };
};

&prm {
 l4_wkup_cm: l4_wkup_cm@1800 {
  compatible = "ti,omap4-cm";
  clock-output-names = "l4_wkup_cm";
  reg = <0x1800 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1800 0x100>;

  l4_wkup_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "l4_wkup_clkctrl";
   reg = <0x20 0x5c>;
   #clock-cells = <2>;
  };
 };

 emu_sys_cm: emu_sys_cm@1a00 {
  compatible = "ti,omap4-cm";
  clock-output-names = "emu_sys_cm";
  reg = <0x1a00 0x100>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x1a00 0x100>;

  emu_sys_clkctrl: clk@20 {
   compatible = "ti,clkctrl";
   clock-output-names = "emu_sys_clkctrl";
   reg = <0x20 0x4>;
   #clock-cells = <2>;
  };
 };
};
# 759 "arch/arm/boot/dts/omap4.dtsi" 2

&prm {
 prm_mpu: prm@300 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x300 0x100>;
  #power-domain-cells = <0>;
 };

 prm_tesla: prm@400 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x400 0x100>;
  #reset-cells = <1>;
  #power-domain-cells = <0>;
 };

 prm_abe: prm@500 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x500 0x100>;
  #power-domain-cells = <0>;
 };

 prm_always_on_core: prm@600 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x600 0x100>;
  #power-domain-cells = <0>;
 };

 prm_core: prm@700 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x700 0x100>;
  #reset-cells = <1>;
  #power-domain-cells = <0>;
 };

 prm_ivahd: prm@f00 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0xf00 0x100>;
  #reset-cells = <1>;
  #power-domain-cells = <0>;
 };

 prm_cam: prm@1000 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1000 0x100>;
  #power-domain-cells = <0>;
 };

 prm_dss: prm@1100 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1100 0x100>;
  #power-domain-cells = <0>;
 };

 prm_gfx: prm@1200 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1200 0x100>;
  #power-domain-cells = <0>;
 };

 prm_l3init: prm@1300 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1300 0x100>;
  #power-domain-cells = <0>;
 };

 prm_l4per: prm@1400 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1400 0x100>;
  #power-domain-cells = <0>;
 };

 prm_cefuse: prm@1600 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1600 0x100>;
  #power-domain-cells = <0>;
 };

 prm_wkup: prm@1700 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1700 0x100>;
  #power-domain-cells = <0>;
 };

 prm_emu: prm@1900 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1900 0x100>;
  #power-domain-cells = <0>;
 };

 prm_dss: prm@1100 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1100 0x40>;
  #power-domain-cells = <0>;
 };

 prm_device: prm@1b00 {
  compatible = "ti,omap4-prm-inst", "ti,omap-prm-inst";
  reg = <0x1b00 0x40>;
  #reset-cells = <1>;
 };
};


&timer1_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&l4_wkup_clkctrl ((0x40) - 0x20) 24>;
  assigned-clock-parents = <&sys_32k_ck>;
 };
};
# 8 "arch/arm/boot/dts/omap4460.dtsi" 2

/ {
 cpus {

  cpu0: cpu@0 {
   operating-points = <

    350000 1025000
    700000 1200000
    920000 1313000
   >;
   clock-latency = <300000>;


   #cooling-cells = <2>;
  };
 };

 thermal-zones {
# 1 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi" 1
# 9 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 10 "arch/arm/boot/dts/omap4-cpu-thermal.dtsi" 2

cpu_thermal: cpu_thermal {
 polling-delay-passive = <250>;
 polling-delay = <1000>;


        thermal-sensors = <&bandgap 0>;

 cpu_trips: trips {
                cpu_alert0: cpu_alert {
                        temperature = <100000>;
                        hysteresis = <2000>;
                        type = "passive";
                };
                cpu_crit: cpu_crit {
                        temperature = <125000>;
                        hysteresis = <2000>;
                        type = "critical";
                };
        };

 cpu_cooling_maps: cooling-maps {
  map0 {
   trip = <&cpu_alert0>;
   cooling-device =
    <&cpu0 (~0) (~0)>;
  };
 };
};
# 28 "arch/arm/boot/dts/omap4460.dtsi" 2
 };

 ocp {
  bandgap: bandgap@4a002260 {
   reg = <0x4a002260 0x4
          0x4a00232C 0x4
          0x4a002378 0x18>;
   compatible = "ti,omap4460-bandgap";
   interrupts = <0 126 4>;
   gpios = <&gpio3 22 0>;

   #thermal-sensor-cells = <0>;
  };

  abb_mpu: regulator-abb-mpu {
   status = "okay";

   reg = <0x4a307bd0 0x8>, <0x4a306014 0x4>,
         <0x4A002268 0x4>;
   reg-names = "base-address", "int-address",
        "efuse-address";

   ti,abb_info = <

   1025000 0 0 0 0 0
   1200000 0 0 0 0 0
   1313000 0 0 0x100000 0x40000 0
   1375000 1 0 0 0 0
   1389000 1 0 0 0 0
   >;
  };

  abb_iva: regulator-abb-iva {
   status = "okay";

   reg = <0x4a307bd8 0x8>, <0x4a306010 0x4>,
         <0x4A002268 0x4>;
   reg-names = "base-address", "int-address",
        "efuse-address";

   ti,abb_info = <

   950000 0 0 0 0 0
   1140000 0 0 0 0 0
   1291000 0 0 0x200000 0 0
   1375000 1 0 0 0 0
   1376000 1 0 0 0 0
   >;
  };
 };

};

&cpu_thermal {
 coefficients = <348 (-9301)>;
};


&l4_cfg_segment_300000 {
 ranges = <0x00000000 0x00300000 0x020000>,
   <0x00040000 0x00340000 0x001000>,
   <0x00020000 0x00320000 0x004000>,
   <0x00024000 0x00324000 0x002000>,
   <0x00026000 0x00326000 0x001000>,
   <0x00027000 0x00327000 0x001000>,
   <0x00028000 0x00328000 0x001000>,
   <0x00029000 0x00329000 0x001000>,
   <0x00030000 0x00330000 0x010000>,
   <0x0002a000 0x0032a000 0x002000>,
   <0x0002c000 0x0032c000 0x004000>,
   <0x00010000 0x00310000 0x008000>,
   <0x00018000 0x00318000 0x004000>,
   <0x0001c000 0x0031c000 0x002000>,
   <0x0001e000 0x0031e000 0x002000>;
};

&l4_cfg_target_0 {
 ranges = <0x00000000 0x00000000 0x00010000>,
   <0x00010000 0x00010000 0x00008000>,
   <0x00018000 0x00018000 0x00004000>,
   <0x0001c000 0x0001c000 0x00002000>,
   <0x0001e000 0x0001e000 0x00002000>,
   <0x00020000 0x00020000 0x00004000>,
   <0x00024000 0x00024000 0x00002000>,
   <0x00026000 0x00026000 0x00001000>,
   <0x00027000 0x00027000 0x00001000>,
   <0x00028000 0x00028000 0x00001000>,
   <0x00029000 0x00029000 0x00001000>,
   <0x0002a000 0x0002a000 0x00002000>,
   <0x0002c000 0x0002c000 0x00004000>,
   <0x00030000 0x00030000 0x00010000>;
};

&pmu {
 compatible = "arm,cortex-a9-pmu";
 interrupts = <0 54 4>,
       <0 55 4>;
};

/include/ "omap446x-clocks.dtsi"
# 7 "arch/arm/boot/dts/omap4-var-som-om44.dtsi" 2
# 1 "arch/arm/boot/dts/omap4-mcpdm.dtsi" 1
# 9 "arch/arm/boot/dts/omap4-mcpdm.dtsi"
&omap4_pmx_core {
 mcpdm_pins: pinmux_mcpdm_pins {
  pinctrl-single,pins = <

  (((0x106)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)


  (((0x108)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)


  (((0x10a)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)


  (((0x10c)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)


  (((0x10e)) - (0x0040)) (((1 << 3) | (1 << 8)) | 0)
  >;
 };
};

&mcpdm_module {





 pinctrl-names = "default";
 pinctrl-0 = <&mcpdm_pins>;
 status = "okay";
};

&mcpdm {
 clocks = <&twl6040>;
 clock-names = "pdmclk";
};
# 8 "arch/arm/boot/dts/omap4-var-som-om44.dtsi" 2

/ {
 model = "Variscite VAR-SOM-OM44";
 compatible = "variscite,var-som-om44", "ti,omap4460", "ti,omap4";

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x40000000>;
 };

 sound: sound {
  compatible = "ti,abe-twl6040";
  ti,model = "VAR-SOM-OM44";

  ti,mclk-freq = <38400000>;
  ti,mcpdm = <&mcpdm>;
  ti,twl6040 = <&twl6040>;


  ti,audio-routing =
   "Headset Stereophone", "HSOL",
   "Headset Stereophone", "HSOR",
   "AFML", "Line In",
   "AFMR", "Line In";
 };


 hsusb1_phy: hsusb1_phy {
  compatible = "usb-nop-xceiv";
  pinctrl-names = "default";
  pinctrl-0 = <
   &hsusbb1_phy_clk_pins
   &hsusbb1_phy_rst_pins
  >;

  reset-gpios = <&gpio6 17 1>;
  vcc-supply = <&vbat>;
  #phy-cells = <0>;

  clocks = <&auxclk3_ck>;
  clock-names = "main_clk";
  clock-frequency = <19200000>;
 };

 vbat: fixedregulator-vbat {
  compatible = "regulator-fixed";
  regulator-name = "VBAT";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };
};

&omap4_pmx_core {
 pinctrl-names = "default";
 pinctrl-0 = <
   &hsusbb1_pins
 >;

 twl6040_pins: pinmux_twl6040_pins {
  pinctrl-single,pins = <
   (((0x19c)) - (0x0040)) (0 | 3)
   (((0x1a0)) - (0x0040)) ((1 << 8) | 0)
  >;
 };

 tsc2004_pins: pinmux_tsc2004_pins {
  pinctrl-single,pins = <
   (((0x090)) - (0x0040)) ((1 << 8) | 3)
   (((0x092)) - (0x0040)) (0 | 3)
  >;
 };

 uart3_pins: pinmux_uart3_pins {
  pinctrl-single,pins = <
   (((0x140)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x142)) - (0x0040)) (0 | 0)
   (((0x144)) - (0x0040)) ((1 << 8) | 0)
   (((0x146)) - (0x0040)) (0 | 0)
  >;
 };

 hsusbb1_pins: pinmux_hsusbb1_pins {
  pinctrl-single,pins = <
   (((0x0c2)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0c4)) - (0x0040)) (0 | 4)
   (((0x0c6)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0c8)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0ca)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0cc)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0ce)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0d0)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0d2)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0d4)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0d6)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
   (((0x0d8)) - (0x0040)) (((1 << 3) | (1 << 8)) | 4)
  >;
 };

 hsusbb1_phy_rst_pins: pinmux_hsusbb1_phy_rst_pins {
  pinctrl-single,pins = <
   (((0x18c)) - (0x0040)) (0 | 3)
  >;
 };

 i2c1_pins: pinmux_i2c1_pins {
  pinctrl-single,pins = <
   (((0x122)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x124)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 i2c3_pins: pinmux_i2c3_pins {
  pinctrl-single,pins = <
   (((0x12a)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x12c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 mmc1_pins: pinmux_mmc1_pins {
  pinctrl-single,pins = <
   (((0x0e2)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0e4)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0e6)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0e8)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0ea)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x0ec)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };
};

&omap4_pmx_wkup {
 pinctrl-names = "default";
 pinctrl-0 = <
  &hsusbb1_hub_rst_pins
  &lan7500_rst_pins
 >;

 hsusbb1_phy_clk_pins: pinmux_hsusbb1_phy_clk_pins {
  pinctrl-single,pins = <
   (((0x058)) - (0x0040)) (0 | 0)
  >;
 };

 hsusbb1_hub_rst_pins: pinmux_hsusbb1_hub_rst_pins {
  pinctrl-single,pins = <
   (((0x042)) - (0x0040)) (0 | 3)
  >;
 };

 lan7500_rst_pins: pinmux_lan7500_rst_pins {
  pinctrl-single,pins = <
   (((0x040)) - (0x0040)) (0 | 3)
  >;
 };
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;
 status = "okay";

 clock-frequency = <400000>;

 twl: twl@48 {
  reg = <0x48>;

  interrupts = <0 7 4>;
 };

 twl6040: twl@4b {
  compatible = "ti,twl6040";
  #clock-cells = <0>;
  reg = <0x4b>;

  pinctrl-names = "default";
  pinctrl-0 = <&twl6040_pins>;


  interrupts = <0 119 4>;
  ti,audpwron-gpio = <&gpio6 22 0>;

  vio-supply = <&v1v8>;
  v2v1-supply = <&v2v1>;
  enable-active-high;
 };
};

# 1 "arch/arm/boot/dts/twl6030.dtsi" 1
# 10 "arch/arm/boot/dts/twl6030.dtsi"
&twl {
 compatible = "ti,twl6030";
 interrupt-controller;
 #interrupt-cells = <1>;

 rtc {
  compatible = "ti,twl4030-rtc";
  interrupts = <11>;
 };

 vaux1: regulator-vaux1 {
  compatible = "ti,twl6030-vaux1";
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <3000000>;
 };

 vaux2: regulator-vaux2 {
  compatible = "ti,twl6030-vaux2";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <2800000>;
 };

 vaux3: regulator-vaux3 {
  compatible = "ti,twl6030-vaux3";
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <3000000>;
 };

 vmmc: regulator-vmmc {
  compatible = "ti,twl6030-vmmc";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <3000000>;
 };

 vpp: regulator-vpp {
  compatible = "ti,twl6030-vpp";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <2500000>;
 };

 vusim: regulator-vusim {
  compatible = "ti,twl6030-vusim";
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <2900000>;
 };

 vdac: regulator-vdac {
  compatible = "ti,twl6030-vdac";
 };

 vana: regulator-vana {
  compatible = "ti,twl6030-vana";
 };

 vcxio: regulator-vcxio {
  compatible = "ti,twl6030-vcxio";
  regulator-always-on;
 };

 vusb: regulator-vusb {
  compatible = "ti,twl6030-vusb";
 };

 v1v8: regulator-v1v8 {
  compatible = "ti,twl6030-v1v8";
  regulator-always-on;
 };

 v2v1: regulator-v2v1 {
  compatible = "ti,twl6030-v2v1";
  regulator-always-on;
 };

 twl_usb_comparator: usb-comparator {
  compatible = "ti,twl6030-usb";
  interrupts = <4>, <10>;
 };

 twl_pwm: pwm {

  compatible = "ti,twl6030-pwm";
  #pwm-cells = <2>;
 };

 twl_pwmled: pwmled {

  compatible = "ti,twl6030-pwmled";
  #pwm-cells = <2>;
 };

 gpadc {
  compatible = "ti,twl6030-gpadc";
  interrupts = <3>;
  #io-channel-cells = <1>;
 };
};
# 198 "arch/arm/boot/dts/omap4-var-som-om44.dtsi" 2
# 1 "arch/arm/boot/dts/twl6030_omap4.dtsi" 1





&twl {







 pinctrl-names = "default";
 pinctrl-0 = <
  &twl6030_pins
  &twl6030_wkup_pins
 >;
};

&omap4_pmx_wkup {
 twl6030_wkup_pins: pinmux_twl6030_wkup_pins {
  pinctrl-single,pins = <
   (((0x054)) - (0x0040)) (0 | 2)
  >;
 };
};

&omap4_pmx_core {
 twl6030_pins: pinmux_twl6030_pins {
  pinctrl-single,pins = <
   (((0x19e)) - (0x0040)) ((1 << 14) | ((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };
};
# 199 "arch/arm/boot/dts/omap4-var-som-om44.dtsi" 2

&vusim {
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
 regulator-always-on;
};

&i2c2 {
 status = "disabled";
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_pins>;
 status = "okay";

 clock-frequency = <400000>;

 touchscreen: tsc2004@48 {
  compatible = "ti,tsc2004";
  reg = <0x48>;
  pinctrl-names = "default";
  pinctrl-0 = <&tsc2004_pins>;
  interrupt-parent = <&gpio4>;
  interrupts = <5 8>;
  status = "disabled";
 };

 tmp105@49 {
  compatible = "ti,tmp105";
  reg = <0x49>;
 };

 eeprom@50 {
  compatible = "microchip,24c32", "atmel,24c32";
  reg = <0x50>;
 };
};

&i2c4 {
 status = "disabled";
};

&gpmc {
 status = "disabled";
};

&mcspi1 {
 status = "disabled";
};

&mcspi2 {
 status = "disabled";
};

&mcspi3 {
 status = "disabled";
};

&mcspi4 {
 status = "disabled";
};

&mmc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins>;
 vmmc-supply = <&vmmc>;
 bus-width = <4>;
 ti,non-removable;
 status = "okay";
};

&mmc2 {
 status = "disabled";
};

&mmc3 {
 status = "disabled";
};

&mmc4 {
 status = "disabled";
};

&mmc5 {
 status = "disabled";
};

&uart1 {
 status = "disabled";
};

&uart2 {
 status = "disabled";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_pins>;
 status = "okay";
};

&uart4 {
 status = "disabled";
};

&keypad {
 status = "disabled";
};

&twl_usb_comparator {
 usb-supply = <&vusb>;
};

&usb_otg_hs {
 interface-type = <1>;
 mode = <3>;
 power = <50>;
};

&usbhshost {
 port1-mode = "ehci-phy";
};

&usbhsehci {
 phys = <&hsusb1_phy>;
};
# 8 "arch/arm/boot/dts/omap4-var-dvk-om44.dts" 2
# 1 "arch/arm/boot/dts/omap4-var-som-om44-wlan.dtsi" 1





/ {

 wl12xx_vmmc: wl12xx_vmmc {
  pinctrl-names = "default";
  pinctrl-0 = <&wl12xx_ctrl_pins>;
  compatible = "regulator-fixed";
  regulator-name = "vwl1271";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&gpio2 11 0>;
  startup-delay-us = <70000>;
  enable-active-high;
 };
};

&omap4_pmx_core {
 uart2_pins: pinmux_uart2_pins {
  pinctrl-single,pins = <
   (((0x118)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x11a)) - (0x0040)) (0 | 0)
   (((0x11c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x11e)) - (0x0040)) (0 | 0)
  >;
 };

 wl12xx_ctrl_pins: pinmux_wl12xx_ctrl_pins {
  pinctrl-single,pins = <
   (((0x062)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 3)
   (((0x064)) - (0x0040)) (0 | 3)
   (((0x066)) - (0x0040)) (0 | 3)
  >;
 };

 mmc4_pins: pinmux_mmc4_pins {
  pinctrl-single,pins = <
   (((0x154)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x156)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x158)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x15e)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x15c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x15a)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
  >;
 };
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart2_pins>;
 status = "okay";
};

&mmc4 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc4_pins>;
 vmmc-supply = <&wl12xx_vmmc>;
 non-removable;
 bus-width = <4>;
 cap-power-off-card;
 status = "okay";

 #address-cells = <1>;
 #size-cells = <0>;
 wlcore: wlcore@2 {
  compatible = "ti,wl1271";
  reg = <2>;
  interrupt-parent = <&gpio2>;
  interrupts = <9 4>;
  ref-clock-frequency = <38400000>;
 };
};
# 9 "arch/arm/boot/dts/omap4-var-dvk-om44.dts" 2
# 1 "arch/arm/boot/dts/omap4-var-om44customboard.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm/boot/dts/omap4-var-om44customboard.dtsi" 2

/ {
 aliases {
  display0 = &hdmi0;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&gpio_led_pins>;

  led0 {
   label = "var:green:led0";
   gpios = <&gpio6 13 0>;
   linux,default-trigger = "heartbeat";
  };

  led1 {
   label = "var:green:led1";
   gpios = <&gpio6 12 0>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&gpio_key_pins>;
  #address-cells = <1>;
  #size-cells = <0>;

  user-key@184 {
   label = "user";
   gpios = <&gpio6 24 0>;
   linux,code = <0x114>;
   wakeup-source;
  };
 };

 hdmi0: connector {
  compatible = "hdmi-connector";
  pinctrl-names = "default";
  pinctrl-0 = <&hdmi_hpd_pins>;
  label = "hdmi";
  type = "a";

  hpd-gpios = <&gpio2 31 0>;

  port {
   hdmi_connector_in: endpoint {
    remote-endpoint = <&hdmi_out>;
   };
  };
 };
};

&omap4_pmx_core {
 uart1_pins: pinmux_uart1_pins {
  pinctrl-single,pins = <
   (((0x13c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x13e)) - (0x0040)) (0 | 1)
   (((0x126)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 1)
   (((0x128)) - (0x0040)) (0 | 1)
  >;
 };

 mcspi1_pins: pinmux_mcspi1_pins {
  pinctrl-single,pins = <
   (((0x132)) - (0x0040)) ((1 << 8) | 0)
   (((0x134)) - (0x0040)) ((1 << 8) | 0)
   (((0x136)) - (0x0040)) ((1 << 8) | 0)
   (((0x138)) - (0x0040)) ((1 << 8) | 0)
  >;
 };

 mcasp_pins: pinmux_mcsasp_pins {
  pinctrl-single,pins = <
   (((0x0f8)) - (0x0040)) (0 | 2)
  >;
 };

 dss_dpi_pins: pinmux_dss_dpi_pins {
  pinctrl-single,pins = <
   (((0x162)) - (0x0040)) (0 | 5)
   (((0x164)) - (0x0040)) (0 | 5)
   (((0x166)) - (0x0040)) (0 | 5)
   (((0x168)) - (0x0040)) (0 | 5)
   (((0x16a)) - (0x0040)) (0 | 5)
   (((0x16c)) - (0x0040)) (0 | 5)
   (((0x16e)) - (0x0040)) (0 | 5)
   (((0x170)) - (0x0040)) (0 | 5)
   (((0x172)) - (0x0040)) (0 | 5)
   (((0x174)) - (0x0040)) (0 | 5)
   (((0x176)) - (0x0040)) (0 | 5)
   (((0x1b4)) - (0x0040)) (0 | 5)
   (((0x1b6)) - (0x0040)) (0 | 5)
   (((0x1b8)) - (0x0040)) (0 | 5)
   (((0x1ba)) - (0x0040)) (0 | 5)
   (((0x1bc)) - (0x0040)) (0 | 5)
   (((0x1be)) - (0x0040)) (0 | 5)
   (((0x1c0)) - (0x0040)) (0 | 5)
   (((0x1c2)) - (0x0040)) (0 | 5)
   (((0x1c4)) - (0x0040)) (0 | 5)
   (((0x1c6)) - (0x0040)) (0 | 5)
   (((0x1c8)) - (0x0040)) (0 | 5)
   (((0x1ca)) - (0x0040)) (0 | 5)
   (((0x1cc)) - (0x0040)) (0 | 5)
   (((0x1ce)) - (0x0040)) (0 | 5)
   (((0x1d0)) - (0x0040)) (0 | 5)
   (((0x1d2)) - (0x0040)) (0 | 5)
   (((0x1d4)) - (0x0040)) (0 | 5)
  >;
 };

 dss_hdmi_pins: pinmux_dss_hdmi_pins {
  pinctrl-single,pins = <
   (((0x09a)) - (0x0040)) ((1 << 8) | 0)
   (((0x09c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x09e)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 i2c4_pins: pinmux_i2c4_pins {
  pinctrl-single,pins = <
   (((0x12e)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x130)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 mmc5_pins: pinmux_mmc5_pins {
  pinctrl-single,pins = <
   (((0x0f6)) - (0x0040)) ((1 << 8) | 3)
   (((0x148)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x14a)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x14c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x14e)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x150)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   (((0x152)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 gpio_led_pins: pinmux_gpio_led_pins {
  pinctrl-single,pins = <
   (((0x17e)) - (0x0040)) (0 | 3)
   (((0x180)) - (0x0040)) (0 | 3)
  >;
 };

 gpio_key_pins: pinmux_gpio_key_pins {
  pinctrl-single,pins = <
   (((0x1a2)) - (0x0040)) ((1 << 8) | 3)
  >;
 };

 ks8851_irq_pins: pinmux_ks8851_irq_pins {
  pinctrl-single,pins = <
   (((0x17c)) - (0x0040)) (((1 << 3) | (1 << 8) | (1 << 4)) | 3)
  >;
 };

 hdmi_hpd_pins: pinmux_hdmi_hpd_pins {
  pinctrl-single,pins = <
   (((0x098)) - (0x0040)) (((1 << 3) | (1 << 8)) | 3)
  >;
 };

 backlight_pins: pinmux_backlight_pins {
  pinctrl-single,pins = <
   (((0x116)) - (0x0040)) (0 | 3)
  >;
 };
};

&i2c4 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c4_pins>;
 clock-frequency = <400000>;
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins>;
 status = "okay";
};

&mcspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcspi1_pins>;
 status = "okay";

 eth@0 {
  compatible = "ks8851";
  pinctrl-names = "default";
  pinctrl-0 = <&ks8851_irq_pins>;
  spi-max-frequency = <24000000>;
  reg = <0>;
  interrupt-parent = <&gpio6>;
  interrupts = <11 8>;
 };
};

&mmc5 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc5_pins>;
 vmmc-supply = <&vbat>;
 bus-width = <4>;
 cd-gpios = <&gpio4 14 0>;
 status = "okay";
};

&dss {
 status = "okay";
};

&hdmi {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&dss_hdmi_pins>;
 vdda-supply = <&vdac>;

 port {
  hdmi_out: endpoint {
   remote-endpoint = <&hdmi_connector_in>;
  };
 };
};
# 10 "arch/arm/boot/dts/omap4-var-dvk-om44.dts" 2

/ {
 model = "Variscite VAR-DVK-OM44";
 compatible = "variscite,var-dvk-om44", "variscite,var-som-om44", "ti,omap4460", "ti,omap4";

 aliases {
  display0 = &lcd0;
  display1 = &hdmi0;
 };

 lcd0: display {
  compatible = "innolux,at070tn83", "panel-dpi";
  label = "lcd";
  panel-timing {
   clock-frequency = <33333333>;

   hback-porch = <40>;
   hactive = <800>;
   hfront-porch = <40>;
   hsync-len = <48>;

   vback-porch = <29>;
   vactive = <480>;
   vfront-porch = <13>;
   vsync-len = <3>;
  };

  port {
   lcd_in: endpoint {
    remote-endpoint = <&dpi_out>;
   };
  };
 };

 backlight {
  compatible = "gpio-backlight";
  pinctrl-names = "default";
  pinctrl-0 = <&backlight_pins>;

  gpios = <&gpio4 26 0>;
 };
};

&dss {
 pinctrl-names = "default";
 pinctrl-0 = <&dss_dpi_pins>;

 port {
  dpi_out: endpoint {
   remote-endpoint = <&lcd_in>;
   data-lines = <24>;
  };
 };
};

&dsi2 {
 status = "okay";
 vdd-supply = <&vcxio>;
};
