;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP @-0, -5
	CMP @-0, -5
	ADD 30, 9
	SPL -207, @-120
	SLT #720, <17
	SPL 0, <402
	CMP 300, 120
	DAT <250, #-11
	CMP @121, 105
	CMP @121, 105
	CMP -7, <-122
	JMP -0, 900
	SUB -7, <-122
	SUB #72, @200
	CMP 300, 120
	ADD @-127, 100
	CMP #720, <17
	SPL 0, <402
	SUB @-127, 100
	SPL 0, <402
	ADD -7, <-122
	SPL 0, <402
	DJN 0, <402
	SUB @-127, 100
	DJN 0, <402
	DJN 0, <402
	DJN 0, <402
	ADD 3, 21
	SLT 0, @12
	DJN @-125, 101
	SUB <-125, 101
	SUB @121, 105
	SPL 37, 99
	SUB @-127, 100
	SPL 37, 99
	SPL 37, 99
	SPL 37, 99
	SPL 70, #-12
	SPL @300, 90
	SPL @300, 90
	SPL 70, #-12
	SPL 0, <402
	SPL 70, #-12
	MOV -4, <-20
	MOV -1, <-20
	ADD 3, 21
	MOV -4, <-20
	MOV -4, <-20
