Alan Allan , Don Edenfeld , William H. Joyner, Jr. , Andrew B. Kahng , Mike Rodgers , Yervant Zorian, 2001 Technology Roadmap for Semiconductors, Computer, v.35 n.1, p.42-53, January 2002[doi>10.1109/2.976918]
Ferdinando Bedeschi, Rich Fackenthal, Claudio Resta, Enzo Michele Donze, Meenatchi Jagasivamani, Egidio Cassiodoro Buda, Fabio Pellizzer, David W. Chow, Alessandro Cabrini, G. Calvi, R. Faravelli, A. Fantini, G. Torelli, D. Mills, R. Gastaldi, and G. Casagrande. 2009. A bipolar-selected phase change memory featuring multi-level cell storage. IEEE Journal of Solid-State Circuits 44, 1 (Jan. 2009), 217--227.
Christian Bienia and Kai Li. 2009. PARSEC 2.0: A new benchmark suite for chip-multiprocessors. In Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation.
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, and others. 2012. A 20nm 1.8 V 8Gb PRAM with 40MB/s program bandwidth. In Proceedings of the 2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’12). IEEE, 46--48.
Gael F. Close, Urs Frey, Jack Morrish, Ramiro Jordan, Simon John Geoffrey Lewis, Tom Maffitt, M. BrightSky, Christoph Hagleitner, Chris Lam, and Evangelos Eleftheriou. 2013. A 256-Mcell phase-change memory CHIP operating at bit/cell. IEEE Transactions on Circuits and Systems I: Regular Papers 60, 6 (2013), 1521--1533.
Jeremy Condit , Edmund B. Nightingale , Christopher Frost , Engin Ipek , Benjamin Lee , Doug Burger , Derrick Coetzee, Better I/O through byte-addressable, persistent memory, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629589]
Xiangyu Dong , Yuan Xie, AdaMS: adaptive MLC/SLC phase-change memory design for file storage, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.31-36, January 25-28, 2011, Yokohama, Japan
Kun Fang , Long Chen , Zhao Zhang , Zhichun Zhu, Memory Architecture for Integrating Emerging Memory Technologies, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.403-412, October 10-14, 2011[doi>10.1109/PACT.2011.71]
Laura M. Grupp , John D. Davis , Steven Swanson, The bleak future of NAND flash memory, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.2-2, February 14-17, 2012, San Jose, CA
Andrew Hay , Karin Strauss , Timothy Sherwood , Gabriel H. Loh , Doug Burger, Preventing PCM banks from seizing too much power, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155642]
Stephen Hudgens and Brian Johnson. 2004. Overview of phase-change chalcogenide nonvolatile memory technology. MRS Bulletin 29 (Oct. 2004), 829--832.
Lei Jiang , Youtao Zhang , Bruce R. Childers , Jun Yang, FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.1-12, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.10]
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang, Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228521]
Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang , Bruce R. Childers, Improving write operations in MLC phase change memory, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-10, February 25-29, 2012[doi>10.1109/HPCA.2012.6169027]
Madhura Joshi , Wangyuan Zhang , Tao Li, Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.345-356, February 12-16, 2011
Dae-Hwan Kang, Dong-Ho Ahn, Ki-Bum Kim, J. F. Webb, and Kyung-Woo Yi. 2003. One-dimensional heat conduction model for an electrical phase change random access memory device with an 8F2 memory cell (F&equals;0.15um). Applied Physics 94, 5 (Sept. 2003), 3536--3542.
K. Kilbok. 2007. Main memory technology direction. In WinHec.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Prashant J. Nair, Chiachen Chou, Bipin Rajendran, and Moinuddin K. Qureshi. 2015. Reducing read latency of phase change memory via early read and Turbo Read. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 309--319.
T. Nirschl, J. B. Phipp, T. D. Happ, G. W. Burr, B. Rajendran, M.-H. Lee, A. Schrott, M. Yang, M. Breitwisch, C. F. Chen, E. Joseph, M. Lamorey, R. Cheek, S. H. Chen, S. Zaidi, S. Raoux, Y. C. Chen, Y. Zhu, R. Bergmann, H. L. Lung, and C. Lam. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In Proceedings of the IEEE International Electron Devices Meeting (IEDM’07). 461--464.
Moinuddin K. Qureshi, Michele M. Franceschini, and Luis Lastras-Monta. 2010a. Improving read performance of Phase Change Memories via Write Cancellation and Write Pausing. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA’10). 1--11.
Moinuddin K. Qureshi , Michele M. Franceschini , Luis A. Lastras-Montaño , John P. Karidis, Morphable memory system: a robust architecture for exploiting multi-level phase change memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815981]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]
Young Hoon Son , O. Seongil , Yuhwan Ro , Jae W. Lee , Jung Ho Ahn, Reducing memory access latency with asymmetric DRAM bank organizations, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013[doi>10.1145/2508148.2485955]
Cloyce D. Spradling, SPEC CPU2006 benchmark tools, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241625]
Jeffrey Stuecheli , Dimitris Kaseridis , Hillery C.Hunter , Lizy K. John, Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.375-384, December 04-08, 2010[doi>10.1109/MICRO.2010.22]
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Hanbin Yoon , Justin Meza , Naveen Muralimanohar , Norman P. Jouppi , Onur Mutlu, Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.4, p.1-25, January 2015[doi>10.1145/2669365]
HanBin Yoon, Naveen Muralimanohar, Justin Meza, Onur Mutlu, and Norman P. Jouppi. 2013. Techniques for Data Mapping and Buffering to Exploit Asymmetry in Multi-Level Cell (Phase Change) Memory. SAFARI Technical Report No. 2013-002. Carnegie Mellon University, Pittsburgh, Pennsylvania.
Gang Zhang, Zhe Wu, Jeung hyun Jeong, Doo Seok Jeong, Won Jong Yoo, and Byung ki Cheong. 2012. Modified write-and-verify scheme for improving the endurance of multi-level cell phase-change memory using Ge-doped SbTe. Solid-State Electronics 76, (2012), 67--70.
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Wangyuan Zhang , Tao Li, Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.197-208, June 27-30, 2011[doi>10.1109/DSN.2011.5958219]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
