{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764351502187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764351502187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 14:38:22 2025 " "Processing started: Fri Nov 28 14:38:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764351502187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351502187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351502187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764351502289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764351502289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_rolhas " "Found entity 1: contador_rolhas" {  } { { "contador_rolhas.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_rolhas.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351505862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351505862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351505862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351505862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_display.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_display " "Found entity 1: decodificador_display" {  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351505862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351505862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_vinho_top.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_vinho_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_vinho_top " "Found entity 1: projeto_vinho_top" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351505863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351505863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "esteira ESTEIRA fsm_main.v(9) " "Verilog HDL Declaration information at fsm_main.v(9): object \"esteira\" differs only in case from object \"ESTEIRA\" in the same scope" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764351505863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "posicao_cq POSICAO_CQ fsm_main.v(16) " "Verilog HDL Declaration information at fsm_main.v(16): object \"posicao_cq\" differs only in case from object \"POSICAO_CQ\" in the same scope" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764351505863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aprovado APROVADO fsm_main.v(7) " "Verilog HDL Declaration information at fsm_main.v(7): object \"aprovado\" differs only in case from object \"APROVADO\" in the same scope" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764351505863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351505863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351505863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_duzias_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_duzias_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_duzias_v2 " "Found entity 1: contador_duzias_v2" {  } { { "contador_duzias_v2.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_duzias_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351505863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351505863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "esteira_enchimento projeto_vinho_top.v(133) " "Verilog HDL Implicit Net warning at projeto_vinho_top.v(133): created implicit net for \"esteira_enchimento\"" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351505864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "projeto_vinho_top.v(218) " "Verilog HDL Instantiation warning at projeto_vinho_top.v(218): instance has no name" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764351505864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_vinho_top " "Elaborating entity \"projeto_vinho_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764351505884 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2..1\] projeto_vinho_top.v(20) " "Output port \"LEDR\[2..1\]\" at projeto_vinho_top.v(20) has no driver" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764351505884 "|projeto_vinho_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_sensor " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_sensor\"" {  } { { "projeto_vinho_top.v" "debounce_sensor" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351505885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debounce.v(46) " "Verilog HDL assignment warning at debounce.v(46): truncated value with size 32 to match size of target (20)" {  } { { "debounce.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/debounce.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505885 "|projeto_vinho_top|debounce:debounce_add_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_main fsm_main:comb_17 " "Elaborating entity \"fsm_main\" for hierarchy \"fsm_main:comb_17\"" {  } { { "projeto_vinho_top.v" "comb_17" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351505886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fsm_main.v(58) " "Verilog HDL assignment warning at fsm_main.v(58): truncated value with size 32 to match size of target (26)" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|fsm_main:comb_20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fsm_main.v(82) " "Verilog HDL assignment warning at fsm_main.v(82): truncated value with size 32 to match size of target (26)" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|fsm_main:comb_20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fsm_main.v(100) " "Verilog HDL assignment warning at fsm_main.v(100): truncated value with size 32 to match size of target (26)" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|fsm_main:comb_20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fsm_main.v(110) " "Verilog HDL assignment warning at fsm_main.v(110): truncated value with size 32 to match size of target (26)" {  } { { "fsm_main.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/fsm_main.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|fsm_main:comb_20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_rolhas contador_rolhas:contador_rolhas_inst " "Elaborating entity \"contador_rolhas\" for hierarchy \"contador_rolhas:contador_rolhas_inst\"" {  } { { "projeto_vinho_top.v" "contador_rolhas_inst" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 contador_rolhas.v(89) " "Verilog HDL assignment warning at contador_rolhas.v(89): truncated value with size 32 to match size of target (26)" {  } { { "contador_rolhas.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_rolhas.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|contador_rolhas:contador_rolhas_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 contador_rolhas.v(135) " "Verilog HDL assignment warning at contador_rolhas.v(135): truncated value with size 32 to match size of target (7)" {  } { { "contador_rolhas.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_rolhas.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|contador_rolhas:contador_rolhas_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 contador_rolhas.v(138) " "Verilog HDL assignment warning at contador_rolhas.v(138): truncated value with size 32 to match size of target (7)" {  } { { "contador_rolhas.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_rolhas.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505887 "|projeto_vinho_top|contador_rolhas:contador_rolhas_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_duzias_v2 contador_duzias_v2:contador_duzias_inst " "Elaborating entity \"contador_duzias_v2\" for hierarchy \"contador_duzias_v2:contador_duzias_inst\"" {  } { { "projeto_vinho_top.v" "contador_duzias_inst" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351505888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 contador_duzias_v2.v(35) " "Verilog HDL assignment warning at contador_duzias_v2.v(35): truncated value with size 32 to match size of target (7)" {  } { { "contador_duzias_v2.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_duzias_v2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505888 "|projeto_vinho_top|contador_duzias_v2:contador_duzias_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_duzias_v2.v(37) " "Verilog HDL assignment warning at contador_duzias_v2.v(37): truncated value with size 32 to match size of target (4)" {  } { { "contador_duzias_v2.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_duzias_v2.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505888 "|projeto_vinho_top|contador_duzias_v2:contador_duzias_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_display decodificador_display:dec_rolhas " "Elaborating entity \"decodificador_display\" for hierarchy \"decodificador_display:dec_rolhas\"" {  } { { "projeto_vinho_top.v" "dec_rolhas" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351505888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decodificador_display.v(18) " "Verilog HDL assignment warning at decodificador_display.v(18): truncated value with size 32 to match size of target (4)" {  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505888 "|projeto_vinho_top|decodificador_display:dec_rolhas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decodificador_display.v(19) " "Verilog HDL assignment warning at decodificador_display.v(19): truncated value with size 32 to match size of target (4)" {  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764351505888 "|projeto_vinho_top|decodificador_display:dec_rolhas"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "18 " "Ignored 18 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "18 " "Ignored 18 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1764351505996 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1764351505996 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decodificador_display:dec_rolhas\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decodificador_display:dec_rolhas\|Mod0\"" {  } { { "decodificador_display.v" "Mod0" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decodificador_display:dec_rolhas\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decodificador_display:dec_rolhas\|Div0\"" {  } { { "decodificador_display.v" "Div0" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decodificador_display:dec_duzias\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decodificador_display:dec_duzias\|Mod0\"" {  } { { "decodificador_display.v" "Mod0" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decodificador_display:dec_duzias\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decodificador_display:dec_duzias\|Div0\"" {  } { { "decodificador_display.v" "Div0" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506114 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764351506114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decodificador_display:dec_rolhas\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decodificador_display:dec_rolhas\|lpm_divide:Mod0\"" {  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351506135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decodificador_display:dec_rolhas\|lpm_divide:Mod0 " "Instantiated megafunction \"decodificador_display:dec_rolhas\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506135 ""}  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764351506135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/lpm_divide_bkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351506154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351506155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351506158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351506177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351506195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decodificador_display:dec_rolhas\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decodificador_display:dec_rolhas\|lpm_divide:Div0\"" {  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351506197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decodificador_display:dec_rolhas\|lpm_divide:Div0 " "Instantiated megafunction \"decodificador_display:dec_rolhas\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764351506197 ""}  } { { "decodificador_display.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/decodificador_display.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764351506197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764351506215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506215 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_rolhas.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/contador_rolhas.v" 30 -1 0 } } { "debounce.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/debounce.v" 24 -1 0 } } { "debounce.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/debounce.v" 25 -1 0 } } { "debounce.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/debounce.v" 23 -1 0 } } { "debounce.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/debounce.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764351506357 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764351506357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764351506440 "|projeto_vinho_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764351506440 "|projeto_vinho_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764351506440 "|projeto_vinho_top|LEDR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764351506440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764351506491 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "decodificador_display:dec_rolhas\|lpm_divide:Mod0\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"decodificador_display:dec_rolhas\|lpm_divide:Mod0\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_4_result_int\[0\]~10" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/alt_u_div_uee.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506866 ""} { "Info" "ISCL_SCL_CELL_NAME" "decodificador_display:dec_rolhas\|lpm_divide:Div0\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"decodificador_display:dec_rolhas\|lpm_divide:Div0\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_4_result_int\[0\]~10" { Text "/home/aluno/Downloads/PBLula_3-main_v5/db/alt_u_div_uee.tdf" 47 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506866 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1764351506866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBLula_3-main_v5/output_files/PBL3.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBLula_3-main_v5/output_files/PBL3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764351506937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764351506937 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506974 "|projeto_vinho_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506974 "|projeto_vinho_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506974 "|projeto_vinho_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projeto_vinho_top.v" "" { Text "/home/aluno/Downloads/PBLula_3-main_v5/projeto_vinho_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764351506974 "|projeto_vinho_top|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764351506974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "680 " "Implemented 680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764351506974 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764351506974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "631 " "Implemented 631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764351506974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764351506974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764351506979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 14:38:26 2025 " "Processing ended: Fri Nov 28 14:38:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764351506979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764351506979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764351506979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764351506979 ""}
