Analysis & Synthesis report for Aula17
Fri Nov 25 18:25:52 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 15. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS
 16. Parameter Settings for User Entity Instance: somaConstante:Somador1
 17. Parameter Settings for User Entity Instance: registradorGenerico:PC_REG
 18. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_NEXT_PC
 19. Parameter Settings for User Entity Instance: memoriaROM:ROM1
 20. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_FUNCT_OPCODE
 21. Parameter Settings for User Entity Instance: bancoReg:BANCO_REG
 22. Parameter Settings for User Entity Instance: estendeSinal:EstendeSinal
 23. Parameter Settings for User Entity Instance: shiftSinal:ShiftSinal
 24. Parameter Settings for User Entity Instance: somadorGenerico:Somador2
 25. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_RD_RT
 26. Parameter Settings for User Entity Instance: muxGenerico2x1:MUXBEQ
 27. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULAB
 28. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULA_MEM
 29. Parameter Settings for User Entity Instance: ULA:ULA1
 30. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA1|muxGenerico2x1:InverterOuNao
 31. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA1|muxGenerico4x1:MuxOperacao
 32. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA2|muxGenerico2x1:InverterOuNao
 33. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA2|muxGenerico4x1:MuxOperacao
 34. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA3|muxGenerico2x1:InverterOuNao
 35. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA3|muxGenerico4x1:MuxOperacao
 36. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA4|muxGenerico2x1:InverterOuNao
 37. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA4|muxGenerico4x1:MuxOperacao
 38. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA5|muxGenerico2x1:InverterOuNao
 39. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA5|muxGenerico4x1:MuxOperacao
 40. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA6|muxGenerico2x1:InverterOuNao
 41. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA6|muxGenerico4x1:MuxOperacao
 42. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA7|muxGenerico2x1:InverterOuNao
 43. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA7|muxGenerico4x1:MuxOperacao
 44. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA8|muxGenerico2x1:InverterOuNao
 45. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA8|muxGenerico4x1:MuxOperacao
 46. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA9|muxGenerico2x1:InverterOuNao
 47. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA9|muxGenerico4x1:MuxOperacao
 48. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA10|muxGenerico2x1:InverterOuNao
 49. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA10|muxGenerico4x1:MuxOperacao
 50. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA11|muxGenerico2x1:InverterOuNao
 51. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA11|muxGenerico4x1:MuxOperacao
 52. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA12|muxGenerico2x1:InverterOuNao
 53. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA12|muxGenerico4x1:MuxOperacao
 54. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA13|muxGenerico2x1:InverterOuNao
 55. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA13|muxGenerico4x1:MuxOperacao
 56. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA14|muxGenerico2x1:InverterOuNao
 57. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA14|muxGenerico4x1:MuxOperacao
 58. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA15|muxGenerico2x1:InverterOuNao
 59. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA15|muxGenerico4x1:MuxOperacao
 60. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA16|muxGenerico2x1:InverterOuNao
 61. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA16|muxGenerico4x1:MuxOperacao
 62. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA17|muxGenerico2x1:InverterOuNao
 63. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA17|muxGenerico4x1:MuxOperacao
 64. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA18|muxGenerico2x1:InverterOuNao
 65. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA18|muxGenerico4x1:MuxOperacao
 66. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA19|muxGenerico2x1:InverterOuNao
 67. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA19|muxGenerico4x1:MuxOperacao
 68. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA20|muxGenerico2x1:InverterOuNao
 69. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA20|muxGenerico4x1:MuxOperacao
 70. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA21|muxGenerico2x1:InverterOuNao
 71. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA21|muxGenerico4x1:MuxOperacao
 72. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA22|muxGenerico2x1:InverterOuNao
 73. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA22|muxGenerico4x1:MuxOperacao
 74. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA23|muxGenerico2x1:InverterOuNao
 75. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA23|muxGenerico4x1:MuxOperacao
 76. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA24|muxGenerico2x1:InverterOuNao
 77. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA24|muxGenerico4x1:MuxOperacao
 78. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA25|muxGenerico2x1:InverterOuNao
 79. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA25|muxGenerico4x1:MuxOperacao
 80. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA26|muxGenerico2x1:InverterOuNao
 81. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA26|muxGenerico4x1:MuxOperacao
 82. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA27|muxGenerico2x1:InverterOuNao
 83. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA27|muxGenerico4x1:MuxOperacao
 84. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA28|muxGenerico2x1:InverterOuNao
 85. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA28|muxGenerico4x1:MuxOperacao
 86. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA29|muxGenerico2x1:InverterOuNao
 87. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA29|muxGenerico4x1:MuxOperacao
 88. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA30|muxGenerico2x1:InverterOuNao
 89. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA30|muxGenerico4x1:MuxOperacao
 90. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA31|muxGenerico2x1:InverterOuNao
 91. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA31|muxGenerico4x1:MuxOperacao
 92. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_31:ULA32|muxGenerico2x1:InverterOuNao
 93. Parameter Settings for User Entity Instance: ULA:ULA1|ULA_31:ULA32|muxGenerico4x1:MuxOperacao
 94. Parameter Settings for User Entity Instance: memoriaRAM:RAM1
 95. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULA_PC
 96. Parameter Settings for User Entity Instance: modelo_7seg:HEX_0
 97. Parameter Settings for User Entity Instance: modelo_7seg:HEX_1
 98. Parameter Settings for User Entity Instance: modelo_7seg:HEX_2
 99. Parameter Settings for User Entity Instance: modelo_7seg:HEX_3
100. Parameter Settings for User Entity Instance: modelo_7seg:HEX_4
101. Parameter Settings for User Entity Instance: modelo_7seg:HEX_5
102. Parameter Settings for User Entity Instance: debugMonitor:monitor
103. Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0
104. Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
105. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
106. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0"
107. Port Connectivity Checks: "debugMonitor:monitor"
108. Port Connectivity Checks: "modelo_7seg:HEX_0|conversorHex7Seg:HEX"
109. Port Connectivity Checks: "ULA:ULA1|ULA_31:ULA32"
110. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA31"
111. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA30"
112. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA29"
113. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA28"
114. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA27"
115. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA26"
116. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA25"
117. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA24"
118. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA23"
119. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA22"
120. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA21"
121. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA20"
122. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA19"
123. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA18"
124. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA17"
125. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA16"
126. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA15"
127. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA14"
128. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA13"
129. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA12"
130. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA11"
131. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA10"
132. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA9"
133. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA8"
134. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA7"
135. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA6"
136. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA5"
137. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA4"
138. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA3"
139. Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA2"
140. Port Connectivity Checks: "muxGenerico2x1:MUX_NEXT_PC"
141. Port Connectivity Checks: "registradorGenerico:PC_REG"
142. Post-Synthesis Netlist Statistics for Top Partition
143. Elapsed Time Per Partition
144. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 25 18:25:52 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Aula17                                      ;
; Top-level Entity Name           ; MIPS                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2709                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; MIPS               ; Aula17             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                                                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                       ; Library            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; edgeDetector.vhd                                                                                                                                                          ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/edgeDetector.vhd                                                   ;                    ;
; conversorHex7Seg.vhd                                                                                                                                                      ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/conversorHex7Seg.vhd                                               ;                    ;
; somadorGenerico1bit.vhd                                                                                                                                                   ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somadorGenerico1bit.vhd                                            ;                    ;
; somadorGenerico.vhd                                                                                                                                                       ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somadorGenerico.vhd                                                ;                    ;
; somaConstante.vhd                                                                                                                                                         ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somaConstante.vhd                                                  ;                    ;
; shiftSinal.vhd                                                                                                                                                            ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/shiftSinal.vhd                                                     ;                    ;
; registradorGenerico.vhd                                                                                                                                                   ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/registradorGenerico.vhd                                            ;                    ;
; muxGenerico4x1.vhd                                                                                                                                                        ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/muxGenerico4x1.vhd                                                 ;                    ;
; muxGenerico2x1.vhd                                                                                                                                                        ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/muxGenerico2x1.vhd                                                 ;                    ;
; memoriaROM.vhd                                                                                                                                                            ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaROM.vhd                                                     ;                    ;
; memoriaRAM.vhd                                                                                                                                                            ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd                                                     ;                    ;
; estendeSinal.vhd                                                                                                                                                          ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/estendeSinal.vhd                                                   ;                    ;
; Decoder.vhd                                                                                                                                                               ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/Decoder.vhd                                                        ;                    ;
; bancoReg.vhd                                                                                                                                                              ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/bancoReg.vhd                                                       ;                    ;
; DecoderOpcode.vhd                                                                                                                                                         ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/DecoderOpcode.vhd                                                  ;                    ;
; DecoderFunct.vhd                                                                                                                                                          ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/DecoderFunct.vhd                                                   ;                    ;
; debugMonitor.vhd                                                                                                                                                          ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/debugMonitor.vhd                                                   ;                    ;
; modelo_7seg.vhd                                                                                                                                                           ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/modelo_7seg.vhd                                                    ;                    ;
; MIPS.vhd                                                                                                                                                                  ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd                                                           ;                    ;
; ULA.vhd                                                                                                                                                                   ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA.vhd                                                            ;                    ;
; ULA_0_30.vhd                                                                                                                                                              ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_0_30.vhd                                                       ;                    ;
; ULA_31.vhd                                                                                                                                                                ; yes             ; User VHDL File                               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_31.vhd                                                         ;                    ;
; c:/users/luiza valezim/onedrive/desktop/insper/2022.2/design de computadores/descomp/projetos/projeto 2/aula_17/db/ip/probessourcesdebug/probessourcesdebug.v             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/luiza valezim/onedrive/desktop/insper/2022.2/design de computadores/descomp/projetos/projeto 2/aula_17/db/ip/probessourcesdebug/probessourcesdebug.v                      ; probesSourcesDebug ;
; c:/users/luiza valezim/onedrive/desktop/insper/2022.2/design de computadores/descomp/projetos/projeto 2/aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/luiza valezim/onedrive/desktop/insper/2022.2/design de computadores/descomp/projetos/projeto 2/aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v          ; probesSourcesDebug ;
; altsource_probe.v                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                                           ;                    ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                               ;                    ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                           ;                    ;
; altsource_probe_body.vhd                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                                                    ;                    ;
; sld_rom_sr.vhd                                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                              ;                    ;
; sld_hub.vhd                                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                 ; altera_sld         ;
; db/ip/sldc1146f2b/alt_sld_fab.v                                                                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/alt_sld_fab.v                                    ; alt_sld_fab        ;
; db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab        ;
; db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab        ;
; db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab        ;
; db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab        ;
; db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab        ;
; sld_jtag_hub.vhd                                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                            ;                    ;
; Aula17.vhd                                                                                                                                                                ; yes             ; User VHDL File                               ; Aula17.vhd                                                                                                                                                                         ;                    ;
; logica_7Seg.vhd                                                                                                                                                           ; yes             ; User VHDL File                               ; logica_7Seg.vhd                                                                                                                                                                    ;                    ;
; c:/descomp/aulas_pos_p1/aula_17/db/ip/probessourcesdebug/probessourcesdebug.v                                                                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/descomp/aulas_pos_p1/aula_17/db/ip/probessourcesdebug/probessourcesdebug.v                                                                                                      ; probesSourcesDebug ;
; c:/descomp/aulas_pos_p1/aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v                                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/descomp/aulas_pos_p1/aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v                                                                                          ; probesSourcesDebug ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1894                                    ;
;                                             ;                                         ;
; Combinational ALUT usage for logic          ; 1515                                    ;
;     -- 7 input functions                    ; 3                                       ;
;     -- 6 input functions                    ; 913                                     ;
;     -- 5 input functions                    ; 83                                      ;
;     -- 4 input functions                    ; 169                                     ;
;     -- <=3 input functions                  ; 347                                     ;
;                                             ;                                         ;
; Dedicated logic registers                   ; 2709                                    ;
;                                             ;                                         ;
; I/O pins                                    ; 68                                      ;
;                                             ;                                         ;
; Total DSP Blocks                            ; 0                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; edgeDetector:\gravar:detectorSub0|saida ;
; Maximum fan-out                             ; 2110                                    ;
; Total fan-out                               ; 17402                                   ;
; Average fan-out                             ; 3.98                                    ;
+---------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
; |MIPS                                                                                                                                   ; 1515 (2)            ; 2709 (0)                  ; 0                 ; 0          ; 68   ; 0            ; |MIPS                                                                                                                                                                                                                                                                                                                                            ; MIPS                              ; work               ;
;    |Decoder:decoderInstru1|                                                                                                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|Decoder:decoderInstru1                                                                                                                                                                                                                                                                                                                     ; Decoder                           ; work               ;
;    |DecoderFunct:decoderFUNCT|                                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|DecoderFunct:decoderFUNCT                                                                                                                                                                                                                                                                                                                  ; DecoderFunct                      ; work               ;
;    |DecoderOpcode:decoderOPCODE|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|DecoderOpcode:decoderOPCODE                                                                                                                                                                                                                                                                                                                ; DecoderOpcode                     ; work               ;
;    |ULA:ULA1|                                                                                                                           ; 178 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1                                                                                                                                                                                                                                                                                                                                   ; ULA                               ; work               ;
;       |ULA_0_30:ULA10|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA10                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA10|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA10|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA11|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA11                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA11|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA11|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA11|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA12|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA12                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA12|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA12|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA12|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA13|                                                                                                                  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA13                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA13|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA13|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA13|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA14|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA14                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA14|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA14|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA14|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA15|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA15                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA15|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA15|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA16|                                                                                                                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA16                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA16|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA16|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA16|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA17|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA17                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA17|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA17|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA17|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA18|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA18                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA18|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA18|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA18|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA19|                                                                                                                  ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA19                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA19|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA19|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA19|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA1|                                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA1                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA1|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;       |ULA_0_30:ULA20|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA20                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA20|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA20|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA20|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA21|                                                                                                                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA21                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA21|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA21|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA21|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA22|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA22                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA22|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA22|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA22|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA23|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA23                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA23|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA23|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA23|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA24|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA24                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA24|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA24|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA24|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA25|                                                                                                                  ; 9 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA25                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA25|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA25|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA25|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA26|                                                                                                                  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA26                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA26|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA26|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA26|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA27|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA27                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA27|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA27|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA27|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA28|                                                                                                                  ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA28                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA28|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA28|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA28|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA29|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA29                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA29|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA29|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA29|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA2|                                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA2                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA2|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA2|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA30|                                                                                                                  ; 7 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA30                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA30|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA30|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                        ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA31|                                                                                                                  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA31                                                                                                                                                                                                                                                                                                                    ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA31|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA31|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                         ; muxGenerico4x1                    ; work               ;
;       |ULA_0_30:ULA3|                                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA3                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA3|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                        ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA3|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA3|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA4|                                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA4                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA4|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                        ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA4|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA4|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA5|                                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA5                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA5|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA5|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA6|                                                                                                                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA6                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA6|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                        ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA6|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA6|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA7|                                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA7                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA7|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                        ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA7|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA7|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA8|                                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA8                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA8|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                        ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA8|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA8|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_0_30:ULA9|                                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA9                                                                                                                                                                                                                                                                                                                     ; ULA_0_30                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA9|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                        ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA9|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                          ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_0_30:ULA9|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                         ; somadorGenerico1bit               ; work               ;
;       |ULA_31:ULA32|                                                                                                                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_31:ULA32                                                                                                                                                                                                                                                                                                                      ; ULA_31                            ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_31:ULA32|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                           ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:ULA1|ULA_31:ULA32|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                          ; somadorGenerico1bit               ; work               ;
;    |bancoReg:BANCO_REG|                                                                                                                 ; 126 (126)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|bancoReg:BANCO_REG                                                                                                                                                                                                                                                                                                                         ; bancoReg                          ; work               ;
;    |debugMonitor:monitor|                                                                                                               ; 17 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor                                                                                                                                                                                                                                                                                                                       ; debugMonitor                      ; work               ;
;       |probesSourcesDebug:probe0|                                                                                                       ; 17 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0                                                                                                                                                                                                                                                                                             ; probesSourcesDebug                ; probesSourcesDebug ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                               ; 17 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                              ; altsource_probe_top               ; probesSourcesDebug ;
;             |altsource_probe:issp_impl|                                                                                                 ; 17 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                    ; altsource_probe                   ; work               ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 17 (2)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                     ; altsource_probe_body              ; work               ;
;                   |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                              ; 15 (6)              ; 520 (513)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                              ; altsource_probe_impl              ; work               ;
;                      |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                     ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                 ; sld_rom_sr                        ; work               ;
;    |edgeDetector:\gravar:detectorSub0|                                                                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|edgeDetector:\gravar:detectorSub0                                                                                                                                                                                                                                                                                                          ; edgeDetector                      ; work               ;
;    |memoriaRAM:RAM1|                                                                                                                    ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |MIPS|memoriaRAM:RAM1                                                                                                                                                                                                                                                                                                                            ; memoriaRAM                        ; work               ;
;    |memoriaROM:ROM1|                                                                                                                    ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|memoriaROM:ROM1                                                                                                                                                                                                                                                                                                                            ; memoriaROM                        ; work               ;
;    |modelo_7seg:HEX_0|                                                                                                                  ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_0                                                                                                                                                                                                                                                                                                                          ; modelo_7seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_0|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |modelo_7seg:HEX_1|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_1                                                                                                                                                                                                                                                                                                                          ; modelo_7seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_1|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |modelo_7seg:HEX_2|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_2                                                                                                                                                                                                                                                                                                                          ; modelo_7seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_2|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |modelo_7seg:HEX_3|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_3                                                                                                                                                                                                                                                                                                                          ; modelo_7seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_3|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |modelo_7seg:HEX_4|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_4                                                                                                                                                                                                                                                                                                                          ; modelo_7seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_4|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |modelo_7seg:HEX_5|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_5                                                                                                                                                                                                                                                                                                                          ; modelo_7seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|modelo_7seg:HEX_5|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |muxGenerico2x1:MUXBEQ|                                                                                                              ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MUXBEQ                                                                                                                                                                                                                                                                                                                      ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_FUNCT_OPCODE|                                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MUX_FUNCT_OPCODE                                                                                                                                                                                                                                                                                                            ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_NEXT_PC|                                                                                                         ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MUX_NEXT_PC                                                                                                                                                                                                                                                                                                                 ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_ULAB|                                                                                                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MUX_ULAB                                                                                                                                                                                                                                                                                                                    ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_ULA_MEM|                                                                                                         ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MUX_ULA_MEM                                                                                                                                                                                                                                                                                                                 ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_ULA_PC|                                                                                                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|muxGenerico2x1:MUX_ULA_PC                                                                                                                                                                                                                                                                                                                  ; muxGenerico2x1                    ; work               ;
;    |registradorGenerico:PC_REG|                                                                                                         ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|registradorGenerico:PC_REG                                                                                                                                                                                                                                                                                                                 ; registradorGenerico               ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 97 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 96 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 96 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 96 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 95 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 95 (60)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld         ;
;    |somaConstante:Somador1|                                                                                                             ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|somaConstante:Somador1                                                                                                                                                                                                                                                                                                                     ; somaConstante                     ; work               ;
;    |somadorGenerico:Somador2|                                                                                                           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|somadorGenerico:Somador2                                                                                                                                                                                                                                                                                                                   ; somadorGenerico                   ; work               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                                                         ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0                                                                                                                                                                                                                      ; C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/probesSourcesDebug.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-----------------------------------------+------------------------------------------------+
; Register name                           ; Reason for Removal                             ;
+-----------------------------------------+------------------------------------------------+
; registradorGenerico:PC_REG|DOUT[0]      ; Merged with registradorGenerico:PC_REG|DOUT[1] ;
; registradorGenerico:PC_REG|DOUT[1]      ; Stuck at GND due to stuck port data_in         ;
; bancoReg:BANCO_REG|registrador~166      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~167      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~168      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~169      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~170      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~171      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~172      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~173      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~174      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~175      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~176      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~177      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~178      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~179      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~180      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~181      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~182      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~183      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~184      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~185      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~186      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~187      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~188      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~189      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~190      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~191      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~192      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~193      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~194      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~195      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~196      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~197      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~198      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~199      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~200      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~201      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~202      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~203      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~204      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~205      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~206      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~207      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~208      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~209      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~210      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~211      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~212      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~213      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~214      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~215      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~216      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~217      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~218      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~219      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~220      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~221      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~222      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~223      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~224      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~225      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~226      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~227      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~228      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~229      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~230      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~231      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~232      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~233      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~234      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~235      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~236      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~237      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~238      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~239      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~240      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~241      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~242      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~243      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~244      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~245      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~246      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~247      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~248      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~249      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~250      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~251      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~252      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~253      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~254      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~255      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~256      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~257      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~258      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~259      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~260      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~261      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~262      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~263      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~264      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~265      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~266      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~267      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~268      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~269      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~270      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~271      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~272      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~273      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~274      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~275      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~276      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~277      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~278      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~279      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~280      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~281      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~282      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~283      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~284      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~285      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~286      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~287      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~288      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~289      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~290      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~291      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~292      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~293      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~422      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~423      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~424      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~425      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~426      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~427      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~428      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~429      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~430      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~431      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~432      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~433      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~434      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~435      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~436      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~437      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~438      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~439      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~440      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~441      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~442      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~443      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~444      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~445      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~446      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~447      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~448      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~449      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~450      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~451      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~452      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~453      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~454      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~455      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~456      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~457      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~458      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~459      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~460      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~461      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~462      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~463      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~464      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~465      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~466      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~467      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~468      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~469      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~470      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~471      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~472      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~473      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~474      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~475      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~476      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~477      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~478      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~479      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~480      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~481      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~482      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~483      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~484      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~485      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~486      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~487      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~488      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~489      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~490      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~491      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~492      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~493      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~494      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~495      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~496      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~497      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~498      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~499      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~500      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~501      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~502      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~503      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~504      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~505      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~506      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~507      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~508      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~509      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~510      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~511      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~512      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~513      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~514      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~515      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~516      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~517      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~518      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~519      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~520      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~521      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~522      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~523      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~524      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~525      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~526      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~527      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~528      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~529      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~530      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~531      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~532      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~533      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~534      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~535      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~536      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~537      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~538      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~539      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~540      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~541      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~542      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~543      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~544      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~545      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~546      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~547      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~548      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~549      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~550      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~551      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~552      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~553      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~554      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~555      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~556      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~557      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~558      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~559      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~560      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~561      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~562      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~563      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~564      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~565      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~566      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~567      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~568      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~569      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~570      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~571      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~572      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~573      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~574      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~575      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~576      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~577      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~578      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~579      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~580      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~581      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~582      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~583      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~584      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~585      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~586      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~587      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~588      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~589      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~590      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~591      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~592      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~593      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~594      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~595      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~596      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~597      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~598      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~599      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~600      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~601      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~602      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~603      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~604      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~605      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~606      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~607      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~608      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~609      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~610      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~611      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~612      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~613      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~614      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~615      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~616      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~617      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~618      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~619      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~620      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~621      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~622      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~623      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~624      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~625      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~626      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~627      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~628      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~629      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~630      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~631      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~632      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~633      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~634      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~635      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~636      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~637      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~638      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~639      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~640      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~641      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~642      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~643      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~644      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~645      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~646      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~647      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~648      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~649      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~650      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~651      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~652      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~653      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~654      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~655      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~656      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~657      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~658      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~659      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~660      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~661      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~662      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~663      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~664      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~665      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~666      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~667      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~668      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~669      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~670      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~671      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~672      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~673      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~674      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~675      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~676      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~677      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~678      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~679      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~680      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~681      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~682      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~683      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~684      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~685      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~686      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~687      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~688      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~689      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~690      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~691      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~692      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~693      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~694      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~695      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~696      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~697      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~698      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~699      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~700      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~701      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~702      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~703      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~704      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~705      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~706      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~707      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~708      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~709      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~710      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~711      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~712      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~713      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~714      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~715      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~716      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~717      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~718      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~719      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~720      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~721      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~722      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~723      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~724      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~725      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~726      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~727      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~728      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~729      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~730      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~731      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~732      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~733      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~734      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~735      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~736      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~737      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~738      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~739      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~740      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~741      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~742      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~743      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~744      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~745      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~746      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~747      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~748      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~749      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~750      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~751      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~752      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~753      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~754      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~755      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~756      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~757      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~758      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~759      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~760      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~761      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~762      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~763      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~764      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~765      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~766      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~767      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~768      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~769      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~770      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~771      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~772      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~773      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~774      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~775      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~776      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~777      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~778      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~779      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~780      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~781      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~782      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~783      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~784      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~785      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~786      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~787      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~788      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~789      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~790      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~791      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~792      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~793      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~794      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~795      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~796      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~797      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~798      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~799      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~800      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~801      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~802      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~803      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~804      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~805      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~806      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~807      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~808      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~809      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~810      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~811      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~812      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~813      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~814      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~815      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~816      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~817      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~818      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~819      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~820      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~821      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~822      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~823      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~824      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~825      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~826      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~827      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~828      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~829      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~830      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~831      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~832      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~833      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~834      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~835      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~836      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~837      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~838      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~839      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~840      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~841      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~842      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~843      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~844      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~845      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~846      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~847      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~848      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~849      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~850      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~851      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~852      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~853      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~854      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~855      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~856      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~857      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~858      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~859      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~860      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~861      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~862      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~863      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~864      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~865      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~866      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~867      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~868      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~869      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~870      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~871      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~872      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~873      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~874      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~875      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~876      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~877      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~878      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~879      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~880      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~881      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~882      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~883      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~884      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~885      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~886      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~887      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~888      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~889      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~890      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~891      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~892      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~893      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~894      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~895      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~896      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~897      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~898      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~899      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~900      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~901      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~902      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~903      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~904      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~905      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~906      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~907      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~908      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~909      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~910      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~911      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~912      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~913      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~914      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~915      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~916      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~917      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~918      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~919      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~920      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~921      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~922      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~923      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~924      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~925      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~926      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~927      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~928      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~929      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~930      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~931      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~932      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~933      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~934      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~935      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~936      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~937      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~938      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~939      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~940      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~941      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~942      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~943      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~944      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~945      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~946      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~947      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~948      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~949      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~950      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~951      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~952      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~953      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~954      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~955      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~956      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~957      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~958      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~959      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~960      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~961      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~962      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~963      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~964      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~965      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~966      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~967      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~968      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~969      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~970      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~971      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~972      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~973      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~974      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~975      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~976      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~977      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~978      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~979      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~980      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~981      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~982      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~983      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~984      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~985      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~986      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~987      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~988      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~989      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~990      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~991      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~992      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~993      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~994      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~995      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~996      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~997      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~998      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~999      ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1000     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1001     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1002     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1003     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1004     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1005     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1006     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1007     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1008     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1009     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1010     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1011     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1012     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1013     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1014     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1015     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1016     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1017     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1018     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1019     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1020     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1021     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1022     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1023     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1024     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1025     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1026     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1027     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1028     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1029     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1030     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1031     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1032     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1033     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1034     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1035     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1036     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1037     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1038     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1039     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1040     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1041     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1042     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1043     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1044     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1045     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1046     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1047     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1048     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1049     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1050     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1051     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1052     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1053     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1054     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1055     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1056     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1057     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1058     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1059     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1060     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~1061     ; Lost fanout                                    ;
; bancoReg:BANCO_REG|registrador~62       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~94       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~61       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~93       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~60       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~92       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~59       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~91       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~58       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~90       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~57       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~89       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~56       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~88       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~55       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~87       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~54       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~86       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~53       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~85       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~52       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~84       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~51       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~83       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~50       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~82       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~49       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~81       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~48       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~80       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~47       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~79       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~46       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~78       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~45       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~77       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~44       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~76       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~43       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~75       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~42       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~74       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~41       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~73       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~40       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~72       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~39       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~71       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~38       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~70       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~63       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~95       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~64       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~96       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~65       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~97       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~66       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~98       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~67       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~99       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~68       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~100      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~69       ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~101      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~158      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~126      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~157      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~125      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~156      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~124      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~155      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~123      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~154      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~122      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~153      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~121      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~152      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~120      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~151      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~119      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~150      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~118      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~149      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~117      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~148      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~116      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~147      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~115      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~146      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~114      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~145      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~113      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~144      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~112      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~143      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~111      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~142      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~110      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~141      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~109      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~140      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~108      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~139      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~107      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~138      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~106      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~137      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~105      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~136      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~104      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~135      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~103      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~134      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~102      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~159      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~127      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~160      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~128      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~161      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~129      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~162      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~130      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~163      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~131      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~164      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~132      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~165      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~133      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~327      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~326      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~328      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~329      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~330      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~331      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~332      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~333      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~334      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~335      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~336      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~337      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~338      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~339      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~340      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~341      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~342      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~343      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~344      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~345      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~346      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~347      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~348      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~349      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~350      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~351      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~352      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~353      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~354      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~355      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~356      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~357      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~391      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~359      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~390      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~358      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~392      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~360      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~393      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~361      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~394      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~362      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~395      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~363      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~396      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~364      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~397      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~365      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~398      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~366      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~399      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~367      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~400      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~368      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~401      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~369      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~402      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~370      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~403      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~371      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~404      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~372      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~405      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~373      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~406      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~374      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~407      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~375      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~408      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~376      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~409      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~377      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~410      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~378      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~411      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~379      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~412      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~380      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~413      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~381      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~414      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~382      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~415      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~383      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~416      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~384      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~417      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~385      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~418      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~386      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~419      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~387      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~420      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~388      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~421      ; Stuck at GND due to stuck port clock_enable    ;
; bancoReg:BANCO_REG|registrador~389      ; Stuck at GND due to stuck port clock_enable    ;
; Total Number of Removed Registers = 994 ;                                                ;
+-----------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+-----------------------------------+--------------------------------+-------------------------------------------------------------------------+
; Register name                     ; Reason for Removal             ; Registers Removed due to This Register                                  ;
+-----------------------------------+--------------------------------+-------------------------------------------------------------------------+
; bancoReg:BANCO_REG|registrador~62 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~63, bancoReg:BANCO_REG|registrador~95,   ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~64, bancoReg:BANCO_REG|registrador~96,   ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~65, bancoReg:BANCO_REG|registrador~97,   ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~66, bancoReg:BANCO_REG|registrador~98,   ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~67, bancoReg:BANCO_REG|registrador~99,   ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~68, bancoReg:BANCO_REG|registrador~100,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~69, bancoReg:BANCO_REG|registrador~101,  ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~134, bancoReg:BANCO_REG|registrador~102, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~159, bancoReg:BANCO_REG|registrador~127, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~160, bancoReg:BANCO_REG|registrador~128, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~161, bancoReg:BANCO_REG|registrador~129, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~162, bancoReg:BANCO_REG|registrador~130, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~163, bancoReg:BANCO_REG|registrador~131, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~164, bancoReg:BANCO_REG|registrador~132, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~165, bancoReg:BANCO_REG|registrador~133, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~326, bancoReg:BANCO_REG|registrador~328, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~329, bancoReg:BANCO_REG|registrador~330, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~331, bancoReg:BANCO_REG|registrador~332, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~333, bancoReg:BANCO_REG|registrador~351, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~352, bancoReg:BANCO_REG|registrador~353, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~354, bancoReg:BANCO_REG|registrador~355, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~356, bancoReg:BANCO_REG|registrador~357, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~391, bancoReg:BANCO_REG|registrador~359, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~390, bancoReg:BANCO_REG|registrador~358, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~392, bancoReg:BANCO_REG|registrador~360, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~393, bancoReg:BANCO_REG|registrador~361, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~394, bancoReg:BANCO_REG|registrador~362, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~395, bancoReg:BANCO_REG|registrador~363, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~396, bancoReg:BANCO_REG|registrador~364, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~397, bancoReg:BANCO_REG|registrador~365, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~415, bancoReg:BANCO_REG|registrador~383, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~416, bancoReg:BANCO_REG|registrador~384, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~417, bancoReg:BANCO_REG|registrador~385, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~418, bancoReg:BANCO_REG|registrador~386, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~419, bancoReg:BANCO_REG|registrador~387, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~420, bancoReg:BANCO_REG|registrador~388, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~421, bancoReg:BANCO_REG|registrador~389  ;
; bancoReg:BANCO_REG|registrador~61 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~158, bancoReg:BANCO_REG|registrador~126, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~350, bancoReg:BANCO_REG|registrador~414, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~382                                      ;
; bancoReg:BANCO_REG|registrador~60 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~157, bancoReg:BANCO_REG|registrador~125, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~349, bancoReg:BANCO_REG|registrador~413, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~381                                      ;
; bancoReg:BANCO_REG|registrador~59 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~156, bancoReg:BANCO_REG|registrador~124, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~348, bancoReg:BANCO_REG|registrador~412, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~380                                      ;
; bancoReg:BANCO_REG|registrador~58 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~155, bancoReg:BANCO_REG|registrador~123, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~347, bancoReg:BANCO_REG|registrador~411, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~379                                      ;
; bancoReg:BANCO_REG|registrador~57 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~154, bancoReg:BANCO_REG|registrador~122, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~346, bancoReg:BANCO_REG|registrador~410, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~378                                      ;
; bancoReg:BANCO_REG|registrador~56 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~153, bancoReg:BANCO_REG|registrador~121, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~345, bancoReg:BANCO_REG|registrador~409, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~377                                      ;
; bancoReg:BANCO_REG|registrador~55 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~152, bancoReg:BANCO_REG|registrador~120, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~344, bancoReg:BANCO_REG|registrador~408, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~376                                      ;
; bancoReg:BANCO_REG|registrador~54 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~151, bancoReg:BANCO_REG|registrador~119, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~343, bancoReg:BANCO_REG|registrador~407, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~375                                      ;
; bancoReg:BANCO_REG|registrador~53 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~150, bancoReg:BANCO_REG|registrador~118, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~342, bancoReg:BANCO_REG|registrador~406, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~374                                      ;
; bancoReg:BANCO_REG|registrador~52 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~149, bancoReg:BANCO_REG|registrador~117, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~341, bancoReg:BANCO_REG|registrador~405, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~373                                      ;
; bancoReg:BANCO_REG|registrador~51 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~148, bancoReg:BANCO_REG|registrador~116, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~340, bancoReg:BANCO_REG|registrador~404, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~372                                      ;
; bancoReg:BANCO_REG|registrador~50 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~147, bancoReg:BANCO_REG|registrador~115, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~339, bancoReg:BANCO_REG|registrador~403, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~371                                      ;
; bancoReg:BANCO_REG|registrador~49 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~146, bancoReg:BANCO_REG|registrador~114, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~338, bancoReg:BANCO_REG|registrador~402, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~370                                      ;
; bancoReg:BANCO_REG|registrador~48 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~145, bancoReg:BANCO_REG|registrador~113, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~337, bancoReg:BANCO_REG|registrador~401, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~369                                      ;
; bancoReg:BANCO_REG|registrador~47 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~144, bancoReg:BANCO_REG|registrador~112, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~336, bancoReg:BANCO_REG|registrador~400, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~368                                      ;
; bancoReg:BANCO_REG|registrador~46 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~143, bancoReg:BANCO_REG|registrador~111, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~335, bancoReg:BANCO_REG|registrador~399, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~367                                      ;
; bancoReg:BANCO_REG|registrador~45 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~142, bancoReg:BANCO_REG|registrador~110, ;
;                                   ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~334, bancoReg:BANCO_REG|registrador~398, ;
;                                   ;                                ; bancoReg:BANCO_REG|registrador~366                                      ;
+-----------------------------------+--------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2709  ;
; Number of registers using Synchronous Clear  ; 517   ;
; Number of registers using Synchronous Load   ; 379   ;
; Number of registers using Asynchronous Clear ; 537   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2648  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 133 bits  ; 399 LEs       ; 0 LEs                ; 399 LEs                ; Yes        ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[466]                                               ;
; 5:1                ; 377 bits  ; 1131 LEs      ; 0 LEs                ; 1131 LEs               ; Yes        ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[29]                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |MIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |MIPS|ULA:ULA1|ULA_0_30:ULA19|muxGenerico4x1:MuxOperacao|MUX_OUT[0]                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; larguraDados     ; 32    ; Signed Integer                            ;
; larguraEnderecos ; 32    ; Signed Integer                            ;
; simulacao        ; false ; Enumerated                                ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somaConstante:Somador1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
; constante      ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC_REG ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_NEXT_PC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaROM:ROM1 ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_FUNCT_OPCODE ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoReg:BANCO_REG ;
+---------------------+-------+-----------------------------------+
; Parameter Name      ; Value ; Type                              ;
+---------------------+-------+-----------------------------------+
; larguradados        ; 32    ; Signed Integer                    ;
; larguraendbancoregs ; 5     ; Signed Integer                    ;
+---------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: estendeSinal:EstendeSinal ;
+---------------------+-------+------------------------------------------+
; Parameter Name      ; Value ; Type                                     ;
+---------------------+-------+------------------------------------------+
; larguradadosentrada ; 16    ; Signed Integer                           ;
; larguradadossaida   ; 32    ; Signed Integer                           ;
+---------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftSinal:ShiftSinal ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
; deslocar       ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:Somador2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_RD_RT ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; larguradados   ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUXBEQ ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULAB ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; larguradados   ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULA_MEM ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; larguradados   ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA1|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA1|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA2|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA2|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA3|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA3|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA4|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA4|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA5|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA5|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA6|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA6|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA7|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA7|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA8|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA8|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA9|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA9|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA10|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA10|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA11|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA11|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA12|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA12|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA13|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA13|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA14|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA14|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA15|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA15|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA16|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA16|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA17|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA17|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA18|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA18|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA19|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA19|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA20|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA20|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA21|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA21|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA22|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA22|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA23|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA23|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA24|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA24|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA25|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA25|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA26|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA26|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA27|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA27|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA28|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA28|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA29|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA29|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA30|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA30|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA31|muxGenerico2x1:InverterOuNao ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_0_30:ULA31|muxGenerico4x1:MuxOperacao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_31:ULA32|muxGenerico2x1:InverterOuNao ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ULA1|ULA_31:ULA32|muxGenerico4x1:MuxOperacao ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaRAM:RAM1 ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULA_PC ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modelo_7seg:HEX_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modelo_7seg:HEX_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modelo_7seg:HEX_2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modelo_7seg:HEX_3 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modelo_7seg:HEX_4 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modelo_7seg:HEX_5 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 32    ; Signed Integer                           ;
; addr_width     ; 32    ; Signed Integer                           ;
; probe_wdth     ; 511   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                           ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                         ;
; lpm_hint                ; UNUSED          ; String                                                                                         ;
; sld_auto_instance_index ; YES             ; String                                                                                         ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                 ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                                 ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                 ;
; instance_id             ;                 ; String                                                                                         ;
; probe_width             ; 511             ; Signed Integer                                                                                 ;
; source_width            ; 1               ; Signed Integer                                                                                 ;
; source_initial_value    ; 0               ; String                                                                                         ;
; enable_metastability    ; NO              ; String                                                                                         ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                     ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                   ;
; lpm_hint                ; UNUSED          ; String                                                                                                                   ;
; sld_auto_instance_index ; YES             ; String                                                                                                                   ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                           ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                           ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                           ;
; instance_id             ;                 ; String                                                                                                                   ;
; probe_width             ; 511             ; Signed Integer                                                                                                           ;
; source_width            ; 1               ; Signed Integer                                                                                                           ;
; source_initial_value    ; 0               ; String                                                                                                                   ;
; enable_metastability    ; NO              ; String                                                                                                                   ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0"                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor"                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; muxproxpcentradab[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ulactrl[3]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; clktcl                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "modelo_7seg:HEX_0|conversorHex7Seg:HEX" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                         ;
; negativo ; Input ; Info     ; Stuck at GND                         ;
; overflow ; Input ; Info     ; Stuck at GND                         ;
+----------+-------+----------+--------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_31:ULA32" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; slt  ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA31" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA30" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA29" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA28" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA27" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA26" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA25" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA24" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA23" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA22" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA21" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA20" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA19" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA18" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA17" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA16" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA15" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA14" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA13" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA12" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA11" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA10" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; slt  ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA9" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA8" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA7" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA6" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA5" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA4" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA3" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ULA:ULA1|ULA_0_30:ULA2" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; slt  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico2x1:MUX_NEXT_PC" ;
+--------------------+-------+----------+----------------+
; Port               ; Type  ; Severity ; Details        ;
+--------------------+-------+----------+----------------+
; entradab_mux[1..0] ; Input ; Info     ; Stuck at GND   ;
+--------------------+-------+----------+----------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:PC_REG" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
; rst    ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2631                        ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 2086                        ;
;     ENA CLR SCLR      ; 133                         ;
;     ENA CLR SCLR SLD  ; 377                         ;
;     ENA SLD           ; 1                           ;
;     plain             ; 32                          ;
; arriav_lcell_comb     ; 1418                        ;
;     arith             ; 60                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 3                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 1355                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 151                         ;
;         5 data inputs ; 60                          ;
;         6 data inputs ; 898                         ;
; boundary_port         ; 89                          ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 5.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 25 18:24:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Aula17 -c Aula17
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "probesSourcesDebug.qsys"
Info (12250): 2022.11.25.18:25:01 Progress: Loading Aula_17/probesSourcesDebug.qsys
Info (12250): 2022.11.25.18:25:03 Progress: Reading input file
Info (12250): 2022.11.25.18:25:03 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2022.11.25.18:25:03 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.11.25.18:25:03 Progress: Building connections
Info (12250): 2022.11.25.18:25:03 Progress: Parameterizing connections
Info (12250): 2022.11.25.18:25:03 Progress: Validating
Info (12250): 2022.11.25.18:25:04 Progress: Done reading input file
Info (12250): ProbesSourcesDebug: Generating probesSourcesDebug "probesSourcesDebug" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "probesSourcesDebug" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): ProbesSourcesDebug: Done "probesSourcesDebug" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "probesSourcesDebug.qsys"
Info (12021): Found 3 design units, including 1 entities, in source file edgedetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/conversorHex7Seg.vhd Line: 4
Warning (12019): Can't analyze file -- file ULASomaSub.vhd is missing
Warning (12019): Can't analyze file -- file ULA32bit.vhd is missing
Warning (12019): Can't analyze file -- file ULA1a31bit.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico1bit.vhd
    Info (12022): Found design unit 1: somadorGenerico1bit-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somadorGenerico1bit.vhd Line: 16
    Info (12023): Found entity 1: somadorGenerico1bit File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somadorGenerico1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somadorGenerico.vhd Line: 15
    Info (12023): Found entity 1: somadorGenerico File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaconstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somaConstante.vhd Line: 16
    Info (12023): Found entity 1: somaConstante File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shiftsinal.vhd
    Info (12022): Found design unit 1: shiftSinal-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/shiftSinal.vhd Line: 15
    Info (12023): Found entity 1: shiftSinal File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/shiftSinal.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/registradorGenerico.vhd Line: 16
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/muxGenerico4x1.vhd Line: 13
    Info (12023): Found entity 1: muxGenerico4x1 File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriarom.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaram.vhd
    Info (12022): Found design unit 1: memoriaRAM-assincrona File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 19
    Info (12023): Found entity 1: memoriaRAM File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd
    Info (12022): Found design unit 1: flipflopGenerico-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/flipflopGenerico.vhd Line: 13
    Info (12023): Found entity 1: flipflopGenerico File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/flipflopGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file estendesinal.vhd
    Info (12022): Found design unit 1: estendeSinal-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/estendeSinal.vhd Line: 15
    Info (12023): Found entity 1: estendeSinal File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/estendeSinal.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/Decoder.vhd Line: 14
    Info (12023): Found entity 1: Decoder File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/Decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controleula.vhd
    Info (12022): Found design unit 1: ControleULA-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ControleULA.vhd Line: 15
    Info (12023): Found entity 1: ControleULA File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ControleULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoreg.vhd
    Info (12022): Found design unit 1: bancoReg-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/bancoReg.vhd Line: 28
    Info (12023): Found entity 1: bancoReg File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/bancoReg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decoderopcode.vhd
    Info (12022): Found design unit 1: DecoderOpcode-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/DecoderOpcode.vhd Line: 12
    Info (12023): Found entity 1: DecoderOpcode File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/DecoderOpcode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoderfunct.vhd
    Info (12022): Found design unit 1: DecoderFunct-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/DecoderFunct.vhd Line: 13
    Info (12023): Found entity 1: DecoderFunct File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/DecoderFunct.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debugmonitor.vhd
    Info (12022): Found design unit 1: debugMonitor-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/debugMonitor.vhd Line: 40
    Info (12023): Found entity 1: debugMonitor File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/debugMonitor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file modelo_7seg.vhd
    Info (12022): Found design unit 1: modelo_7seg-arch_name File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/modelo_7seg.vhd Line: 20
    Info (12023): Found entity 1: modelo_7seg File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/modelo_7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: MIPS-arquitetura File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 28
    Info (12023): Found entity 1: MIPS File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA.vhd Line: 16
    Info (12023): Found entity 1: ULA File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula_0_30.vhd
    Info (12022): Found design unit 1: ULA_0_30-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_0_30.vhd Line: 19
    Info (12023): Found entity 1: ULA_0_30 File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_0_30.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula_31.vhd
    Info (12022): Found design unit 1: ULA_31-comportamento File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_31.vhd Line: 19
    Info (12023): Found entity 1: ULA_31 File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_31.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/probessourcesdebug.v
    Info (12023): Found entity 1: probesSourcesDebug File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/probessourcesdebug/probessourcesdebug.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at MIPS.vhd(17) File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 17
Info (12129): Elaborating entity "edgeDetector" using architecture "A:bordasubida" for hierarchy "edgeDetector:\gravar:detectorSub0" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 85
Info (12128): Elaborating entity "somaConstante" for hierarchy "somaConstante:Somador1" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 93
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC_REG" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 97
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_NEXT_PC" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 109
Info (12128): Elaborating entity "memoriaROM" for hierarchy "memoriaROM:ROM1" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 117
Warning (10541): VHDL Signal Declaration warning at memoriaROM.vhd(82): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaROM.vhd Line: 82
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:decoderInstru1" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 125
Info (12128): Elaborating entity "DecoderOpcode" for hierarchy "DecoderOpcode:decoderOPCODE" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 133
Info (12128): Elaborating entity "DecoderFunct" for hierarchy "DecoderFunct:decoderFUNCT" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 140
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_FUNCT_OPCODE" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 147
Info (12128): Elaborating entity "bancoReg" for hierarchy "bancoReg:BANCO_REG" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 155
Info (12128): Elaborating entity "estendeSinal" for hierarchy "estendeSinal:EstendeSinal" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 167
Info (12128): Elaborating entity "shiftSinal" for hierarchy "shiftSinal:ShiftSinal" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 173
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:Somador2" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 179
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_RD_RT" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 187
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA1" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 223
Info (12128): Elaborating entity "ULA_0_30" for hierarchy "ULA:ULA1|ULA_0_30:ULA1" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA.vhd Line: 28
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "ULA:ULA1|ULA_0_30:ULA1|muxGenerico2x1:InverterOuNao" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_0_30.vhd Line: 26
Info (12128): Elaborating entity "somadorGenerico1bit" for hierarchy "ULA:ULA1|ULA_0_30:ULA1|somadorGenerico1bit:Somador" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_0_30.vhd Line: 34
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "ULA:ULA1|ULA_0_30:ULA1|muxGenerico4x1:MuxOperacao" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA_0_30.vhd Line: 43
Info (12128): Elaborating entity "ULA_31" for hierarchy "ULA:ULA1|ULA_31:ULA32" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/ULA.vhd Line: 400
Info (12128): Elaborating entity "memoriaRAM" for hierarchy "memoriaRAM:RAM1" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 233
Info (12128): Elaborating entity "modelo_7seg" for hierarchy "modelo_7seg:HEX_0" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 252
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "modelo_7seg:HEX_0|conversorHex7Seg:HEX" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/modelo_7seg.vhd Line: 25
Info (12128): Elaborating entity "debugMonitor" for hierarchy "debugMonitor:monitor" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 297
Critical Warning (10920): VHDL Incomplete Partial Association warning at debugMonitor.vhd(51): port or argument "probe" has 114/511 unassociated elements File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/debugMonitor.vhd Line: 51
Info (12128): Elaborating entity "probesSourcesDebug" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/debugMonitor.vhd Line: 51
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/probessourcesdebug/probessourcesdebug.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = ""
    Info (12134): Parameter "probe_width" = "511"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Warning (10296): VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 322
Warning (10296): VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 516
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Warning (10296): VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 613
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.25.18:25:20 Progress: Loading sldc1146f2b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "memoriaRAM:RAM1|memRAM" is uninferred due to asynchronous read logic File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 22
    Info (276007): RAM logic "bancoReg:BANCO_REG|registrador" is uninferred due to asynchronous read logic File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/bancoReg.vhd Line: 47
    Info (276004): RAM logic "memoriaROM:ROM1|memROM" is uninferred due to inappropriate RAM size File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaROM.vhd Line: 82
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[12]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[11]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[10]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[9]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[8]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[7]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[6]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[5]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[4]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[3]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[2]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[1]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[0]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[13]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[14]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[15]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[16]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[17]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[18]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[19]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[20]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[21]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[22]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[23]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[24]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[25]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[26]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[27]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[28]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[29]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[30]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[31]" feeding internal logic into a wire File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/memoriaRAM.vhd Line: 14
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 17
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 768 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_RESET_N" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 13
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 14
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 14
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 14
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Luiza Valezim/OneDrive/Desktop/Insper/2022.2/Design de Computadores/DESCOMP/Projetos/Projeto 2/Aula_17/MIPS.vhd Line: 15
Info (21057): Implemented 4232 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 4159 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Fri Nov 25 18:25:52 2022
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:18


