Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_bench_behav
