# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../TIMING-MADD-REV02.srcs/sim_1/new/LUTY_tb.vhd" \

# Do not sort compile order
nosort
