// Seed: 470437472
module module_0 (
    input tri1 id_0,
    output supply0 id_1
);
  always @(posedge id_0 or posedge 1) begin : LABEL_0
    deassign id_1;
  end
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_18,
    output logic id_3,
    input wire id_4,
    input supply0 id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input uwire id_14,
    output logic id_15,
    input tri id_16
);
  initial begin : LABEL_0
    id_3  <= id_7 == 1;
    id_3  <= 1'd0;
    id_15 <= id_11;
    $signed(87);
    ;
  end
  module_0 modCall_1 (
      id_4,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
