

================================================================
== Vitis HLS Report for 'led_blink'
================================================================
* Date:           Sat Jan 31 13:54:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_first
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.81>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [led_blink.cpp:14]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_count"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_count, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %led_out"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %led_out, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %led_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%enable_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %enable" [led_blink.cpp:15]   --->   Operation 14 'read' 'enable_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%delay_count_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_count" [led_blink.cpp:15]   --->   Operation 15 'read' 'delay_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_load = load i32 %counter" [led_blink.cpp:31]   --->   Operation 16 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%led_pattern_load = load i8 %led_pattern" [led_blink.cpp:38]   --->   Operation 17 'load' 'led_pattern_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %enable_read, void %if.else11, void %if.then" [led_blink.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 1, i8 %led_pattern" [led_blink.cpp:47]   --->   Operation 19 'store' 'store_ln47' <Predicate = (!enable_read)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.end14"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!enable_read)> <Delay = 1.70>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %counter_load, i32 1" [led_blink.cpp:31]   --->   Operation 21 'add' 'add_ln31' <Predicate = (enable_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_ult  i32 %add_ln31, i32 %delay_count_read" [led_blink.cpp:34]   --->   Operation 22 'icmp' 'icmp_ln34' <Predicate = (enable_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %if.then5, void %if.end14" [led_blink.cpp:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = (enable_read)> <Delay = 1.70>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln38 = icmp_eq  i8 %led_pattern_load, i8 128" [led_blink.cpp:38]   --->   Operation 24 'icmp' 'icmp_ln38' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%shl_ln41 = shl i8 %led_pattern_load, i8 1" [led_blink.cpp:41]   --->   Operation 25 'shl' 'shl_ln41' <Predicate = (enable_read & !icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %icmp_ln38, i8 1, i8 %shl_ln41" [led_blink.cpp:38]   --->   Operation 26 'select' 'select_ln38' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln38 = store i8 %select_ln38, i8 %led_pattern" [led_blink.cpp:38]   --->   Operation 27 'store' 'store_ln38' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%br_ln43 = br void %if.end14" [led_blink.cpp:43]   --->   Operation 28 'br' 'br_ln43' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.70>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%counter_new_1 = phi i32 0, void %if.else11, i32 %add_ln31, void %if.then, i32 0, void %if.then5" [led_blink.cpp:31]   --->   Operation 29 'phi' 'counter_new_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%led_pattern_loc_1 = phi i8 1, void %if.else11, i8 %led_pattern_load, void %if.then, i8 %select_ln38, void %if.then5" [led_blink.cpp:38]   --->   Operation 30 'phi' 'led_pattern_loc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %led_out, i8 %led_pattern_loc_1" [led_blink.cpp:51]   --->   Operation 31 'write' 'write_ln51' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %counter_new_1, i32 %counter" [led_blink.cpp:31]   --->   Operation 32 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [led_blink.cpp:52]   --->   Operation 33 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.811ns
The critical path consists of the following:
	'load' operation 32 bit ('counter_load', led_blink.cpp:31) on static variable 'counter' [19]  (0.000 ns)
	'add' operation 32 bit ('add_ln31', led_blink.cpp:31) [26]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln34', led_blink.cpp:34) [27]  (2.552 ns)
	multiplexor before 'phi' operation 32 bit ('counter_new_1', led_blink.cpp:31) with incoming values : ('add_ln31', led_blink.cpp:31) [36]  (1.707 ns)

 <State 2>: 1.000ns
The critical path consists of the following:
	'phi' operation 8 bit ('led_pattern_loc_1', led_blink.cpp:38) with incoming values : ('led_pattern_load', led_blink.cpp:38) ('select_ln38', led_blink.cpp:38) [37]  (0.000 ns)
	s_axi write operation ('write_ln51', led_blink.cpp:51) on port 'led_out' (led_blink.cpp:51) [38]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
