Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_128_Encrypt_tb_behav xil_defaultlib.AES_128_Encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v" Line 1. Module AES_128_Encrypt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/AES_128/AES_128.srcs/sources_1/new/AES_128_Encrypt.v" Line 1. Module AES_128_Encrypt doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.SubBytes_128_default
Compiling module xil_defaultlib.ShiftRows
Compiling module xil_defaultlib.GFMul2
Compiling module xil_defaultlib.GFMul3
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.MixColumns_128_default
Compiling module xil_defaultlib.Gfunc
Compiling module xil_defaultlib.KeyExpansion
Compiling module xil_defaultlib.AES_128_Encrypt
Compiling module xil_defaultlib.AES_128_Encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_128_Encrypt_tb_behav
