Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 10 19:57:10 2022
| Host         : DESKTOP-FSNETFU running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_top_methodology_drc_routed.rpt -pb uart_top_methodology_drc_routed.pb -rpx uart_top_methodology_drc_routed.rpx
| Design       : uart_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 1          |
| TIMING-18 | Warning          | Missing input or output delay                  | 2          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uart_dev/uart_tx_unit/FSM_sequential_state_reg[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart_dev/fifo_rx_unit/ctrl_unit/full_reg_reg/CLR, uart_dev/fifo_rx_unit/ctrl_unit/r_ptr_reg_reg[0]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/r_ptr_reg_reg[1]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/r_ptr_reg_reg[2]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/r_ptr_reg_reg[3]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[0]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[1]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[2]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/w_ptr_reg_reg[3]/CLR, uart_dev/fifo_rx_unit/ctrl_unit/empty_reg_reg/PRE, uart_dev/fifo_tx_unit/ctrl_unit/full_reg_reg/CLR, uart_dev/fifo_tx_unit/ctrl_unit/r_ptr_reg_reg[0]/CLR, uart_dev/fifo_tx_unit/ctrl_unit/r_ptr_reg_reg[1]/CLR, uart_dev/fifo_tx_unit/ctrl_unit/r_ptr_reg_reg[2]/CLR, uart_dev/fifo_tx_unit/ctrl_unit/r_ptr_reg_reg[3]/CLR (the first 15 of 57 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) clk, sys_clk_pin
Related violations: <none>


