# Reading pref.tcl
# OpenFile C:/Users/gonca/Desktop/HDLs/Verilog/UDEMY_COURSE/Section_7/ALU/testbench.v
