[{"commit":{"message":"8328065: RISC-V: Add isolation for shared code changes"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/c1_LIRAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c1_LIRAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/s390\/c1_LIRAssembler_s390.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIR.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIR.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIRAssembler.cpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LIRAssembler.hpp"},{"filename":"src\/hotspot\/share\/c1\/c1_LinearScan.cpp"},{"filename":"src\/hotspot\/share\/gc\/z\/c1\/zBarrierSetC1.cpp"},{"filename":"src\/hotspot\/share\/runtime\/synchronizer.cpp"}],"sha":"4e9f9ad35f14c540b08a491034fbad38151beb6e"}]