Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/ISE/vending_asychronous_Sche/freq_divider_freq_divider_sch_tb_isim_beh.exe -prj D:/ISE/vending_asychronous_Sche/freq_divider_freq_divider_sch_tb_beh.prj work.freq_divider_freq_divider_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/vending_asychronous_Sche/test_freq_divider.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/ISE/vending_asychronous_Sche/D_FlipFlop.vhf" into library work
Parsing VHDL file "D:/ISE/vending_asychronous_Sche/freq_divider.vhf" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/ISE/vending_asychronous_Sche/test_freq_divider.v" Line 19: Target <div5> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/ISE/vending_asychronous_Sche/test_freq_divider.v" Line 20: Target <div10> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module freq_divider_freq_divider_sch_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture nand3_v of entity NAND3 [nand3_default]
Compiling architecture behavioral of entity D_FlipFlop_MUSER_freq_divider [d_flipflop_muser_freq_divider_de...]
Compiling architecture and2b2_v of entity AND2B2 [and2b2_default]
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture or2b1_v of entity OR2B1 [or2b1_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity freq_divider [freq_divider_default]
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Compiled 2 Verilog Units
Built simulation executable D:/ISE/vending_asychronous_Sche/freq_divider_freq_divider_sch_tb_isim_beh.exe
Fuse Memory Usage: 48396 KB
Fuse CPU Usage: 639 ms
