
Smart_Joint.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018ac8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ac4  08018c58  08018c58  00019c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801971c  0801971c  0001b084  2**0
                  CONTENTS
  4 .ARM          00000008  0801971c  0801971c  0001a71c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019724  08019724  0001b084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019724  08019724  0001a724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019728  08019728  0001a728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0801972c  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005d40  20000088  080197b0  0001b088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005dc8  080197b0  0001bdc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001b084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003af3a  00000000  00000000  0001b0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006974  00000000  00000000  00055fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ee8  00000000  00000000  0005c968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000024e1  00000000  00000000  0005f850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000315db  00000000  00000000  00061d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00039250  00000000  00000000  0009330c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124ddf  00000000  00000000  000cc55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f133b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d328  00000000  00000000  001f1380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001fe6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018c40 	.word	0x08018c40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08018c40 	.word	0x08018c40

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2uiz>:
 8000a3c:	004a      	lsls	r2, r1, #1
 8000a3e:	d211      	bcs.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a44:	d211      	bcs.n	8000a6a <__aeabi_d2uiz+0x2e>
 8000a46:	d50d      	bpl.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d40e      	bmi.n	8000a70 <__aeabi_d2uiz+0x34>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_d2uiz+0x3a>
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b988 	b.w	8000da4 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	468e      	mov	lr, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	4688      	mov	r8, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d14a      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000abc:	428a      	cmp	r2, r1
 8000abe:	4617      	mov	r7, r2
 8000ac0:	d962      	bls.n	8000b88 <__udivmoddi4+0xdc>
 8000ac2:	fab2 f682 	clz	r6, r2
 8000ac6:	b14e      	cbz	r6, 8000adc <__udivmoddi4+0x30>
 8000ac8:	f1c6 0320 	rsb	r3, r6, #32
 8000acc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ad0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ad4:	40b7      	lsls	r7, r6
 8000ad6:	ea43 0808 	orr.w	r8, r3, r8
 8000ada:	40b4      	lsls	r4, r6
 8000adc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ae0:	fa1f fc87 	uxth.w	ip, r7
 8000ae4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ae8:	0c23      	lsrs	r3, r4, #16
 8000aea:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000af2:	fb01 f20c 	mul.w	r2, r1, ip
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d909      	bls.n	8000b0e <__udivmoddi4+0x62>
 8000afa:	18fb      	adds	r3, r7, r3
 8000afc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b00:	f080 80ea 	bcs.w	8000cd8 <__udivmoddi4+0x22c>
 8000b04:	429a      	cmp	r2, r3
 8000b06:	f240 80e7 	bls.w	8000cd8 <__udivmoddi4+0x22c>
 8000b0a:	3902      	subs	r1, #2
 8000b0c:	443b      	add	r3, r7
 8000b0e:	1a9a      	subs	r2, r3, r2
 8000b10:	b2a3      	uxth	r3, r4
 8000b12:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b16:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b1e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b22:	459c      	cmp	ip, r3
 8000b24:	d909      	bls.n	8000b3a <__udivmoddi4+0x8e>
 8000b26:	18fb      	adds	r3, r7, r3
 8000b28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b2c:	f080 80d6 	bcs.w	8000cdc <__udivmoddi4+0x230>
 8000b30:	459c      	cmp	ip, r3
 8000b32:	f240 80d3 	bls.w	8000cdc <__udivmoddi4+0x230>
 8000b36:	443b      	add	r3, r7
 8000b38:	3802      	subs	r0, #2
 8000b3a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b3e:	eba3 030c 	sub.w	r3, r3, ip
 8000b42:	2100      	movs	r1, #0
 8000b44:	b11d      	cbz	r5, 8000b4e <__udivmoddi4+0xa2>
 8000b46:	40f3      	lsrs	r3, r6
 8000b48:	2200      	movs	r2, #0
 8000b4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d905      	bls.n	8000b62 <__udivmoddi4+0xb6>
 8000b56:	b10d      	cbz	r5, 8000b5c <__udivmoddi4+0xb0>
 8000b58:	e9c5 0100 	strd	r0, r1, [r5]
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4608      	mov	r0, r1
 8000b60:	e7f5      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b62:	fab3 f183 	clz	r1, r3
 8000b66:	2900      	cmp	r1, #0
 8000b68:	d146      	bne.n	8000bf8 <__udivmoddi4+0x14c>
 8000b6a:	4573      	cmp	r3, lr
 8000b6c:	d302      	bcc.n	8000b74 <__udivmoddi4+0xc8>
 8000b6e:	4282      	cmp	r2, r0
 8000b70:	f200 8105 	bhi.w	8000d7e <__udivmoddi4+0x2d2>
 8000b74:	1a84      	subs	r4, r0, r2
 8000b76:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	4690      	mov	r8, r2
 8000b7e:	2d00      	cmp	r5, #0
 8000b80:	d0e5      	beq.n	8000b4e <__udivmoddi4+0xa2>
 8000b82:	e9c5 4800 	strd	r4, r8, [r5]
 8000b86:	e7e2      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	f000 8090 	beq.w	8000cae <__udivmoddi4+0x202>
 8000b8e:	fab2 f682 	clz	r6, r2
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	f040 80a4 	bne.w	8000ce0 <__udivmoddi4+0x234>
 8000b98:	1a8a      	subs	r2, r1, r2
 8000b9a:	0c03      	lsrs	r3, r0, #16
 8000b9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba0:	b280      	uxth	r0, r0
 8000ba2:	b2bc      	uxth	r4, r7
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000baa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d907      	bls.n	8000bca <__udivmoddi4+0x11e>
 8000bba:	18fb      	adds	r3, r7, r3
 8000bbc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bc0:	d202      	bcs.n	8000bc8 <__udivmoddi4+0x11c>
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	f200 80e0 	bhi.w	8000d88 <__udivmoddi4+0x2dc>
 8000bc8:	46c4      	mov	ip, r8
 8000bca:	1a9b      	subs	r3, r3, r2
 8000bcc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bd0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bd4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bd8:	fb02 f404 	mul.w	r4, r2, r4
 8000bdc:	429c      	cmp	r4, r3
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x144>
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x142>
 8000be8:	429c      	cmp	r4, r3
 8000bea:	f200 80ca 	bhi.w	8000d82 <__udivmoddi4+0x2d6>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	1b1b      	subs	r3, r3, r4
 8000bf2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bf6:	e7a5      	b.n	8000b44 <__udivmoddi4+0x98>
 8000bf8:	f1c1 0620 	rsb	r6, r1, #32
 8000bfc:	408b      	lsls	r3, r1
 8000bfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000c02:	431f      	orrs	r7, r3
 8000c04:	fa0e f401 	lsl.w	r4, lr, r1
 8000c08:	fa20 f306 	lsr.w	r3, r0, r6
 8000c0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c14:	4323      	orrs	r3, r4
 8000c16:	fa00 f801 	lsl.w	r8, r0, r1
 8000c1a:	fa1f fc87 	uxth.w	ip, r7
 8000c1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c22:	0c1c      	lsrs	r4, r3, #16
 8000c24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c30:	45a6      	cmp	lr, r4
 8000c32:	fa02 f201 	lsl.w	r2, r2, r1
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x1a0>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c3e:	f080 809c 	bcs.w	8000d7a <__udivmoddi4+0x2ce>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8099 	bls.w	8000d7a <__udivmoddi4+0x2ce>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	eba4 040e 	sub.w	r4, r4, lr
 8000c50:	fa1f fe83 	uxth.w	lr, r3
 8000c54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c58:	fb09 4413 	mls	r4, r9, r3, r4
 8000c5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c64:	45a4      	cmp	ip, r4
 8000c66:	d908      	bls.n	8000c7a <__udivmoddi4+0x1ce>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c6e:	f080 8082 	bcs.w	8000d76 <__udivmoddi4+0x2ca>
 8000c72:	45a4      	cmp	ip, r4
 8000c74:	d97f      	bls.n	8000d76 <__udivmoddi4+0x2ca>
 8000c76:	3b02      	subs	r3, #2
 8000c78:	443c      	add	r4, r7
 8000c7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c7e:	eba4 040c 	sub.w	r4, r4, ip
 8000c82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c86:	4564      	cmp	r4, ip
 8000c88:	4673      	mov	r3, lr
 8000c8a:	46e1      	mov	r9, ip
 8000c8c:	d362      	bcc.n	8000d54 <__udivmoddi4+0x2a8>
 8000c8e:	d05f      	beq.n	8000d50 <__udivmoddi4+0x2a4>
 8000c90:	b15d      	cbz	r5, 8000caa <__udivmoddi4+0x1fe>
 8000c92:	ebb8 0203 	subs.w	r2, r8, r3
 8000c96:	eb64 0409 	sbc.w	r4, r4, r9
 8000c9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000ca2:	431e      	orrs	r6, r3
 8000ca4:	40cc      	lsrs	r4, r1
 8000ca6:	e9c5 6400 	strd	r6, r4, [r5]
 8000caa:	2100      	movs	r1, #0
 8000cac:	e74f      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000cae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cb2:	0c01      	lsrs	r1, r0, #16
 8000cb4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cb8:	b280      	uxth	r0, r0
 8000cba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4638      	mov	r0, r7
 8000cc2:	463c      	mov	r4, r7
 8000cc4:	46b8      	mov	r8, r7
 8000cc6:	46be      	mov	lr, r7
 8000cc8:	2620      	movs	r6, #32
 8000cca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cce:	eba2 0208 	sub.w	r2, r2, r8
 8000cd2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cd6:	e766      	b.n	8000ba6 <__udivmoddi4+0xfa>
 8000cd8:	4601      	mov	r1, r0
 8000cda:	e718      	b.n	8000b0e <__udivmoddi4+0x62>
 8000cdc:	4610      	mov	r0, r2
 8000cde:	e72c      	b.n	8000b3a <__udivmoddi4+0x8e>
 8000ce0:	f1c6 0220 	rsb	r2, r6, #32
 8000ce4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ce8:	40b7      	lsls	r7, r6
 8000cea:	40b1      	lsls	r1, r6
 8000cec:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cfa:	b2bc      	uxth	r4, r7
 8000cfc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d00:	0c11      	lsrs	r1, r2, #16
 8000d02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d06:	fb08 f904 	mul.w	r9, r8, r4
 8000d0a:	40b0      	lsls	r0, r6
 8000d0c:	4589      	cmp	r9, r1
 8000d0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d12:	b280      	uxth	r0, r0
 8000d14:	d93e      	bls.n	8000d94 <__udivmoddi4+0x2e8>
 8000d16:	1879      	adds	r1, r7, r1
 8000d18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d1c:	d201      	bcs.n	8000d22 <__udivmoddi4+0x276>
 8000d1e:	4589      	cmp	r9, r1
 8000d20:	d81f      	bhi.n	8000d62 <__udivmoddi4+0x2b6>
 8000d22:	eba1 0109 	sub.w	r1, r1, r9
 8000d26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2a:	fb09 f804 	mul.w	r8, r9, r4
 8000d2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d32:	b292      	uxth	r2, r2
 8000d34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d38:	4542      	cmp	r2, r8
 8000d3a:	d229      	bcs.n	8000d90 <__udivmoddi4+0x2e4>
 8000d3c:	18ba      	adds	r2, r7, r2
 8000d3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d42:	d2c4      	bcs.n	8000cce <__udivmoddi4+0x222>
 8000d44:	4542      	cmp	r2, r8
 8000d46:	d2c2      	bcs.n	8000cce <__udivmoddi4+0x222>
 8000d48:	f1a9 0102 	sub.w	r1, r9, #2
 8000d4c:	443a      	add	r2, r7
 8000d4e:	e7be      	b.n	8000cce <__udivmoddi4+0x222>
 8000d50:	45f0      	cmp	r8, lr
 8000d52:	d29d      	bcs.n	8000c90 <__udivmoddi4+0x1e4>
 8000d54:	ebbe 0302 	subs.w	r3, lr, r2
 8000d58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d5c:	3801      	subs	r0, #1
 8000d5e:	46e1      	mov	r9, ip
 8000d60:	e796      	b.n	8000c90 <__udivmoddi4+0x1e4>
 8000d62:	eba7 0909 	sub.w	r9, r7, r9
 8000d66:	4449      	add	r1, r9
 8000d68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d70:	fb09 f804 	mul.w	r8, r9, r4
 8000d74:	e7db      	b.n	8000d2e <__udivmoddi4+0x282>
 8000d76:	4673      	mov	r3, lr
 8000d78:	e77f      	b.n	8000c7a <__udivmoddi4+0x1ce>
 8000d7a:	4650      	mov	r0, sl
 8000d7c:	e766      	b.n	8000c4c <__udivmoddi4+0x1a0>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e6fd      	b.n	8000b7e <__udivmoddi4+0xd2>
 8000d82:	443b      	add	r3, r7
 8000d84:	3a02      	subs	r2, #2
 8000d86:	e733      	b.n	8000bf0 <__udivmoddi4+0x144>
 8000d88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d8c:	443b      	add	r3, r7
 8000d8e:	e71c      	b.n	8000bca <__udivmoddi4+0x11e>
 8000d90:	4649      	mov	r1, r9
 8000d92:	e79c      	b.n	8000cce <__udivmoddi4+0x222>
 8000d94:	eba1 0109 	sub.w	r1, r1, r9
 8000d98:	46c4      	mov	ip, r8
 8000d9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9e:	fb09 f804 	mul.w	r8, r9, r4
 8000da2:	e7c4      	b.n	8000d2e <__udivmoddi4+0x282>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif /* USART_PRESC_PRESCALER */
{
 8000da8:	b480      	push	{r7}
 8000daa:	b087      	sub	sp, #28
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
 8000db4:	603b      	str	r3, [r7, #0]
  {
    /* Can Not divide per 0 */
  }
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
#else
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000dbc:	d11a      	bne.n	8000df4 <LL_USART_SetBaudRate+0x4c>
#endif /* USART_PRESC_PRESCALER */
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	005a      	lsls	r2, r3, #1
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	085b      	lsrs	r3, r3, #1
 8000dc6:	441a      	add	r2, r3
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
    brrtemp = usartdiv & 0xFFF0U;
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	085b      	lsrs	r3, r3, #1
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	60da      	str	r2, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif /* USART_PRESC_PRESCALER */
  }
}
 8000df2:	e00a      	b.n	8000e0a <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	085a      	lsrs	r2, r3, #1
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	441a      	add	r2, r3
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	461a      	mov	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	60da      	str	r2, [r3, #12]
}
 8000e0a:	bf00      	nop
 8000e0c:	371c      	adds	r7, #28
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
	...

08000e18 <Temp_Sensor_Init>:
#include "main.h"


/*------INIZIALIZZAZIONE SENSORE DI TEMPERATURA------*/
void Temp_Sensor_Init(void)
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
	uint8_t data = 0xF0;
 8000e1e:	23f0      	movs	r3, #240	@ 0xf0
 8000e20:	71fb      	strb	r3, [r7, #7]

	LL_USART_SetBaudRate(huart4.Instance, HAL_RCC_GetPCLK1Freq(), UART_OVERSAMPLING_16, 9600);
 8000e22:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <Temp_Sensor_Init+0x6c>)
 8000e24:	681c      	ldr	r4, [r3, #0]
 8000e26:	f010 fcad 	bl	8011784 <HAL_RCC_GetPCLK1Freq>
 8000e2a:	4601      	mov	r1, r0
 8000e2c:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8000e30:	2200      	movs	r2, #0
 8000e32:	4620      	mov	r0, r4
 8000e34:	f7ff ffb8 	bl	8000da8 <LL_USART_SetBaudRate>
	HAL_UART_Transmit(TEMP_UART, &data, 1, 100);  // low for 500+us
 8000e38:	1df9      	adds	r1, r7, #7
 8000e3a:	2364      	movs	r3, #100	@ 0x64
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	4811      	ldr	r0, [pc, #68]	@ (8000e84 <Temp_Sensor_Init+0x6c>)
 8000e40:	f014 ff36 	bl	8015cb0 <HAL_UART_Transmit>

	if (HAL_UART_Receive(TEMP_UART, &data, 1, 1000) != HAL_OK) while(1);
 8000e44:	1df9      	adds	r1, r7, #7
 8000e46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	480d      	ldr	r0, [pc, #52]	@ (8000e84 <Temp_Sensor_Init+0x6c>)
 8000e4e:	f014 ffb8 	bl	8015dc2 <HAL_UART_Receive>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <Temp_Sensor_Init+0x44>
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <Temp_Sensor_Init+0x40>

	LL_USART_SetBaudRate(huart4.Instance, HAL_RCC_GetPCLK1Freq(), UART_OVERSAMPLING_16, 115200);
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <Temp_Sensor_Init+0x6c>)
 8000e5e:	681c      	ldr	r4, [r3, #0]
 8000e60:	f010 fc90 	bl	8011784 <HAL_RCC_GetPCLK1Freq>
 8000e64:	4601      	mov	r1, r0
 8000e66:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f7ff ff9b 	bl	8000da8 <LL_USART_SetBaudRate>

	if (data == 0xF0) while(1);
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2bf0      	cmp	r3, #240	@ 0xf0
 8000e76:	d101      	bne.n	8000e7c <Temp_Sensor_Init+0x64>
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Temp_Sensor_Init+0x60>
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd90      	pop	{r4, r7, pc}
 8000e84:	20000434 	.word	0x20000434

08000e88 <Temp_Sensor_Write>:

/*------SCRITTURA SU SENSORE DI TEMPERATURA------*/
void Temp_Sensor_Write(uint8_t data)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[8];

	for (int i=0; i<8; i++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	e017      	b.n	8000ec8 <Temp_Sensor_Write+0x40>
	{
		if ((data & (1<<i))!=0)  // if the bit is high
 8000e98:	79fa      	ldrb	r2, [r7, #7]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	fa42 f303 	asr.w	r3, r2, r3
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d006      	beq.n	8000eb6 <Temp_Sensor_Write+0x2e>
		{
			buffer[i] = 0xFF;  // write 1
 8000ea8:	f107 020c 	add.w	r2, r7, #12
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	4413      	add	r3, r2
 8000eb0:	22ff      	movs	r2, #255	@ 0xff
 8000eb2:	701a      	strb	r2, [r3, #0]
 8000eb4:	e005      	b.n	8000ec2 <Temp_Sensor_Write+0x3a>
		}
		else  // if the bit is low
		{
			buffer[i] = 0;  // write 0
 8000eb6:	f107 020c 	add.w	r2, r7, #12
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<8; i++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	2b07      	cmp	r3, #7
 8000ecc:	dde4      	ble.n	8000e98 <Temp_Sensor_Write+0x10>
		}
	}

	HAL_UART_Transmit(TEMP_UART, buffer, 8, 100);
 8000ece:	f107 010c 	add.w	r1, r7, #12
 8000ed2:	2364      	movs	r3, #100	@ 0x64
 8000ed4:	2208      	movs	r2, #8
 8000ed6:	4803      	ldr	r0, [pc, #12]	@ (8000ee4 <Temp_Sensor_Write+0x5c>)
 8000ed8:	f014 feea 	bl	8015cb0 <HAL_UART_Transmit>
}
 8000edc:	bf00      	nop
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000434 	.word	0x20000434

08000ee8 <Temp_Sensor_ReadByte>:

/*------LETTURA BYTE DA SENSORE DI TEMPERATURA------*/
uint8_t Temp_Sensor_ReadByte(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
	uint8_t RxByte = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	71bb      	strb	r3, [r7, #6]
 8000ef6:	e00e      	b.n	8000f16 <Temp_Sensor_ReadByte+0x2e>
	{
		RxByte >>= 1;
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	085b      	lsrs	r3, r3, #1
 8000efc:	71fb      	strb	r3, [r7, #7]
		if (Temp_Sensor_ReadBit())
 8000efe:	f000 f813 	bl	8000f28 <Temp_Sensor_ReadBit>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d003      	beq.n	8000f10 <Temp_Sensor_ReadByte+0x28>
		{
			RxByte |= 0x80;
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f0e:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	3301      	adds	r3, #1
 8000f14:	71bb      	strb	r3, [r7, #6]
 8000f16:	79bb      	ldrb	r3, [r7, #6]
 8000f18:	2b07      	cmp	r3, #7
 8000f1a:	d9ed      	bls.n	8000ef8 <Temp_Sensor_ReadByte+0x10>
		}
	}
	return RxByte;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <Temp_Sensor_ReadBit>:

/*------LETTURA BIT DA SENSORE DI TEMPERATURA------*/
uint8_t Temp_Sensor_ReadBit(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
    uint8_t ReadBitCMD = 0xFF;
 8000f2e:	23ff      	movs	r3, #255	@ 0xff
 8000f30:	71fb      	strb	r3, [r7, #7]
    uint8_t RxBit;

    // Send Read Bit CMD
    HAL_UART_Transmit(TEMP_UART, &ReadBitCMD, 1, 100);
 8000f32:	1df9      	adds	r1, r7, #7
 8000f34:	2364      	movs	r3, #100	@ 0x64
 8000f36:	2201      	movs	r2, #1
 8000f38:	4808      	ldr	r0, [pc, #32]	@ (8000f5c <Temp_Sensor_ReadBit+0x34>)
 8000f3a:	f014 feb9 	bl	8015cb0 <HAL_UART_Transmit>
    // Receive The Bit
    HAL_UART_Receive(TEMP_UART, &RxBit, 1, 1000);
 8000f3e:	1db9      	adds	r1, r7, #6
 8000f40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f44:	2201      	movs	r2, #1
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <Temp_Sensor_ReadBit+0x34>)
 8000f48:	f014 ff3b 	bl	8015dc2 <HAL_UART_Receive>

    return (RxBit & 0x01);
 8000f4c:	79bb      	ldrb	r3, [r7, #6]
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	b2db      	uxtb	r3, r3
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000434 	.word	0x20000434

08000f60 <Temp_Start_Conversion>:

/*-----INIZIO CONVERSIONE-----*/
void Temp_Start_Conversion(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	Temp_Sensor_Init();
 8000f64:	f7ff ff58 	bl	8000e18 <Temp_Sensor_Init>
	Temp_Sensor_Write(0xCC);  // skip ROM
 8000f68:	20cc      	movs	r0, #204	@ 0xcc
 8000f6a:	f7ff ff8d 	bl	8000e88 <Temp_Sensor_Write>
	Temp_Sensor_Write(0x44);  // convert T
 8000f6e:	2044      	movs	r0, #68	@ 0x44
 8000f70:	f7ff ff8a 	bl	8000e88 <Temp_Sensor_Write>
}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <Temperature_Init>:

/*------INIZIALIZZAZIONE E LETTURA TEMPERATURA------*/
uint16_t Temperature_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
	Temp_Start_Conversion();
 8000f7c:	f7ff fff0 	bl	8000f60 <Temp_Start_Conversion>
	HAL_Delay(2000);
 8000f80:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f84:	f00b f982 	bl	800c28c <HAL_Delay>
	return Read_Temperature();
 8000f88:	f000 f803 	bl	8000f92 <Read_Temperature>
 8000f8c:	4603      	mov	r3, r0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <Read_Temperature>:



/*------LETTURA TEMPERATURA------*/
uint16_t Read_Temperature(void)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
	uint8_t Temp_LSB = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	71fb      	strb	r3, [r7, #7]
	uint8_t Temp_MSB = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	71bb      	strb	r3, [r7, #6]
	uint16_t Temp = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	80bb      	strh	r3, [r7, #4]

	Temp_Sensor_Init();
 8000fa4:	f7ff ff38 	bl	8000e18 <Temp_Sensor_Init>
	Temp_Sensor_Write(0xCC);  // skip ROM
 8000fa8:	20cc      	movs	r0, #204	@ 0xcc
 8000faa:	f7ff ff6d 	bl	8000e88 <Temp_Sensor_Write>
	Temp_Sensor_Write(0xBE);         // read Scratch-pad
 8000fae:	20be      	movs	r0, #190	@ 0xbe
 8000fb0:	f7ff ff6a 	bl	8000e88 <Temp_Sensor_Write>
	Temp_LSB = Temp_Sensor_ReadByte();
 8000fb4:	f7ff ff98 	bl	8000ee8 <Temp_Sensor_ReadByte>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	71fb      	strb	r3, [r7, #7]
	Temp_MSB = Temp_Sensor_ReadByte();
 8000fbc:	f7ff ff94 	bl	8000ee8 <Temp_Sensor_ReadByte>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	71bb      	strb	r3, [r7, #6]
	Temp = ((Temp_MSB << 8)) | Temp_LSB;
 8000fc4:	79bb      	ldrb	r3, [r7, #6]
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	80bb      	strh	r3, [r7, #4]
	if (Temp != 0x0550 && Temp != 0x0000 && Temp != 0xFFFF)
 8000fd6:	88bb      	ldrh	r3, [r7, #4]
 8000fd8:	f5b3 6faa 	cmp.w	r3, #1360	@ 0x550
 8000fdc:	d00b      	beq.n	8000ff6 <Read_Temperature+0x64>
 8000fde:	88bb      	ldrh	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d008      	beq.n	8000ff6 <Read_Temperature+0x64>
 8000fe4:	88bb      	ldrh	r3, [r7, #4]
 8000fe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d003      	beq.n	8000ff6 <Read_Temperature+0x64>
	{
		Temp_Start_Conversion();
 8000fee:	f7ff ffb7 	bl	8000f60 <Temp_Start_Conversion>
		return Temp;
 8000ff2:	88bb      	ldrh	r3, [r7, #4]
 8000ff4:	e000      	b.n	8000ff8 <Read_Temperature+0x66>
	}

	return 0;
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <INA3221_Init>:
#include "INA3221_reg.h"
#include "peripherals.h"
#include "global_variables.h"

void INA3221_Init()
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
	uint16_t rcheck = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	80fb      	strh	r3, [r7, #6]

	INA3221_write_reg(INA3221_REG_CONFIG, 0x8000);   //RESET
 800100a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800100e:	2000      	movs	r0, #0
 8001010:	f000 f880 	bl	8001114 <INA3221_write_reg>

	HAL_Delay(100);
 8001014:	2064      	movs	r0, #100	@ 0x64
 8001016:	f00b f939 	bl	800c28c <HAL_Delay>

	INA3221_read_reg(INA3221_REG_MID, &rcheck);
 800101a:	1dbb      	adds	r3, r7, #6
 800101c:	4619      	mov	r1, r3
 800101e:	20fe      	movs	r0, #254	@ 0xfe
 8001020:	f000 f842 	bl	80010a8 <INA3221_read_reg>

	if(rcheck != INA3221_DEFAULT_MID)
 8001024:	88fb      	ldrh	r3, [r7, #6]
 8001026:	f245 4249 	movw	r2, #21577	@ 0x5449
 800102a:	4293      	cmp	r3, r2
 800102c:	d001      	beq.n	8001032 <INA3221_Init+0x32>
		while(1);
 800102e:	bf00      	nop
 8001030:	e7fd      	b.n	800102e <INA3221_Init+0x2e>

	INA3221_write_reg(INA3221_REG_CONFIG, 0x7D27);   //CH1 CH2 CH3 Enabled, 512 AVG, 1.1ms conv time, continous mode
 8001032:	f647 5127 	movw	r1, #32039	@ 0x7d27
 8001036:	2000      	movs	r0, #0
 8001038:	f000 f86c 	bl	8001114 <INA3221_write_reg>
	INA3221_Read_Measure(&Supply);
 800103c:	4803      	ldr	r0, [pc, #12]	@ (800104c <INA3221_Init+0x4c>)
 800103e:	f000 f807 	bl	8001050 <INA3221_Read_Measure>
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200038fc 	.word	0x200038fc

08001050 <INA3221_Read_Measure>:

void INA3221_Read_Measure(supply_bus_t *measure)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	INA3221_read_reg(INA3221_REG_BUSVOLTAGE_1, (uint16_t *)&(measure->v1));
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4619      	mov	r1, r3
 800105c:	2002      	movs	r0, #2
 800105e:	f000 f823 	bl	80010a8 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_BUSVOLTAGE_2, (uint16_t *)&(measure->v2));
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	3302      	adds	r3, #2
 8001066:	4619      	mov	r1, r3
 8001068:	2004      	movs	r0, #4
 800106a:	f000 f81d 	bl	80010a8 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_BUSVOLTAGE_3, (uint16_t *)&(measure->v3));
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3304      	adds	r3, #4
 8001072:	4619      	mov	r1, r3
 8001074:	2006      	movs	r0, #6
 8001076:	f000 f817 	bl	80010a8 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_SHUNTVOLTAGE_1, (uint16_t *)&(measure->i1));
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3306      	adds	r3, #6
 800107e:	4619      	mov	r1, r3
 8001080:	2001      	movs	r0, #1
 8001082:	f000 f811 	bl	80010a8 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_SHUNTVOLTAGE_2, (uint16_t *)&(measure->i2));
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3308      	adds	r3, #8
 800108a:	4619      	mov	r1, r3
 800108c:	2003      	movs	r0, #3
 800108e:	f000 f80b 	bl	80010a8 <INA3221_read_reg>
	INA3221_read_reg(INA3221_REG_SHUNTVOLTAGE_3, (uint16_t *)&(measure->i3));
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	330a      	adds	r3, #10
 8001096:	4619      	mov	r1, r3
 8001098:	2005      	movs	r0, #5
 800109a:	f000 f805 	bl	80010a8 <INA3221_read_reg>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <INA3221_read_reg>:


int INA3221_read_reg(uint8_t reg, uint16_t *rdata)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	4603      	mov	r3, r0
 80010b0:	6039      	str	r1, [r7, #0]
 80010b2:	71fb      	strb	r3, [r7, #7]
	int result = -1;
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	60fb      	str	r3, [r7, #12]
	uint8_t data[2] = {0};
 80010ba:	2300      	movs	r3, #0
 80010bc:	813b      	strh	r3, [r7, #8]

	if(HAL_I2C_Master_Transmit(I2C, INA3221_ADDR_0 << 1, &reg, 1, 100) == HAL_OK)
 80010be:	1dfa      	adds	r2, r7, #7
 80010c0:	2364      	movs	r3, #100	@ 0x64
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	2180      	movs	r1, #128	@ 0x80
 80010c8:	4811      	ldr	r0, [pc, #68]	@ (8001110 <INA3221_read_reg+0x68>)
 80010ca:	f00e fbd5 	bl	800f878 <HAL_I2C_Master_Transmit>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d118      	bne.n	8001106 <INA3221_read_reg+0x5e>
	{

		if(HAL_I2C_Master_Receive(I2C,  INA3221_ADDR_0 << 1, data, 2, 100) == HAL_OK)
 80010d4:	f107 0208 	add.w	r2, r7, #8
 80010d8:	2364      	movs	r3, #100	@ 0x64
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2302      	movs	r3, #2
 80010de:	2180      	movs	r1, #128	@ 0x80
 80010e0:	480b      	ldr	r0, [pc, #44]	@ (8001110 <INA3221_read_reg+0x68>)
 80010e2:	f00e fce1 	bl	800faa8 <HAL_I2C_Master_Receive>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10c      	bne.n	8001106 <INA3221_read_reg+0x5e>
		{
			result = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
			*rdata = (data[0] << 8) | data[1];
 80010f0:	7a3b      	ldrb	r3, [r7, #8]
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	7a7b      	ldrb	r3, [r7, #9]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	4313      	orrs	r3, r2
 80010fe:	b21b      	sxth	r3, r3
 8001100:	b29a      	uxth	r2, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	801a      	strh	r2, [r3, #0]
		}
	}

	return result;
 8001106:	68fb      	ldr	r3, [r7, #12]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000180 	.word	0x20000180

08001114 <INA3221_write_reg>:


int INA3221_write_reg(uint8_t reg, uint16_t wdata)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af02      	add	r7, sp, #8
 800111a:	4603      	mov	r3, r0
 800111c:	460a      	mov	r2, r1
 800111e:	71fb      	strb	r3, [r7, #7]
 8001120:	4613      	mov	r3, r2
 8001122:	80bb      	strh	r3, [r7, #4]
    int result = -1;
 8001124:	f04f 33ff 	mov.w	r3, #4294967295
 8001128:	60fb      	str	r3, [r7, #12]
    uint8_t data[3];
    
    data[0] = reg;                    
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	723b      	strb	r3, [r7, #8]
    data[1] = (wdata >> 8);          
 800112e:	88bb      	ldrh	r3, [r7, #4]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	b29b      	uxth	r3, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	727b      	strb	r3, [r7, #9]
    data[2] = (wdata & 0xFF);        
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	72bb      	strb	r3, [r7, #10]

    if(HAL_I2C_Master_Transmit(I2C, INA3221_ADDR_0 << 1, data, 3, 100) == HAL_OK)
 800113e:	f107 0208 	add.w	r2, r7, #8
 8001142:	2364      	movs	r3, #100	@ 0x64
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2303      	movs	r3, #3
 8001148:	2180      	movs	r1, #128	@ 0x80
 800114a:	4806      	ldr	r0, [pc, #24]	@ (8001164 <INA3221_write_reg+0x50>)
 800114c:	f00e fb94 	bl	800f878 <HAL_I2C_Master_Transmit>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d101      	bne.n	800115a <INA3221_write_reg+0x46>
    {
        result = 0;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
    }
    
    return result;
 800115a:	68fb      	ldr	r3, [r7, #12]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000180 	.word	0x20000180

08001168 <RTC_Init>:
#include "RTC.h"


/*-----INIZiALIZZAZIONE ORA RTC-----*/
void RTC_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
	for (int retry = 0; retry < 3; retry++)
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	e00b      	b.n	800118c <RTC_Init+0x24>
	{
		if (Get_DateTime_From_Network())
 8001174:	f000 f814 	bl	80011a0 <Get_DateTime_From_Network>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10c      	bne.n	8001198 <RTC_Init+0x30>
		{
			return;
		}
		HAL_Delay(1000);
 800117e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001182:	f00b f883 	bl	800c28c <HAL_Delay>
	for (int retry = 0; retry < 3; retry++)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	3301      	adds	r3, #1
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b02      	cmp	r3, #2
 8001190:	ddf0      	ble.n	8001174 <RTC_Init+0xc>
	}
	Set_Default_DateTime();
 8001192:	f000 f95f 	bl	8001454 <Set_Default_DateTime>
 8001196:	e000      	b.n	800119a <RTC_Init+0x32>
			return;
 8001198:	bf00      	nop
}
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <Get_DateTime_From_Network>:

/*-----SINCRONIZZAZIONE RTC DA RETE-----*/
int Get_DateTime_From_Network(void)
{
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b0a4      	sub	sp, #144	@ 0x90
 80011a4:	af00      	add	r7, sp, #0
	char response[100] = {0};
 80011a6:	f107 0318 	add.w	r3, r7, #24
 80011aa:	2264      	movs	r2, #100	@ 0x64
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f016 fc76 	bl	8017aa0 <memset>
	RTC_DateTypeDef sDate = {0};
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
	RTC_TimeTypeDef sTime = {0};
 80011b8:	463b      	mov	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]

	SIM_Send_Command("AT+CCLK?\r");
 80011c6:	489f      	ldr	r0, [pc, #636]	@ (8001444 <Get_DateTime_From_Network+0x2a4>)
 80011c8:	f001 f820 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 80011cc:	f107 0318 	add.w	r3, r7, #24
 80011d0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 f873 	bl	80022c0 <SIM_Receive_Response>

    char* cclk_pos = strstr(response, "+CCLK: \"");
 80011da:	f107 0318 	add.w	r3, r7, #24
 80011de:	499a      	ldr	r1, [pc, #616]	@ (8001448 <Get_DateTime_From_Network+0x2a8>)
 80011e0:	4618      	mov	r0, r3
 80011e2:	f016 fc97 	bl	8017b14 <strstr>
 80011e6:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
    if (cclk_pos == NULL)
 80011ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <Get_DateTime_From_Network+0x56>
	{
        return 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	e121      	b.n	800143a <Get_DateTime_From_Network+0x29a>
    }

    char* time_start = cclk_pos + 8;
 80011f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80011fa:	3308      	adds	r3, #8
 80011fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

    if (strlen(time_start) < 20)
 8001200:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001204:	f7fe ffee 	bl	80001e4 <strlen>
 8001208:	4603      	mov	r3, r0
 800120a:	2b13      	cmp	r3, #19
 800120c:	d801      	bhi.n	8001212 <Get_DateTime_From_Network+0x72>
	{
		return 0;
 800120e:	2300      	movs	r3, #0
 8001210:	e113      	b.n	800143a <Get_DateTime_From_Network+0x29a>
	}

	sDate.Year = (time_start[0] - '0') * 10 + (time_start[1] - '0');
 8001212:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3b30      	subs	r3, #48	@ 0x30
 800121a:	b2db      	uxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	4413      	add	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800122a:	3301      	adds	r3, #1
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	b2db      	uxtb	r3, r3
 8001232:	3b30      	subs	r3, #48	@ 0x30
 8001234:	b2db      	uxtb	r3, r3
 8001236:	75fb      	strb	r3, [r7, #23]
	sDate.Month = (time_start[3] - '0') * 10 + (time_start[4] - '0');
 8001238:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800123c:	3303      	adds	r3, #3
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	3b30      	subs	r3, #48	@ 0x30
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	0092      	lsls	r2, r2, #2
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	b2da      	uxtb	r2, r3
 800124e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001252:	3304      	adds	r3, #4
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4413      	add	r3, r2
 8001258:	b2db      	uxtb	r3, r3
 800125a:	3b30      	subs	r3, #48	@ 0x30
 800125c:	b2db      	uxtb	r3, r3
 800125e:	757b      	strb	r3, [r7, #21]
	sDate.Date = (time_start[6] - '0') * 10 + (time_start[7] - '0');
 8001260:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001264:	3306      	adds	r3, #6
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	3b30      	subs	r3, #48	@ 0x30
 800126a:	b2db      	uxtb	r3, r3
 800126c:	461a      	mov	r2, r3
 800126e:	0092      	lsls	r2, r2, #2
 8001270:	4413      	add	r3, r2
 8001272:	005b      	lsls	r3, r3, #1
 8001274:	b2da      	uxtb	r2, r3
 8001276:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800127a:	3307      	adds	r3, #7
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	4413      	add	r3, r2
 8001280:	b2db      	uxtb	r3, r3
 8001282:	3b30      	subs	r3, #48	@ 0x30
 8001284:	b2db      	uxtb	r3, r3
 8001286:	75bb      	strb	r3, [r7, #22]

	sTime.Hours = (time_start[9] - '0') * 10 + (time_start[10] - '0');
 8001288:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800128c:	3309      	adds	r3, #9
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	3b30      	subs	r3, #48	@ 0x30
 8001292:	b2db      	uxtb	r3, r3
 8001294:	461a      	mov	r2, r3
 8001296:	0092      	lsls	r2, r2, #2
 8001298:	4413      	add	r3, r2
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	b2da      	uxtb	r2, r3
 800129e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012a2:	330a      	adds	r3, #10
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	3b30      	subs	r3, #48	@ 0x30
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	703b      	strb	r3, [r7, #0]
	sTime.Minutes = (time_start[12] - '0') * 10 + (time_start[13] - '0');
 80012b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012b4:	330c      	adds	r3, #12
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	3b30      	subs	r3, #48	@ 0x30
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	461a      	mov	r2, r3
 80012be:	0092      	lsls	r2, r2, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012ca:	330d      	adds	r3, #13
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	3b30      	subs	r3, #48	@ 0x30
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	707b      	strb	r3, [r7, #1]
	sTime.Seconds = (time_start[15] - '0') * 10 + (time_start[16] - '0');
 80012d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012dc:	330f      	adds	r3, #15
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	3b30      	subs	r3, #48	@ 0x30
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	0092      	lsls	r2, r2, #2
 80012e8:	4413      	add	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80012f2:	3310      	adds	r3, #16
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	4413      	add	r3, r2
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	3b30      	subs	r3, #48	@ 0x30
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	70bb      	strb	r3, [r7, #2]

    int8_t timezone_quarters = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (time_start[17] == '+' || time_start[17] == '-')
 8001306:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800130a:	3311      	adds	r3, #17
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b2b      	cmp	r3, #43	@ 0x2b
 8001310:	d005      	beq.n	800131e <Get_DateTime_From_Network+0x17e>
 8001312:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001316:	3311      	adds	r3, #17
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b2d      	cmp	r3, #45	@ 0x2d
 800131c:	d124      	bne.n	8001368 <Get_DateTime_From_Network+0x1c8>
    {
        int8_t sign = (time_start[17] == '+') ? 1 : -1;
 800131e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001322:	3311      	adds	r3, #17
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b2b      	cmp	r3, #43	@ 0x2b
 8001328:	d101      	bne.n	800132e <Get_DateTime_From_Network+0x18e>
 800132a:	2301      	movs	r3, #1
 800132c:	e001      	b.n	8001332 <Get_DateTime_From_Network+0x192>
 800132e:	f04f 33ff 	mov.w	r3, #4294967295
 8001332:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
        timezone_quarters = sign * ((time_start[18] - '0') * 10 + (time_start[19] - '0'));
 8001336:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800133a:	3312      	adds	r3, #18
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8001342:	4613      	mov	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4413      	add	r3, r2
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	461a      	mov	r2, r3
 800134c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001350:	3313      	adds	r3, #19
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	3b30      	subs	r3, #48	@ 0x30
 8001356:	4413      	add	r3, r2
 8001358:	b2da      	uxtb	r2, r3
 800135a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800135e:	fb12 f303 	smulbb	r3, r2, r3
 8001362:	b2db      	uxtb	r3, r3
 8001364:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    }
    int8_t italy_timezone_quarters = Calculate_Italy_Timezone(sDate.Year + 2000, sDate.Month, sDate.Date);
 8001368:	7dfb      	ldrb	r3, [r7, #23]
 800136a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800136e:	b29b      	uxth	r3, r3
 8001370:	7d79      	ldrb	r1, [r7, #21]
 8001372:	7dba      	ldrb	r2, [r7, #22]
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f911 	bl	800159c <Calculate_Italy_Timezone>
 800137a:	4603      	mov	r3, r0
 800137c:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
    int8_t timezone_diff = italy_timezone_quarters - timezone_quarters;
 8001380:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 8001384:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
    int16_t correction_minutes = timezone_diff * 15;
 8001390:	f997 3081 	ldrsb.w	r3, [r7, #129]	@ 0x81
 8001394:	b29b      	uxth	r3, r3
 8001396:	461a      	mov	r2, r3
 8001398:	0112      	lsls	r2, r2, #4
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	b29b      	uxth	r3, r3
 800139e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
    Apply_Timezone_Correction(&sDate, &sTime, correction_minutes);
 80013a2:	f9b7 207e 	ldrsh.w	r2, [r7, #126]	@ 0x7e
 80013a6:	4639      	mov	r1, r7
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 f957 	bl	8001660 <Apply_Timezone_Correction>

	if (sDate.Month < 1 || sDate.Month > 12 ||
 80013b2:	7d7b      	ldrb	r3, [r7, #21]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d011      	beq.n	80013dc <Get_DateTime_From_Network+0x23c>
 80013b8:	7d7b      	ldrb	r3, [r7, #21]
 80013ba:	2b0c      	cmp	r3, #12
 80013bc:	d80e      	bhi.n	80013dc <Get_DateTime_From_Network+0x23c>
        sDate.Date < 1 || sDate.Date > 31 ||
 80013be:	7dbb      	ldrb	r3, [r7, #22]
	if (sDate.Month < 1 || sDate.Month > 12 ||
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00b      	beq.n	80013dc <Get_DateTime_From_Network+0x23c>
        sDate.Date < 1 || sDate.Date > 31 ||
 80013c4:	7dbb      	ldrb	r3, [r7, #22]
 80013c6:	2b1f      	cmp	r3, #31
 80013c8:	d808      	bhi.n	80013dc <Get_DateTime_From_Network+0x23c>
        sTime.Hours > 23 || sTime.Minutes > 59 || sTime.Seconds > 59) {
 80013ca:	783b      	ldrb	r3, [r7, #0]
        sDate.Date < 1 || sDate.Date > 31 ||
 80013cc:	2b17      	cmp	r3, #23
 80013ce:	d805      	bhi.n	80013dc <Get_DateTime_From_Network+0x23c>
        sTime.Hours > 23 || sTime.Minutes > 59 || sTime.Seconds > 59) {
 80013d0:	787b      	ldrb	r3, [r7, #1]
 80013d2:	2b3b      	cmp	r3, #59	@ 0x3b
 80013d4:	d802      	bhi.n	80013dc <Get_DateTime_From_Network+0x23c>
 80013d6:	78bb      	ldrb	r3, [r7, #2]
 80013d8:	2b3b      	cmp	r3, #59	@ 0x3b
 80013da:	d901      	bls.n	80013e0 <Get_DateTime_From_Network+0x240>
        return 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	e02c      	b.n	800143a <Get_DateTime_From_Network+0x29a>
    }

	sDate.WeekDay = Calculate_Weekday(sDate.Year + 2000, sDate.Month, sDate.Date);
 80013e0:	7dfb      	ldrb	r3, [r7, #23]
 80013e2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	7d79      	ldrb	r1, [r7, #21]
 80013ea:	7dba      	ldrb	r2, [r7, #22]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 f875 	bl	80014dc <Calculate_Weekday>
 80013f2:	4603      	mov	r3, r0
 80013f4:	753b      	strb	r3, [r7, #20]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80013f6:	2300      	movs	r3, #0
 80013f8:	60fb      	str	r3, [r7, #12]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]

	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	2200      	movs	r2, #0
 8001404:	4619      	mov	r1, r3
 8001406:	4811      	ldr	r0, [pc, #68]	@ (800144c <Get_DateTime_From_Network+0x2ac>)
 8001408:	f011 f885 	bl	8012516 <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800140c:	463b      	mov	r3, r7
 800140e:	2200      	movs	r2, #0
 8001410:	4619      	mov	r1, r3
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <Get_DateTime_From_Network+0x2ac>)
 8001414:	f010 ff86 	bl	8012324 <HAL_RTC_SetTime>

    sys.onDate = sDate;
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <Get_DateTime_From_Network+0x2b0>)
 800141a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800141e:	461a      	mov	r2, r3
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	6413      	str	r3, [r2, #64]	@ 0x40
    sys.onTime = sTime;
 8001424:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <Get_DateTime_From_Network+0x2b0>)
 8001426:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800142a:	f103 0444 	add.w	r4, r3, #68	@ 0x44
 800142e:	463d      	mov	r5, r7
 8001430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001434:	682b      	ldr	r3, [r5, #0]
 8001436:	6023      	str	r3, [r4, #0]
    
	return 1;
 8001438:	2301      	movs	r3, #1
}
 800143a:	4618      	mov	r0, r3
 800143c:	3790      	adds	r7, #144	@ 0x90
 800143e:	46bd      	mov	sp, r7
 8001440:	bdb0      	pop	{r4, r5, r7, pc}
 8001442:	bf00      	nop
 8001444:	08018c58 	.word	0x08018c58
 8001448:	08018c64 	.word	0x08018c64
 800144c:	20000218 	.word	0x20000218
 8001450:	200005d8 	.word	0x200005d8

08001454 <Set_Default_DateTime>:

/*-----DATA E ORA DI DEFAULT 1/1/2020 00:00:00-----*/
void Set_Default_DateTime(void)
{
 8001454:	b5b0      	push	{r4, r5, r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
    RTC_DateTypeDef sDate = {0};
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
    RTC_TimeTypeDef sTime = {0};
 800145e:	463b      	mov	r3, r7
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]

    // Default: 01/01/2020 00:00:00
    sDate.Year = 20;  // 2020
 800146c:	2314      	movs	r3, #20
 800146e:	75fb      	strb	r3, [r7, #23]
    sDate.Month = RTC_MONTH_JANUARY;
 8001470:	2301      	movs	r3, #1
 8001472:	757b      	strb	r3, [r7, #21]
    sDate.Date = 1;
 8001474:	2301      	movs	r3, #1
 8001476:	75bb      	strb	r3, [r7, #22]
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY; // 1 Jan 2020 era mercoled
 8001478:	2303      	movs	r3, #3
 800147a:	753b      	strb	r3, [r7, #20]

    sTime.Hours = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	703b      	strb	r3, [r7, #0]
    sTime.Minutes = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	707b      	strb	r3, [r7, #1]
    sTime.Seconds = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	70bb      	strb	r3, [r7, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001488:	2300      	movs	r3, #0
 800148a:	60fb      	str	r3, [r7, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800148c:	2300      	movs	r3, #0
 800148e:	613b      	str	r3, [r7, #16]

    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	2200      	movs	r2, #0
 8001496:	4619      	mov	r1, r3
 8001498:	480e      	ldr	r0, [pc, #56]	@ (80014d4 <Set_Default_DateTime+0x80>)
 800149a:	f011 f83c 	bl	8012516 <HAL_RTC_SetDate>
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800149e:	463b      	mov	r3, r7
 80014a0:	2200      	movs	r2, #0
 80014a2:	4619      	mov	r1, r3
 80014a4:	480b      	ldr	r0, [pc, #44]	@ (80014d4 <Set_Default_DateTime+0x80>)
 80014a6:	f010 ff3d 	bl	8012324 <HAL_RTC_SetTime>

    sys.onDate = sDate;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <Set_Default_DateTime+0x84>)
 80014ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014b0:	461a      	mov	r2, r3
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	6413      	str	r3, [r2, #64]	@ 0x40
    sys.onTime = sTime;
 80014b6:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <Set_Default_DateTime+0x84>)
 80014b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014bc:	f103 0444 	add.w	r4, r3, #68	@ 0x44
 80014c0:	463d      	mov	r5, r7
 80014c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c6:	682b      	ldr	r3, [r5, #0]
 80014c8:	6023      	str	r3, [r4, #0]
}
 80014ca:	bf00      	nop
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bdb0      	pop	{r4, r5, r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000218 	.word	0x20000218
 80014d8:	200005d8 	.word	0x200005d8

080014dc <Calculate_Weekday>:

/*-----CALCOLO GIORNO SETTIMANA-----*/
uint8_t Calculate_Weekday(uint16_t year, uint8_t month, uint8_t day)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	80fb      	strh	r3, [r7, #6]
 80014e6:	460b      	mov	r3, r1
 80014e8:	717b      	strb	r3, [r7, #5]
 80014ea:	4613      	mov	r3, r2
 80014ec:	713b      	strb	r3, [r7, #4]
    // Algoritmo di Zeller per calcolo giorno settimana
    if (month < 3) {
 80014ee:	797b      	ldrb	r3, [r7, #5]
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d805      	bhi.n	8001500 <Calculate_Weekday+0x24>
        month += 12;
 80014f4:	797b      	ldrb	r3, [r7, #5]
 80014f6:	330c      	adds	r3, #12
 80014f8:	717b      	strb	r3, [r7, #5]
        year--;
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	80fb      	strh	r3, [r7, #6]
    }
    uint8_t zeller_day = (day + ((13 * (month + 1)) / 5) + year + (year / 4) - (year / 100) + (year / 400)) % 7;
 8001500:	7939      	ldrb	r1, [r7, #4]
 8001502:	797b      	ldrb	r3, [r7, #5]
 8001504:	1c5a      	adds	r2, r3, #1
 8001506:	4613      	mov	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4413      	add	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	4a1e      	ldr	r2, [pc, #120]	@ (800158c <Calculate_Weekday+0xb0>)
 8001512:	fb82 0203 	smull	r0, r2, r2, r3
 8001516:	1052      	asrs	r2, r2, #1
 8001518:	17db      	asrs	r3, r3, #31
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	18ca      	adds	r2, r1, r3
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4413      	add	r3, r2
 8001522:	88fa      	ldrh	r2, [r7, #6]
 8001524:	0892      	lsrs	r2, r2, #2
 8001526:	b292      	uxth	r2, r2
 8001528:	4413      	add	r3, r2
 800152a:	88fa      	ldrh	r2, [r7, #6]
 800152c:	4918      	ldr	r1, [pc, #96]	@ (8001590 <Calculate_Weekday+0xb4>)
 800152e:	fba1 1202 	umull	r1, r2, r1, r2
 8001532:	0952      	lsrs	r2, r2, #5
 8001534:	b292      	uxth	r2, r2
 8001536:	1a9b      	subs	r3, r3, r2
 8001538:	88fa      	ldrh	r2, [r7, #6]
 800153a:	4915      	ldr	r1, [pc, #84]	@ (8001590 <Calculate_Weekday+0xb4>)
 800153c:	fba1 1202 	umull	r1, r2, r1, r2
 8001540:	09d2      	lsrs	r2, r2, #7
 8001542:	b292      	uxth	r2, r2
 8001544:	441a      	add	r2, r3
 8001546:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <Calculate_Weekday+0xb8>)
 8001548:	fb83 1302 	smull	r1, r3, r3, r2
 800154c:	4413      	add	r3, r2
 800154e:	1099      	asrs	r1, r3, #2
 8001550:	17d3      	asrs	r3, r2, #31
 8001552:	1ac9      	subs	r1, r1, r3
 8001554:	460b      	mov	r3, r1
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	1a5b      	subs	r3, r3, r1
 800155a:	1ad1      	subs	r1, r2, r3
 800155c:	460b      	mov	r3, r1
 800155e:	73fb      	strb	r3, [r7, #15]

    uint8_t hal_weekday_map[] = {RTC_WEEKDAY_SATURDAY, RTC_WEEKDAY_SUNDAY, RTC_WEEKDAY_MONDAY,
 8001560:	4a0d      	ldr	r2, [pc, #52]	@ (8001598 <Calculate_Weekday+0xbc>)
 8001562:	f107 0308 	add.w	r3, r7, #8
 8001566:	e892 0003 	ldmia.w	r2, {r0, r1}
 800156a:	6018      	str	r0, [r3, #0]
 800156c:	3304      	adds	r3, #4
 800156e:	8019      	strh	r1, [r3, #0]
 8001570:	3302      	adds	r3, #2
 8001572:	0c0a      	lsrs	r2, r1, #16
 8001574:	701a      	strb	r2, [r3, #0]
                                 RTC_WEEKDAY_TUESDAY, RTC_WEEKDAY_WEDNESDAY, RTC_WEEKDAY_THURSDAY, RTC_WEEKDAY_FRIDAY};

    return hal_weekday_map[zeller_day];
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	3310      	adds	r3, #16
 800157a:	443b      	add	r3, r7
 800157c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	66666667 	.word	0x66666667
 8001590:	51eb851f 	.word	0x51eb851f
 8001594:	92492493 	.word	0x92492493
 8001598:	08018c70 	.word	0x08018c70

0800159c <Calculate_Italy_Timezone>:

/*-----CALCOLA FUSO ORARIO ITALIA (CET/CEST)-----*/
int8_t Calculate_Italy_Timezone(uint16_t year, uint8_t month, uint8_t day)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	80fb      	strh	r3, [r7, #6]
 80015a6:	460b      	mov	r3, r1
 80015a8:	717b      	strb	r3, [r7, #5]
 80015aa:	4613      	mov	r3, r2
 80015ac:	713b      	strb	r3, [r7, #4]
    // CET: GMT+1 (4 quarti d'ora)
    // CEST: GMT+2 (8 quarti d'ora) - ultima domenica marzo  ultima domenica ottobre
    
    if (month < 3 || month > 10)
 80015ae:	797b      	ldrb	r3, [r7, #5]
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d902      	bls.n	80015ba <Calculate_Italy_Timezone+0x1e>
 80015b4:	797b      	ldrb	r3, [r7, #5]
 80015b6:	2b0a      	cmp	r3, #10
 80015b8:	d901      	bls.n	80015be <Calculate_Italy_Timezone+0x22>
    {
        return 4;  // CET (inverno)
 80015ba:	2304      	movs	r3, #4
 80015bc:	e027      	b.n	800160e <Calculate_Italy_Timezone+0x72>
    }
    else if (month > 3 && month < 10)
 80015be:	797b      	ldrb	r3, [r7, #5]
 80015c0:	2b03      	cmp	r3, #3
 80015c2:	d904      	bls.n	80015ce <Calculate_Italy_Timezone+0x32>
 80015c4:	797b      	ldrb	r3, [r7, #5]
 80015c6:	2b09      	cmp	r3, #9
 80015c8:	d801      	bhi.n	80015ce <Calculate_Italy_Timezone+0x32>
    {
        return 8;  // CEST (estate)
 80015ca:	2308      	movs	r3, #8
 80015cc:	e01f      	b.n	800160e <Calculate_Italy_Timezone+0x72>
    }
    else
    {
        // Marzo o Ottobre - calcola ultima domenica
        if (month == 3)
 80015ce:	797b      	ldrb	r3, [r7, #5]
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d10e      	bne.n	80015f2 <Calculate_Italy_Timezone+0x56>
        {
            uint8_t last_sunday_march = Calculate_Last_Sunday(year, 3);
 80015d4:	88fb      	ldrh	r3, [r7, #6]
 80015d6:	2103      	movs	r1, #3
 80015d8:	4618      	mov	r0, r3
 80015da:	f000 f81c 	bl	8001616 <Calculate_Last_Sunday>
 80015de:	4603      	mov	r3, r0
 80015e0:	73bb      	strb	r3, [r7, #14]
            return (day >= last_sunday_march) ? 8 : 4;
 80015e2:	793a      	ldrb	r2, [r7, #4]
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d301      	bcc.n	80015ee <Calculate_Italy_Timezone+0x52>
 80015ea:	2308      	movs	r3, #8
 80015ec:	e00f      	b.n	800160e <Calculate_Italy_Timezone+0x72>
 80015ee:	2304      	movs	r3, #4
 80015f0:	e00d      	b.n	800160e <Calculate_Italy_Timezone+0x72>
        }
        else  // month == 10
        {
            uint8_t last_sunday_october = Calculate_Last_Sunday(year, 10);
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	210a      	movs	r1, #10
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 f80d 	bl	8001616 <Calculate_Last_Sunday>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
            return (day < last_sunday_october) ? 8 : 4;
 8001600:	793a      	ldrb	r2, [r7, #4]
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d201      	bcs.n	800160c <Calculate_Italy_Timezone+0x70>
 8001608:	2308      	movs	r3, #8
 800160a:	e000      	b.n	800160e <Calculate_Italy_Timezone+0x72>
 800160c:	2304      	movs	r3, #4
        }
    }
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <Calculate_Last_Sunday>:

/*-----CALCOLA ULTIMA DOMENICA DEL MESE-----*/
uint8_t Calculate_Last_Sunday(uint16_t year, uint8_t month)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b084      	sub	sp, #16
 800161a:	af00      	add	r7, sp, #0
 800161c:	4603      	mov	r3, r0
 800161e:	460a      	mov	r2, r1
 8001620:	80fb      	strh	r3, [r7, #6]
 8001622:	4613      	mov	r3, r2
 8001624:	717b      	strb	r3, [r7, #5]
    uint8_t days_in_month = (month == 3) ? 31 : 31;  // Marzo e Ottobre hanno 31 giorni
 8001626:	231f      	movs	r3, #31
 8001628:	73bb      	strb	r3, [r7, #14]
    
    for (uint8_t day = days_in_month; day >= 25; day--)
 800162a:	7bbb      	ldrb	r3, [r7, #14]
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e00f      	b.n	8001650 <Calculate_Last_Sunday+0x3a>
    {
        uint8_t weekday = Calculate_Weekday(year, month, day);
 8001630:	7bfa      	ldrb	r2, [r7, #15]
 8001632:	7979      	ldrb	r1, [r7, #5]
 8001634:	88fb      	ldrh	r3, [r7, #6]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff50 	bl	80014dc <Calculate_Weekday>
 800163c:	4603      	mov	r3, r0
 800163e:	737b      	strb	r3, [r7, #13]
        if (weekday == RTC_WEEKDAY_SUNDAY)
 8001640:	7b7b      	ldrb	r3, [r7, #13]
 8001642:	2b07      	cmp	r3, #7
 8001644:	d101      	bne.n	800164a <Calculate_Last_Sunday+0x34>
        {
            return day;
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	e006      	b.n	8001658 <Calculate_Last_Sunday+0x42>
    for (uint8_t day = days_in_month; day >= 25; day--)
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	3b01      	subs	r3, #1
 800164e:	73fb      	strb	r3, [r7, #15]
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	2b18      	cmp	r3, #24
 8001654:	d8ec      	bhi.n	8001630 <Calculate_Last_Sunday+0x1a>
        }
    }
    return 31;  // Fallback
 8001656:	231f      	movs	r3, #31
}
 8001658:	4618      	mov	r0, r3
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <Apply_Timezone_Correction>:

/*-----APPLICA CORREZIONE TIMEZONE-----*/
void Apply_Timezone_Correction(RTC_DateTypeDef* sDate, RTC_TimeTypeDef* sTime, int16_t correction_minutes)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	4613      	mov	r3, r2
 800166c:	80fb      	strh	r3, [r7, #6]
    if (correction_minutes == 0) return;
 800166e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d053      	beq.n	800171e <Apply_Timezone_Correction+0xbe>
    
    // Converti tutto in minuti totali
    int32_t total_minutes = sTime->Hours * 60 + sTime->Minutes + correction_minutes;
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	461a      	mov	r2, r3
 800167c:	4613      	mov	r3, r2
 800167e:	011b      	lsls	r3, r3, #4
 8001680:	1a9b      	subs	r3, r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	461a      	mov	r2, r3
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	785b      	ldrb	r3, [r3, #1]
 800168a:	441a      	add	r2, r3
 800168c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001690:	4413      	add	r3, r2
 8001692:	617b      	str	r3, [r7, #20]
    int16_t day_correction = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	827b      	strh	r3, [r7, #18]
    
    // Gestisci overflow/underflow giorni
    while (total_minutes >= 1440)  // 24 ore = 1440 minuti
 8001698:	e009      	b.n	80016ae <Apply_Timezone_Correction+0x4e>
    {
        total_minutes -= 1440;
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 80016a0:	617b      	str	r3, [r7, #20]
        day_correction++;
 80016a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	3301      	adds	r3, #1
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	827b      	strh	r3, [r7, #18]
    while (total_minutes >= 1440)  // 24 ore = 1440 minuti
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 80016b4:	daf1      	bge.n	800169a <Apply_Timezone_Correction+0x3a>
    }
    while (total_minutes < 0)
 80016b6:	e009      	b.n	80016cc <Apply_Timezone_Correction+0x6c>
    {
        total_minutes += 1440;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 80016be:	617b      	str	r3, [r7, #20]
        day_correction--;
 80016c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	3b01      	subs	r3, #1
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	827b      	strh	r3, [r7, #18]
    while (total_minutes < 0)
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	dbf2      	blt.n	80016b8 <Apply_Timezone_Correction+0x58>
    }
    
    // Aggiorna ora
    sTime->Hours = total_minutes / 60;
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	4a14      	ldr	r2, [pc, #80]	@ (8001728 <Apply_Timezone_Correction+0xc8>)
 80016d6:	fb82 1203 	smull	r1, r2, r2, r3
 80016da:	441a      	add	r2, r3
 80016dc:	1152      	asrs	r2, r2, #5
 80016de:	17db      	asrs	r3, r3, #31
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	b2da      	uxtb	r2, r3
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = total_minutes % 60;
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <Apply_Timezone_Correction+0xc8>)
 80016ec:	fb83 1302 	smull	r1, r3, r3, r2
 80016f0:	4413      	add	r3, r2
 80016f2:	1159      	asrs	r1, r3, #5
 80016f4:	17d3      	asrs	r3, r2, #31
 80016f6:	1ac9      	subs	r1, r1, r3
 80016f8:	460b      	mov	r3, r1
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	1a5b      	subs	r3, r3, r1
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	1ad1      	subs	r1, r2, r3
 8001702:	b2ca      	uxtb	r2, r1
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	705a      	strb	r2, [r3, #1]
    
    // Aggiorna data se necessario
    if (day_correction != 0)
 8001708:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d007      	beq.n	8001720 <Apply_Timezone_Correction+0xc0>
    {
        Adjust_Date(sDate, day_correction);
 8001710:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001714:	4619      	mov	r1, r3
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f000 f808 	bl	800172c <Adjust_Date>
 800171c:	e000      	b.n	8001720 <Apply_Timezone_Correction+0xc0>
    if (correction_minutes == 0) return;
 800171e:	bf00      	nop
    }
}
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	88888889 	.word	0x88888889

0800172c <Adjust_Date>:

/*-----AGGIUSTA DATA CON CORREZIONE GIORNI-----*/
void Adjust_Date(RTC_DateTypeDef* sDate, int16_t day_correction)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
    uint8_t days_in_month[] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8001738:	4a73      	ldr	r2, [pc, #460]	@ (8001908 <Adjust_Date+0x1dc>)
 800173a:	f107 0308 	add.w	r3, r7, #8
 800173e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001740:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t full_year = sDate->Year + 2000;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	78db      	ldrb	r3, [r3, #3]
 8001748:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800174c:	82fb      	strh	r3, [r7, #22]
    
    // Anno bisestile
    if ((full_year % 4 == 0 && full_year % 100 != 0) || (full_year % 400 == 0))
 800174e:	8afb      	ldrh	r3, [r7, #22]
 8001750:	f003 0303 	and.w	r3, r3, #3
 8001754:	b29b      	uxth	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d10b      	bne.n	8001772 <Adjust_Date+0x46>
 800175a:	8afb      	ldrh	r3, [r7, #22]
 800175c:	4a6b      	ldr	r2, [pc, #428]	@ (800190c <Adjust_Date+0x1e0>)
 800175e:	fba2 1203 	umull	r1, r2, r2, r3
 8001762:	0952      	lsrs	r2, r2, #5
 8001764:	2164      	movs	r1, #100	@ 0x64
 8001766:	fb01 f202 	mul.w	r2, r1, r2
 800176a:	1a9b      	subs	r3, r3, r2
 800176c:	b29b      	uxth	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10c      	bne.n	800178c <Adjust_Date+0x60>
 8001772:	8afb      	ldrh	r3, [r7, #22]
 8001774:	4a65      	ldr	r2, [pc, #404]	@ (800190c <Adjust_Date+0x1e0>)
 8001776:	fba2 1203 	umull	r1, r2, r2, r3
 800177a:	09d2      	lsrs	r2, r2, #7
 800177c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001780:	fb01 f202 	mul.w	r2, r1, r2
 8001784:	1a9b      	subs	r3, r3, r2
 8001786:	b29b      	uxth	r3, r3
 8001788:	2b00      	cmp	r3, #0
 800178a:	d101      	bne.n	8001790 <Adjust_Date+0x64>
    {
        days_in_month[1] = 29;
 800178c:	231d      	movs	r3, #29
 800178e:	727b      	strb	r3, [r7, #9]
    }
    
    sDate->Date += day_correction;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	789a      	ldrb	r2, [r3, #2]
 8001794:	887b      	ldrh	r3, [r7, #2]
 8001796:	b2db      	uxtb	r3, r3
 8001798:	4413      	add	r3, r2
 800179a:	b2da      	uxtb	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	709a      	strb	r2, [r3, #2]
    
    // Gestisci overflow mese
    while (sDate->Date > days_in_month[sDate->Month - 1])
 80017a0:	e046      	b.n	8001830 <Adjust_Date+0x104>
    {
        sDate->Date -= days_in_month[sDate->Month - 1];
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	789a      	ldrb	r2, [r3, #2]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	785b      	ldrb	r3, [r3, #1]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	3318      	adds	r3, #24
 80017ae:	443b      	add	r3, r7
 80017b0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	709a      	strb	r2, [r3, #2]
        sDate->Month++;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	785b      	ldrb	r3, [r3, #1]
 80017c0:	3301      	adds	r3, #1
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	705a      	strb	r2, [r3, #1]
        if (sDate->Month > 12)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	785b      	ldrb	r3, [r3, #1]
 80017cc:	2b0c      	cmp	r3, #12
 80017ce:	d92f      	bls.n	8001830 <Adjust_Date+0x104>
        {
            sDate->Month = 1;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2201      	movs	r2, #1
 80017d4:	705a      	strb	r2, [r3, #1]
            sDate->Year++;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	78db      	ldrb	r3, [r3, #3]
 80017da:	3301      	adds	r3, #1
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	70da      	strb	r2, [r3, #3]
            full_year++;
 80017e2:	8afb      	ldrh	r3, [r7, #22]
 80017e4:	3301      	adds	r3, #1
 80017e6:	82fb      	strh	r3, [r7, #22]
            // Ricalcola giorni per anno bisestile
            if ((full_year % 4 == 0 && full_year % 100 != 0) || (full_year % 400 == 0))
 80017e8:	8afb      	ldrh	r3, [r7, #22]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d10b      	bne.n	800180c <Adjust_Date+0xe0>
 80017f4:	8afb      	ldrh	r3, [r7, #22]
 80017f6:	4a45      	ldr	r2, [pc, #276]	@ (800190c <Adjust_Date+0x1e0>)
 80017f8:	fba2 1203 	umull	r1, r2, r2, r3
 80017fc:	0952      	lsrs	r2, r2, #5
 80017fe:	2164      	movs	r1, #100	@ 0x64
 8001800:	fb01 f202 	mul.w	r2, r1, r2
 8001804:	1a9b      	subs	r3, r3, r2
 8001806:	b29b      	uxth	r3, r3
 8001808:	2b00      	cmp	r3, #0
 800180a:	d10c      	bne.n	8001826 <Adjust_Date+0xfa>
 800180c:	8afb      	ldrh	r3, [r7, #22]
 800180e:	4a3f      	ldr	r2, [pc, #252]	@ (800190c <Adjust_Date+0x1e0>)
 8001810:	fba2 1203 	umull	r1, r2, r2, r3
 8001814:	09d2      	lsrs	r2, r2, #7
 8001816:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800181a:	fb01 f202 	mul.w	r2, r1, r2
 800181e:	1a9b      	subs	r3, r3, r2
 8001820:	b29b      	uxth	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	d102      	bne.n	800182c <Adjust_Date+0x100>
            {
                days_in_month[1] = 29;
 8001826:	231d      	movs	r3, #29
 8001828:	727b      	strb	r3, [r7, #9]
 800182a:	e001      	b.n	8001830 <Adjust_Date+0x104>
            }
            else
            {
                days_in_month[1] = 28;
 800182c:	231c      	movs	r3, #28
 800182e:	727b      	strb	r3, [r7, #9]
    while (sDate->Date > days_in_month[sDate->Month - 1])
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	789a      	ldrb	r2, [r3, #2]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	785b      	ldrb	r3, [r3, #1]
 8001838:	3b01      	subs	r3, #1
 800183a:	3318      	adds	r3, #24
 800183c:	443b      	add	r3, r7
 800183e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001842:	429a      	cmp	r2, r3
 8001844:	d8ad      	bhi.n	80017a2 <Adjust_Date+0x76>
            }
        }
    }
    
    // Gestisci underflow mese
    while (sDate->Date < 1)
 8001846:	e046      	b.n	80018d6 <Adjust_Date+0x1aa>
    {
        sDate->Month--;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	785b      	ldrb	r3, [r3, #1]
 800184c:	3b01      	subs	r3, #1
 800184e:	b2da      	uxtb	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	705a      	strb	r2, [r3, #1]
        if (sDate->Month < 1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d12f      	bne.n	80018bc <Adjust_Date+0x190>
        {
            sDate->Month = 12;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	220c      	movs	r2, #12
 8001860:	705a      	strb	r2, [r3, #1]
            sDate->Year--;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	78db      	ldrb	r3, [r3, #3]
 8001866:	3b01      	subs	r3, #1
 8001868:	b2da      	uxtb	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	70da      	strb	r2, [r3, #3]
            full_year--;
 800186e:	8afb      	ldrh	r3, [r7, #22]
 8001870:	3b01      	subs	r3, #1
 8001872:	82fb      	strh	r3, [r7, #22]
            // Ricalcola giorni per anno bisestile
            if ((full_year % 4 == 0 && full_year % 100 != 0) || (full_year % 400 == 0))
 8001874:	8afb      	ldrh	r3, [r7, #22]
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	b29b      	uxth	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10b      	bne.n	8001898 <Adjust_Date+0x16c>
 8001880:	8afb      	ldrh	r3, [r7, #22]
 8001882:	4a22      	ldr	r2, [pc, #136]	@ (800190c <Adjust_Date+0x1e0>)
 8001884:	fba2 1203 	umull	r1, r2, r2, r3
 8001888:	0952      	lsrs	r2, r2, #5
 800188a:	2164      	movs	r1, #100	@ 0x64
 800188c:	fb01 f202 	mul.w	r2, r1, r2
 8001890:	1a9b      	subs	r3, r3, r2
 8001892:	b29b      	uxth	r3, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	d10c      	bne.n	80018b2 <Adjust_Date+0x186>
 8001898:	8afb      	ldrh	r3, [r7, #22]
 800189a:	4a1c      	ldr	r2, [pc, #112]	@ (800190c <Adjust_Date+0x1e0>)
 800189c:	fba2 1203 	umull	r1, r2, r2, r3
 80018a0:	09d2      	lsrs	r2, r2, #7
 80018a2:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80018a6:	fb01 f202 	mul.w	r2, r1, r2
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d102      	bne.n	80018b8 <Adjust_Date+0x18c>
            {
                days_in_month[1] = 29;
 80018b2:	231d      	movs	r3, #29
 80018b4:	727b      	strb	r3, [r7, #9]
 80018b6:	e001      	b.n	80018bc <Adjust_Date+0x190>
            }
            else
            {
                days_in_month[1] = 28;
 80018b8:	231c      	movs	r3, #28
 80018ba:	727b      	strb	r3, [r7, #9]
            }
        }
        sDate->Date += days_in_month[sDate->Month - 1];
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	789a      	ldrb	r2, [r3, #2]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	785b      	ldrb	r3, [r3, #1]
 80018c4:	3b01      	subs	r3, #1
 80018c6:	3318      	adds	r3, #24
 80018c8:	443b      	add	r3, r7
 80018ca:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80018ce:	4413      	add	r3, r2
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	709a      	strb	r2, [r3, #2]
    while (sDate->Date < 1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	789b      	ldrb	r3, [r3, #2]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0b4      	beq.n	8001848 <Adjust_Date+0x11c>
    }
    
    // Ricalcola giorno settimana
    sDate->WeekDay = Calculate_Weekday(sDate->Year + 2000, sDate->Month, sDate->Date);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	78db      	ldrb	r3, [r3, #3]
 80018e2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80018e6:	b298      	uxth	r0, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	7859      	ldrb	r1, [r3, #1]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	789b      	ldrb	r3, [r3, #2]
 80018f0:	461a      	mov	r2, r3
 80018f2:	f7ff fdf3 	bl	80014dc <Calculate_Weekday>
 80018f6:	4603      	mov	r3, r0
 80018f8:	461a      	mov	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	701a      	strb	r2, [r3, #0]
}
 80018fe:	bf00      	nop
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	08018c78 	.word	0x08018c78
 800190c:	51eb851f 	.word	0x51eb851f

08001910 <SIM_Init>:
#include "process.h"
#include "leds.h"

/*------INIZIALIZZAZIONE DEL MODULO LTE------*/
int SIM_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 8001916:	af00      	add	r7, sp, #0
	char command[256];
	char response[256];
	sprintf(sys.apn, "sensor.net");
 8001918:	4979      	ldr	r1, [pc, #484]	@ (8001b00 <SIM_Init+0x1f0>)
 800191a:	487a      	ldr	r0, [pc, #488]	@ (8001b04 <SIM_Init+0x1f4>)
 800191c:	f016 f860 	bl	80179e0 <siprintf>
	strcpy(sys.TCP.IP_address, config.tcp_IPaddress);
 8001920:	4979      	ldr	r1, [pc, #484]	@ (8001b08 <SIM_Init+0x1f8>)
 8001922:	487a      	ldr	r0, [pc, #488]	@ (8001b0c <SIM_Init+0x1fc>)
 8001924:	f016 f938 	bl	8017b98 <strcpy>
	strcpy(sys.TCP.Port, config.tcp_Port);
 8001928:	4979      	ldr	r1, [pc, #484]	@ (8001b10 <SIM_Init+0x200>)
 800192a:	487a      	ldr	r0, [pc, #488]	@ (8001b14 <SIM_Init+0x204>)
 800192c:	f016 f934 	bl	8017b98 <strcpy>

	memset(response, 0, sizeof(response));
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001938:	2100      	movs	r1, #0
 800193a:	4618      	mov	r0, r3
 800193c:	f016 f8b0 	bl	8017aa0 <memset>

	uint32_t TIMEOUT_POWERON = 10000;
 8001940:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001944:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
	uint32_t start_time = HAL_GetTick();
 8001948:	f00a fc94 	bl	800c274 <HAL_GetTick>
 800194c:	f8c7 0234 	str.w	r0, [r7, #564]	@ 0x234
	if(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET)
 8001950:	2108      	movs	r1, #8
 8001952:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001956:	f00d feab 	bl	800f6b0 <HAL_GPIO_ReadPin>
 800195a:	4603      	mov	r3, r0
 800195c:	2b01      	cmp	r3, #1
 800195e:	d01f      	beq.n	80019a0 <SIM_Init+0x90>
	{
		SIM_Power_On();
 8001960:	f000 fbb0 	bl	80020c4 <SIM_Power_On>
		while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET && (HAL_GetTick() - start_time) < TIMEOUT_POWERON);
 8001964:	bf00      	nop
 8001966:	2108      	movs	r1, #8
 8001968:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800196c:	f00d fea0 	bl	800f6b0 <HAL_GPIO_ReadPin>
 8001970:	4603      	mov	r3, r0
 8001972:	2b01      	cmp	r3, #1
 8001974:	d009      	beq.n	800198a <SIM_Init+0x7a>
 8001976:	f00a fc7d 	bl	800c274 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8001986:	429a      	cmp	r2, r3
 8001988:	d8ed      	bhi.n	8001966 <SIM_Init+0x56>
		if(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET) return -1;
 800198a:	2108      	movs	r1, #8
 800198c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001990:	f00d fe8e 	bl	800f6b0 <HAL_GPIO_ReadPin>
 8001994:	4603      	mov	r3, r0
 8001996:	2b01      	cmp	r3, #1
 8001998:	d002      	beq.n	80019a0 <SIM_Init+0x90>
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	e369      	b.n	8002074 <SIM_Init+0x764>
	}

	SIM_Send_Command("AT\r");                                                                     //Verifica comunicazione
 80019a0:	485d      	ldr	r0, [pc, #372]	@ (8001b18 <SIM_Init+0x208>)
 80019a2:	f000 fc33 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 2000);
 80019a6:	f107 031c 	add.w	r3, r7, #28
 80019aa:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80019ae:	4618      	mov	r0, r3
 80019b0:	f000 fc86 	bl	80022c0 <SIM_Receive_Response>
	if(strstr(response, "OK") == NULL)
 80019b4:	f107 031c 	add.w	r3, r7, #28
 80019b8:	4958      	ldr	r1, [pc, #352]	@ (8001b1c <SIM_Init+0x20c>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f016 f8aa 	bl	8017b14 <strstr>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d11c      	bne.n	8001a00 <SIM_Init+0xf0>
	{
		if(huart1.Init.BaudRate != 921600)
 80019c6:	4b56      	ldr	r3, [pc, #344]	@ (8001b20 <SIM_Init+0x210>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f5b3 2f61 	cmp.w	r3, #921600	@ 0xe1000
 80019ce:	d00d      	beq.n	80019ec <SIM_Init+0xdc>
		{
			huart1.Init.BaudRate = 921600;
 80019d0:	4b53      	ldr	r3, [pc, #332]	@ (8001b20 <SIM_Init+0x210>)
 80019d2:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80019d6:	605a      	str	r2, [r3, #4]
			HAL_UART_Init(SIM_UART);
 80019d8:	4851      	ldr	r0, [pc, #324]	@ (8001b20 <SIM_Init+0x210>)
 80019da:	f014 f8c5 	bl	8015b68 <HAL_UART_Init>
			SIM_Send_Command("AT+IPR=921600\r");               						              //Baudrate a 921600
 80019de:	4851      	ldr	r0, [pc, #324]	@ (8001b24 <SIM_Init+0x214>)
 80019e0:	f000 fc14 	bl	800220c <SIM_Send_Command>
			SIM_Wait_Response("OK");
 80019e4:	484d      	ldr	r0, [pc, #308]	@ (8001b1c <SIM_Init+0x20c>)
 80019e6:	f000 ffdd 	bl	80029a4 <SIM_Wait_Response>
 80019ea:	e009      	b.n	8001a00 <SIM_Init+0xf0>
		}
		else
		{
			huart1.Init.BaudRate = 38400;
 80019ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001b20 <SIM_Init+0x210>)
 80019ee:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80019f2:	605a      	str	r2, [r3, #4]
			HAL_UART_Init(SIM_UART);
 80019f4:	484a      	ldr	r0, [pc, #296]	@ (8001b20 <SIM_Init+0x210>)
 80019f6:	f014 f8b7 	bl	8015b68 <HAL_UART_Init>
			return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e339      	b.n	8002074 <SIM_Init+0x764>
		}

	}

	huart1.Init.BaudRate = 921600;
 8001a00:	4b47      	ldr	r3, [pc, #284]	@ (8001b20 <SIM_Init+0x210>)
 8001a02:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001a06:	605a      	str	r2, [r3, #4]
	HAL_UART_Init(SIM_UART);
 8001a08:	4845      	ldr	r0, [pc, #276]	@ (8001b20 <SIM_Init+0x210>)
 8001a0a:	f014 f8ad 	bl	8015b68 <HAL_UART_Init>

	SIM_Send_Command("ATE0\r");                                                                   //Non verbose mode
 8001a0e:	4846      	ldr	r0, [pc, #280]	@ (8001b28 <SIM_Init+0x218>)
 8001a10:	f000 fbfc 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001a14:	4841      	ldr	r0, [pc, #260]	@ (8001b1c <SIM_Init+0x20c>)
 8001a16:	f000 ffc5 	bl	80029a4 <SIM_Wait_Response>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d002      	beq.n	8001a26 <SIM_Init+0x116>
 8001a20:	f04f 33ff 	mov.w	r3, #4294967295
 8001a24:	e326      	b.n	8002074 <SIM_Init+0x764>

	SIM_Send_Command("AT+CPSMS?\r");
 8001a26:	4841      	ldr	r0, [pc, #260]	@ (8001b2c <SIM_Init+0x21c>)
 8001a28:	f000 fbf0 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001a2c:	f107 031c 	add.w	r3, r7, #28
 8001a30:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 fc43 	bl	80022c0 <SIM_Receive_Response>

	SIM_Send_Command("AT+CFUN=1\r");                                                              //Full functionality
 8001a3a:	483d      	ldr	r0, [pc, #244]	@ (8001b30 <SIM_Init+0x220>)
 8001a3c:	f000 fbe6 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001a40:	4836      	ldr	r0, [pc, #216]	@ (8001b1c <SIM_Init+0x20c>)
 8001a42:	f000 ffaf 	bl	80029a4 <SIM_Wait_Response>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d002      	beq.n	8001a52 <SIM_Init+0x142>
 8001a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a50:	e310      	b.n	8002074 <SIM_Init+0x764>

	SIM_Send_Command("AT+CNMP=38\r");                                                             //Modalit solo LTE o NB-IoT
 8001a52:	4838      	ldr	r0, [pc, #224]	@ (8001b34 <SIM_Init+0x224>)
 8001a54:	f000 fbda 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001a58:	4830      	ldr	r0, [pc, #192]	@ (8001b1c <SIM_Init+0x20c>)
 8001a5a:	f000 ffa3 	bl	80029a4 <SIM_Wait_Response>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d002      	beq.n	8001a6a <SIM_Init+0x15a>
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295
 8001a68:	e304      	b.n	8002074 <SIM_Init+0x764>

	SIM_Send_Command("AT+CMNB=2\r");                                                              //1=CAT-M, 2=NB-IoT, 3=Automatico
 8001a6a:	4833      	ldr	r0, [pc, #204]	@ (8001b38 <SIM_Init+0x228>)
 8001a6c:	f000 fbce 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001a70:	482a      	ldr	r0, [pc, #168]	@ (8001b1c <SIM_Init+0x20c>)
 8001a72:	f000 ff97 	bl	80029a4 <SIM_Wait_Response>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <SIM_Init+0x172>
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a80:	e2f8      	b.n	8002074 <SIM_Init+0x764>

	SIM_Send_Command("AT+CLTS=1\r");                                                              //Abilitazione sincronizzazione orologio
 8001a82:	482e      	ldr	r0, [pc, #184]	@ (8001b3c <SIM_Init+0x22c>)
 8001a84:	f000 fbc2 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001a88:	4824      	ldr	r0, [pc, #144]	@ (8001b1c <SIM_Init+0x20c>)
 8001a8a:	f000 ff8b 	bl	80029a4 <SIM_Wait_Response>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d002      	beq.n	8001a9a <SIM_Init+0x18a>
 8001a94:	f04f 33ff 	mov.w	r3, #4294967295
 8001a98:	e2ec      	b.n	8002074 <SIM_Init+0x764>

	SIM_Send_Command("AT+CPIN?\r");																  //Controllo PIN
 8001a9a:	4829      	ldr	r0, [pc, #164]	@ (8001b40 <SIM_Init+0x230>)
 8001a9c:	f000 fbb6 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001aa0:	f107 031c 	add.w	r3, r7, #28
 8001aa4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fc09 	bl	80022c0 <SIM_Receive_Response>
	if(strstr(response, "READY") == NULL)
 8001aae:	f107 031c 	add.w	r3, r7, #28
 8001ab2:	4924      	ldr	r1, [pc, #144]	@ (8001b44 <SIM_Init+0x234>)
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f016 f82d 	bl	8017b14 <strstr>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d147      	bne.n	8001b50 <SIM_Init+0x240>
	{
		if(strstr(response, "SIM PIN") != NULL)
 8001ac0:	f107 031c 	add.w	r3, r7, #28
 8001ac4:	4920      	ldr	r1, [pc, #128]	@ (8001b48 <SIM_Init+0x238>)
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f016 f824 	bl	8017b14 <strstr>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d012      	beq.n	8001af8 <SIM_Init+0x1e8>
		{
			SIM_Send_Command("AT+CPIN=0000\r");
 8001ad2:	481e      	ldr	r0, [pc, #120]	@ (8001b4c <SIM_Init+0x23c>)
 8001ad4:	f000 fb9a 	bl	800220c <SIM_Send_Command>
			SIM_Receive_Response(response, 5000);
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f000 fbed 	bl	80022c0 <SIM_Receive_Response>
			if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001ae6:	480d      	ldr	r0, [pc, #52]	@ (8001b1c <SIM_Init+0x20c>)
 8001ae8:	f000 ff5c 	bl	80029a4 <SIM_Wait_Response>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d02e      	beq.n	8001b50 <SIM_Init+0x240>
 8001af2:	f04f 33ff 	mov.w	r3, #4294967295
 8001af6:	e2bd      	b.n	8002074 <SIM_Init+0x764>
		}
		else
		{
			return -1;
 8001af8:	f04f 33ff 	mov.w	r3, #4294967295
 8001afc:	e2ba      	b.n	8002074 <SIM_Init+0x764>
 8001afe:	bf00      	nop
 8001b00:	08018c84 	.word	0x08018c84
 8001b04:	20001630 	.word	0x20001630
 8001b08:	20001806 	.word	0x20001806
 8001b0c:	200016c1 	.word	0x200016c1
 8001b10:	20001846 	.word	0x20001846
 8001b14:	20001725 	.word	0x20001725
 8001b18:	08018c90 	.word	0x08018c90
 8001b1c:	08018c94 	.word	0x08018c94
 8001b20:	200004bc 	.word	0x200004bc
 8001b24:	08018c98 	.word	0x08018c98
 8001b28:	08018ca8 	.word	0x08018ca8
 8001b2c:	08018cb0 	.word	0x08018cb0
 8001b30:	08018cbc 	.word	0x08018cbc
 8001b34:	08018cc8 	.word	0x08018cc8
 8001b38:	08018cd4 	.word	0x08018cd4
 8001b3c:	08018ce0 	.word	0x08018ce0
 8001b40:	08018cec 	.word	0x08018cec
 8001b44:	08018cf8 	.word	0x08018cf8
 8001b48:	08018d00 	.word	0x08018d00
 8001b4c:	08018d08 	.word	0x08018d08
		}
	}

	SIM_Send_Command("AT+CCID\r");                                                                // Verifica SIM card
 8001b50:	48d1      	ldr	r0, [pc, #836]	@ (8001e98 <SIM_Init+0x588>)
 8001b52:	f000 fb5b 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001b56:	f107 031c 	add.w	r3, r7, #28
 8001b5a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fbae 	bl	80022c0 <SIM_Receive_Response>

	SIM_Send_Command("AT+CGDCONT?\r");
 8001b64:	48cd      	ldr	r0, [pc, #820]	@ (8001e9c <SIM_Init+0x58c>)
 8001b66:	f000 fb51 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001b6a:	f107 031c 	add.w	r3, r7, #28
 8001b6e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b72:	4618      	mov	r0, r3
 8001b74:	f000 fba4 	bl	80022c0 <SIM_Receive_Response>
	if(strstr(response, sys.apn) == NULL || strstr(response, "IPV4V6") != NULL)
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	49c8      	ldr	r1, [pc, #800]	@ (8001ea0 <SIM_Init+0x590>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f015 ffc8 	bl	8017b14 <strstr>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d008      	beq.n	8001b9c <SIM_Init+0x28c>
 8001b8a:	f107 031c 	add.w	r3, r7, #28
 8001b8e:	49c5      	ldr	r1, [pc, #788]	@ (8001ea4 <SIM_Init+0x594>)
 8001b90:	4618      	mov	r0, r3
 8001b92:	f015 ffbf 	bl	8017b14 <strstr>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d012      	beq.n	8001bc2 <SIM_Init+0x2b2>
	{
		sprintf(command, "AT+CGDCONT=1,\"IP\",\"%s\"\r", sys.apn);                                //Configurazione APN
 8001b9c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001ba0:	4abf      	ldr	r2, [pc, #764]	@ (8001ea0 <SIM_Init+0x590>)
 8001ba2:	49c1      	ldr	r1, [pc, #772]	@ (8001ea8 <SIM_Init+0x598>)
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f015 ff1b 	bl	80179e0 <siprintf>
		SIM_Send_Command(command);
 8001baa:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f000 fb2c 	bl	800220c <SIM_Send_Command>
		SIM_Receive_Response(response, 5000);
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 fb7f 	bl	80022c0 <SIM_Receive_Response>
	}

	SIM_Send_Command("AT+CEREG?\r");                                                              //Controllo registrazione alla rete
 8001bc2:	48ba      	ldr	r0, [pc, #744]	@ (8001eac <SIM_Init+0x59c>)
 8001bc4:	f000 fb22 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001bc8:	f107 031c 	add.w	r3, r7, #28
 8001bcc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 fb75 	bl	80022c0 <SIM_Receive_Response>
	char* cereg_ptr = strstr(response, "+CEREG:");
 8001bd6:	f107 031c 	add.w	r3, r7, #28
 8001bda:	49b5      	ldr	r1, [pc, #724]	@ (8001eb0 <SIM_Init+0x5a0>)
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f015 ff99 	bl	8017b14 <strstr>
 8001be2:	f8c7 0230 	str.w	r0, [r7, #560]	@ 0x230
	int n = 0, stat_value = 0;
 8001be6:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001bea:	f5a3 730c 	sub.w	r3, r3, #560	@ 0x230
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001bf6:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
	if(cereg_ptr && sscanf(cereg_ptr, "+CEREG: %d,%d", &n, &stat_value) >= 2)
 8001bfe:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d01b      	beq.n	8001c3e <SIM_Init+0x32e>
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	f107 0218 	add.w	r2, r7, #24
 8001c0e:	49a9      	ldr	r1, [pc, #676]	@ (8001eb4 <SIM_Init+0x5a4>)
 8001c10:	f8d7 0230 	ldr.w	r0, [r7, #560]	@ 0x230
 8001c14:	f015 ff06 	bl	8017a24 <siscanf>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	dd0f      	ble.n	8001c3e <SIM_Init+0x32e>
	{
		if(stat_value == 1 || stat_value == 5)
 8001c1e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001c22:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	f000 80d8 	beq.w	8001dde <SIM_Init+0x4ce>
 8001c2e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001c32:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b05      	cmp	r3, #5
 8001c3a:	f000 80d0 	beq.w	8001dde <SIM_Init+0x4ce>
		{
			goto CSQ_PDP;
		}
	}

	SIM_Send_Command("AT+COPS?\r");                                                               //Operatore attuale
 8001c3e:	489e      	ldr	r0, [pc, #632]	@ (8001eb8 <SIM_Init+0x5a8>)
 8001c40:	f000 fae4 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001c44:	f107 031c 	add.w	r3, r7, #28
 8001c48:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f000 fb37 	bl	80022c0 <SIM_Receive_Response>
	char* cops_ptr = strstr(response, "+COPS:");
 8001c52:	f107 031c 	add.w	r3, r7, #28
 8001c56:	4999      	ldr	r1, [pc, #612]	@ (8001ebc <SIM_Init+0x5ac>)
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f015 ff5b 	bl	8017b14 <strstr>
 8001c5e:	f8c7 022c 	str.w	r0, [r7, #556]	@ 0x22c
	int mode = 0, format = 0;
 8001c62:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001c66:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001c72:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
	if(cops_ptr && sscanf(cops_ptr, "+COPS: %d,%d", &mode, &format) >= 2)
 8001c7a:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d01d      	beq.n	8001cbe <SIM_Init+0x3ae>
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	f107 0210 	add.w	r2, r7, #16
 8001c8a:	498d      	ldr	r1, [pc, #564]	@ (8001ec0 <SIM_Init+0x5b0>)
 8001c8c:	f8d7 022c 	ldr.w	r0, [r7, #556]	@ 0x22c
 8001c90:	f015 fec8 	bl	8017a24 <siscanf>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	dd11      	ble.n	8001cbe <SIM_Init+0x3ae>
	{
		if(strstr(cops_ptr, "vodafone") == NULL)
 8001c9a:	498a      	ldr	r1, [pc, #552]	@ (8001ec4 <SIM_Init+0x5b4>)
 8001c9c:	f8d7 022c 	ldr.w	r0, [r7, #556]	@ 0x22c
 8001ca0:	f015 ff38 	bl	8017b14 <strstr>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <SIM_Init+0x3ae>
		{
			SIM_Send_Command("AT+COPS=2\r");                                                          // Deregistra dalla rete
 8001caa:	4887      	ldr	r0, [pc, #540]	@ (8001ec8 <SIM_Init+0x5b8>)
 8001cac:	f000 faae 	bl	800220c <SIM_Send_Command>
			SIM_Wait_Response("OK");
 8001cb0:	4886      	ldr	r0, [pc, #536]	@ (8001ecc <SIM_Init+0x5bc>)
 8001cb2:	f000 fe77 	bl	80029a4 <SIM_Wait_Response>
			HAL_Delay(20000);
 8001cb6:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8001cba:	f00a fae7 	bl	800c28c <HAL_Delay>
		}
	}

	SIM_Send_Command("AT+COPS=0\r");
 8001cbe:	4884      	ldr	r0, [pc, #528]	@ (8001ed0 <SIM_Init+0x5c0>)
 8001cc0:	f000 faa4 	bl	800220c <SIM_Send_Command>
	SIM_Wait_Response("OK");
 8001cc4:	4881      	ldr	r0, [pc, #516]	@ (8001ecc <SIM_Init+0x5bc>)
 8001cc6:	f000 fe6d 	bl	80029a4 <SIM_Wait_Response>

	SIM_Send_Command("AT+CEREG?\r");                                                              //Controllo registrazione alla rete
 8001cca:	4878      	ldr	r0, [pc, #480]	@ (8001eac <SIM_Init+0x59c>)
 8001ccc:	f000 fa9e 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001cd0:	f107 031c 	add.w	r3, r7, #28
 8001cd4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 faf1 	bl	80022c0 <SIM_Receive_Response>
	int stat = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
	uint32_t cereg_start = HAL_GetTick();
 8001ce4:	f00a fac6 	bl	800c274 <HAL_GetTick>
 8001ce8:	f8c7 0228 	str.w	r0, [r7, #552]	@ 0x228
	const uint32_t CEREG_TIMEOUT = 30000;
 8001cec:	f247 5330 	movw	r3, #30000	@ 0x7530
 8001cf0:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
	while(stat != 1 && (HAL_GetTick() - cereg_start) < CEREG_TIMEOUT)
 8001cf4:	e051      	b.n	8001d9a <SIM_Init+0x48a>
	{
		char* cereg_ptr = strstr(response, "+CEREG:");
 8001cf6:	f107 031c 	add.w	r3, r7, #28
 8001cfa:	496d      	ldr	r1, [pc, #436]	@ (8001eb0 <SIM_Init+0x5a0>)
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f015 ff09 	bl	8017b14 <strstr>
 8001d02:	f8c7 0220 	str.w	r0, [r7, #544]	@ 0x220
		int n = 0, stat_value = 0;
 8001d06:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001d0a:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001d16:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
		if(cereg_ptr && sscanf(cereg_ptr, "+CEREG: %d,%d", &n, &stat_value) >= 2)
 8001d1e:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d02b      	beq.n	8001d7e <SIM_Init+0x46e>
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	f107 0208 	add.w	r2, r7, #8
 8001d2c:	4961      	ldr	r1, [pc, #388]	@ (8001eb4 <SIM_Init+0x5a4>)
 8001d2e:	f8d7 0220 	ldr.w	r0, [r7, #544]	@ 0x220
 8001d32:	f015 fe77 	bl	8017a24 <siscanf>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	dd20      	ble.n	8001d7e <SIM_Init+0x46e>
		{
			if(stat_value == 1 || stat_value == 5)
 8001d3c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001d40:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d006      	beq.n	8001d58 <SIM_Init+0x448>
 8001d4a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001d4e:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b05      	cmp	r3, #5
 8001d56:	d103      	bne.n	8001d60 <SIM_Init+0x450>
			{
				stat = 1;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
			if(stat_value == 1 || stat_value == 5)
 8001d5e:	e01c      	b.n	8001d9a <SIM_Init+0x48a>
			}
			else
			{
				SIM_Send_Command("AT+CEREG?\r");
 8001d60:	4852      	ldr	r0, [pc, #328]	@ (8001eac <SIM_Init+0x59c>)
 8001d62:	f000 fa53 	bl	800220c <SIM_Send_Command>
				SIM_Receive_Response(response, 5000);
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 faa6 	bl	80022c0 <SIM_Receive_Response>
				HAL_Delay(1000);
 8001d74:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d78:	f00a fa88 	bl	800c28c <HAL_Delay>
			if(stat_value == 1 || stat_value == 5)
 8001d7c:	e00d      	b.n	8001d9a <SIM_Init+0x48a>
			}
		}
		else
		{
			SIM_Send_Command("AT+CEREG?\r");
 8001d7e:	484b      	ldr	r0, [pc, #300]	@ (8001eac <SIM_Init+0x59c>)
 8001d80:	f000 fa44 	bl	800220c <SIM_Send_Command>
			SIM_Receive_Response(response, 5000);
 8001d84:	f107 031c 	add.w	r3, r7, #28
 8001d88:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 fa97 	bl	80022c0 <SIM_Receive_Response>
			HAL_Delay(1000);
 8001d92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d96:	f00a fa79 	bl	800c28c <HAL_Delay>
	while(stat != 1 && (HAL_GetTick() - cereg_start) < CEREG_TIMEOUT)
 8001d9a:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d009      	beq.n	8001db6 <SIM_Init+0x4a6>
 8001da2:	f00a fa67 	bl	800c274 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d89f      	bhi.n	8001cf6 <SIM_Init+0x3e6>
		}
	}
	if(stat != 1)
 8001db6:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d004      	beq.n	8001dc8 <SIM_Init+0x4b8>
	{
		SIM_Power_Off();
 8001dbe:	f000 f9b8 	bl	8002132 <SIM_Power_Off>
		return -1;  
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e155      	b.n	8002074 <SIM_Init+0x764>
	}

	SIM_Send_Command("AT+COPS?\r");                                                               //Operatore attuale
 8001dc8:	483b      	ldr	r0, [pc, #236]	@ (8001eb8 <SIM_Init+0x5a8>)
 8001dca:	f000 fa1f 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001dce:	f107 031c 	add.w	r3, r7, #28
 8001dd2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f000 fa72 	bl	80022c0 <SIM_Receive_Response>
 8001ddc:	e000      	b.n	8001de0 <SIM_Init+0x4d0>
			goto CSQ_PDP;
 8001dde:	bf00      	nop

	CSQ_PDP:
	SIM_Send_Command("AT+CSQ\r");																  //Controllo qualit connessione
 8001de0:	483c      	ldr	r0, [pc, #240]	@ (8001ed4 <SIM_Init+0x5c4>)
 8001de2:	f000 fa13 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001de6:	f107 031c 	add.w	r3, r7, #28
 8001dea:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001dee:	4618      	mov	r0, r3
 8001df0:	f000 fa66 	bl	80022c0 <SIM_Receive_Response>
	if(strstr(response, "+CSQ: 99") != NULL)
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	4937      	ldr	r1, [pc, #220]	@ (8001ed8 <SIM_Init+0x5c8>)
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f015 fe8a 	bl	8017b14 <strstr>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d02b      	beq.n	8001e5e <SIM_Init+0x54e>
	{
		SIM_Send_Command("AT+CFUN=0\r");     //Reset RF
 8001e06:	4835      	ldr	r0, [pc, #212]	@ (8001edc <SIM_Init+0x5cc>)
 8001e08:	f000 fa00 	bl	800220c <SIM_Send_Command>
		SIM_Wait_Response("OK");
 8001e0c:	482f      	ldr	r0, [pc, #188]	@ (8001ecc <SIM_Init+0x5bc>)
 8001e0e:	f000 fdc9 	bl	80029a4 <SIM_Wait_Response>
		HAL_Delay(2000);
 8001e12:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e16:	f00a fa39 	bl	800c28c <HAL_Delay>
		SIM_Send_Command("AT+CFUN=1\r");
 8001e1a:	4831      	ldr	r0, [pc, #196]	@ (8001ee0 <SIM_Init+0x5d0>)
 8001e1c:	f000 f9f6 	bl	800220c <SIM_Send_Command>
		SIM_Wait_Response("OK");
 8001e20:	482a      	ldr	r0, [pc, #168]	@ (8001ecc <SIM_Init+0x5bc>)
 8001e22:	f000 fdbf 	bl	80029a4 <SIM_Wait_Response>
		HAL_Delay(3000);
 8001e26:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001e2a:	f00a fa2f 	bl	800c28c <HAL_Delay>

		SIM_Send_Command("AT+CSQ\r");
 8001e2e:	4829      	ldr	r0, [pc, #164]	@ (8001ed4 <SIM_Init+0x5c4>)
 8001e30:	f000 f9ec 	bl	800220c <SIM_Send_Command>
		SIM_Receive_Response(response, 5000);
 8001e34:	f107 031c 	add.w	r3, r7, #28
 8001e38:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 fa3f 	bl	80022c0 <SIM_Receive_Response>

		if(strstr(response, "+CSQ: 99") != NULL)
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4924      	ldr	r1, [pc, #144]	@ (8001ed8 <SIM_Init+0x5c8>)
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f015 fe63 	bl	8017b14 <strstr>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d004      	beq.n	8001e5e <SIM_Init+0x54e>
		{
			SIM_Power_Off();                 //Power cycle fisico
 8001e54:	f000 f96d 	bl	8002132 <SIM_Power_Off>
			return -1;
 8001e58:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5c:	e10a      	b.n	8002074 <SIM_Init+0x764>
		}
	}

	SIM_Send_Command("AT+CNACT?\r");                                                              //Verifica indirizzo IP
 8001e5e:	4821      	ldr	r0, [pc, #132]	@ (8001ee4 <SIM_Init+0x5d4>)
 8001e60:	f000 f9d4 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 5000);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 fa27 	bl	80022c0 <SIM_Receive_Response>
	if(SIM_Check_IP(response))
 8001e72:	f107 031c 	add.w	r3, r7, #28
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 fa76 	bl	8002368 <SIM_Check_IP>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d134      	bne.n	8001eec <SIM_Init+0x5dc>
	{
		goto TCP;
	}

	SIM_Send_Command("AT+CIPSHUT\r");
 8001e82:	4819      	ldr	r0, [pc, #100]	@ (8001ee8 <SIM_Init+0x5d8>)
 8001e84:	f000 f9c2 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 65000);
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	f64f 51e8 	movw	r1, #65000	@ 0xfde8
 8001e90:	4618      	mov	r0, r3
 8001e92:	f000 fa15 	bl	80022c0 <SIM_Receive_Response>
 8001e96:	e02a      	b.n	8001eee <SIM_Init+0x5de>
 8001e98:	08018d18 	.word	0x08018d18
 8001e9c:	08018d24 	.word	0x08018d24
 8001ea0:	20001630 	.word	0x20001630
 8001ea4:	08018d34 	.word	0x08018d34
 8001ea8:	08018d3c 	.word	0x08018d3c
 8001eac:	08018d54 	.word	0x08018d54
 8001eb0:	08018d60 	.word	0x08018d60
 8001eb4:	08018d68 	.word	0x08018d68
 8001eb8:	08018d78 	.word	0x08018d78
 8001ebc:	08018d84 	.word	0x08018d84
 8001ec0:	08018d8c 	.word	0x08018d8c
 8001ec4:	08018d9c 	.word	0x08018d9c
 8001ec8:	08018da8 	.word	0x08018da8
 8001ecc:	08018c94 	.word	0x08018c94
 8001ed0:	08018db4 	.word	0x08018db4
 8001ed4:	08018dc0 	.word	0x08018dc0
 8001ed8:	08018dc8 	.word	0x08018dc8
 8001edc:	08018dd4 	.word	0x08018dd4
 8001ee0:	08018cbc 	.word	0x08018cbc
 8001ee4:	08018de0 	.word	0x08018de0
 8001ee8:	08018dec 	.word	0x08018dec
		goto TCP;
 8001eec:	bf00      	nop
	
	TCP:
	SIM_Send_Command("AT+CIPRXGET=0\r");                                                         //Impostazione ricezione automatica da server TCP
 8001eee:	4864      	ldr	r0, [pc, #400]	@ (8002080 <SIM_Init+0x770>)
 8001ef0:	f000 f98c 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001ef4:	4863      	ldr	r0, [pc, #396]	@ (8002084 <SIM_Init+0x774>)
 8001ef6:	f000 fd55 	bl	80029a4 <SIM_Wait_Response>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d002      	beq.n	8001f06 <SIM_Init+0x5f6>
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295
 8001f04:	e0b6      	b.n	8002074 <SIM_Init+0x764>

	sprintf(command, "AT+CSTT=\"%s\",\"\",\"\"\r", sys.apn);
 8001f06:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001f0a:	4a5f      	ldr	r2, [pc, #380]	@ (8002088 <SIM_Init+0x778>)
 8001f0c:	495f      	ldr	r1, [pc, #380]	@ (800208c <SIM_Init+0x77c>)
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f015 fd66 	bl	80179e0 <siprintf>
	SIM_Send_Command(command);
 8001f14:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f000 f977 	bl	800220c <SIM_Send_Command>
	if(SIM_Wait_Response("OK") != HAL_OK) return -1;
 8001f1e:	4859      	ldr	r0, [pc, #356]	@ (8002084 <SIM_Init+0x774>)
 8001f20:	f000 fd40 	bl	80029a4 <SIM_Wait_Response>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <SIM_Init+0x620>
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2e:	e0a1      	b.n	8002074 <SIM_Init+0x764>

	SIM_Send_Command("AT+CIICR\r");
 8001f30:	4857      	ldr	r0, [pc, #348]	@ (8002090 <SIM_Init+0x780>)
 8001f32:	f000 f96b 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 65000);
 8001f36:	f107 031c 	add.w	r3, r7, #28
 8001f3a:	f64f 51e8 	movw	r1, #65000	@ 0xfde8
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 f9be 	bl	80022c0 <SIM_Receive_Response>

	SIM_Send_Command("AT+CIFSR\r");
 8001f44:	4853      	ldr	r0, [pc, #332]	@ (8002094 <SIM_Init+0x784>)
 8001f46:	f000 f961 	bl	800220c <SIM_Send_Command>
	SIM_Receive_Response(response, 65000);
 8001f4a:	f107 031c 	add.w	r3, r7, #28
 8001f4e:	f64f 51e8 	movw	r1, #65000	@ 0xfde8
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f9b4 	bl	80022c0 <SIM_Receive_Response>

	const uint32_t MAX_TCP_RETRIES = 3;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	uint32_t retry_count = 0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
	int tcp_connected = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
	while(!tcp_connected && retry_count < MAX_TCP_RETRIES)
 8001f6a:	e071      	b.n	8002050 <SIM_Init+0x740>
	{
		sprintf(command, "AT+CIPSTART=\"TCP\",\"%s\",%s\r", sys.TCP.IP_address, sys.TCP.Port);   //Connessione al server TCP
 8001f6c:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 8001f70:	4b49      	ldr	r3, [pc, #292]	@ (8002098 <SIM_Init+0x788>)
 8001f72:	4a4a      	ldr	r2, [pc, #296]	@ (800209c <SIM_Init+0x78c>)
 8001f74:	494a      	ldr	r1, [pc, #296]	@ (80020a0 <SIM_Init+0x790>)
 8001f76:	f015 fd33 	bl	80179e0 <siprintf>
		SIM_Send_Command(command);
 8001f7a:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 f944 	bl	800220c <SIM_Send_Command>
		SIM_Wait_Response("OK");
 8001f84:	483f      	ldr	r0, [pc, #252]	@ (8002084 <SIM_Init+0x774>)
 8001f86:	f000 fd0d 	bl	80029a4 <SIM_Wait_Response>
		SIM_Receive_Response(response, 180000);
 8001f8a:	f107 031c 	add.w	r3, r7, #28
 8001f8e:	4945      	ldr	r1, [pc, #276]	@ (80020a4 <SIM_Init+0x794>)
 8001f90:	4618      	mov	r0, r3
 8001f92:	f000 f995 	bl	80022c0 <SIM_Receive_Response>
		
		if(strstr(response, "CONNECT OK") != NULL || strstr(response, "ALREADY CONNECT") != NULL)
 8001f96:	f107 031c 	add.w	r3, r7, #28
 8001f9a:	4943      	ldr	r1, [pc, #268]	@ (80020a8 <SIM_Init+0x798>)
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f015 fdb9 	bl	8017b14 <strstr>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d108      	bne.n	8001fba <SIM_Init+0x6aa>
 8001fa8:	f107 031c 	add.w	r3, r7, #28
 8001fac:	493f      	ldr	r1, [pc, #252]	@ (80020ac <SIM_Init+0x79c>)
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f015 fdb0 	bl	8017b14 <strstr>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <SIM_Init+0x6b2>
		{
			tcp_connected = 1;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
			break;
 8001fc0:	e050      	b.n	8002064 <SIM_Init+0x754>
		}
		else if(strstr(response, "CONNECT FAIL") != NULL)
 8001fc2:	f107 031c 	add.w	r3, r7, #28
 8001fc6:	493a      	ldr	r1, [pc, #232]	@ (80020b0 <SIM_Init+0x7a0>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f015 fda3 	bl	8017b14 <strstr>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d03d      	beq.n	8002050 <SIM_Init+0x740>
		{
			if(strstr(response, "PDP DEACT") != NULL)
 8001fd4:	f107 031c 	add.w	r3, r7, #28
 8001fd8:	4936      	ldr	r1, [pc, #216]	@ (80020b4 <SIM_Init+0x7a4>)
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f015 fd9a 	bl	8017b14 <strstr>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00a      	beq.n	8001ffc <SIM_Init+0x6ec>
			{
				SIM_Send_Command("AT+CIPSHUT\r");
 8001fe6:	4834      	ldr	r0, [pc, #208]	@ (80020b8 <SIM_Init+0x7a8>)
 8001fe8:	f000 f910 	bl	800220c <SIM_Send_Command>
				SIM_Receive_Response(response, 65000);
 8001fec:	f107 031c 	add.w	r3, r7, #28
 8001ff0:	f64f 51e8 	movw	r1, #65000	@ 0xfde8
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 f963 	bl	80022c0 <SIM_Receive_Response>
 8001ffa:	e020      	b.n	800203e <SIM_Init+0x72e>
			}
			else if(strstr(response, "TCP CLOSED") != NULL)
 8001ffc:	f107 031c 	add.w	r3, r7, #28
 8002000:	492e      	ldr	r1, [pc, #184]	@ (80020bc <SIM_Init+0x7ac>)
 8002002:	4618      	mov	r0, r3
 8002004:	f015 fd86 	bl	8017b14 <strstr>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d002      	beq.n	8002014 <SIM_Init+0x704>
			{
				return -1;
 800200e:	f04f 33ff 	mov.w	r3, #4294967295
 8002012:	e02f      	b.n	8002074 <SIM_Init+0x764>
			}
			else
			{
				SIM_Send_Command("AT+CNACT?\r");
 8002014:	482a      	ldr	r0, [pc, #168]	@ (80020c0 <SIM_Init+0x7b0>)
 8002016:	f000 f8f9 	bl	800220c <SIM_Send_Command>
				SIM_Receive_Response(response, 5000);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f94c 	bl	80022c0 <SIM_Receive_Response>
				if(!SIM_Check_IP(response))
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	4618      	mov	r0, r3
 800202e:	f000 f99b 	bl	8002368 <SIM_Check_IP>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d102      	bne.n	800203e <SIM_Init+0x72e>
				{
					return -1;  
 8002038:	f04f 33ff 	mov.w	r3, #4294967295
 800203c:	e01a      	b.n	8002074 <SIM_Init+0x764>
				}
			}
			
			HAL_Delay(5000);  
 800203e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002042:	f00a f923 	bl	800c28c <HAL_Delay>
			retry_count++;
 8002046:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 800204a:	3301      	adds	r3, #1
 800204c:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
	while(!tcp_connected && retry_count < MAX_TCP_RETRIES)
 8002050:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <SIM_Init+0x754>
 8002058:	f8d7 2240 	ldr.w	r2, [r7, #576]	@ 0x240
 800205c:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 8002060:	429a      	cmp	r2, r3
 8002062:	d383      	bcc.n	8001f6c <SIM_Init+0x65c>
		}
	}

	if(!tcp_connected)
 8002064:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8002068:	2b00      	cmp	r3, #0
 800206a:	d102      	bne.n	8002072 <SIM_Init+0x762>
	{
		return -1;  
 800206c:	f04f 33ff 	mov.w	r3, #4294967295
 8002070:	e000      	b.n	8002074 <SIM_Init+0x764>
	}

	return 0;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	08018df8 	.word	0x08018df8
 8002084:	08018c94 	.word	0x08018c94
 8002088:	20001630 	.word	0x20001630
 800208c:	08018e08 	.word	0x08018e08
 8002090:	08018e1c 	.word	0x08018e1c
 8002094:	08018e28 	.word	0x08018e28
 8002098:	20001725 	.word	0x20001725
 800209c:	200016c1 	.word	0x200016c1
 80020a0:	08018e34 	.word	0x08018e34
 80020a4:	0002bf20 	.word	0x0002bf20
 80020a8:	08018e50 	.word	0x08018e50
 80020ac:	08018e5c 	.word	0x08018e5c
 80020b0:	08018e6c 	.word	0x08018e6c
 80020b4:	08018e7c 	.word	0x08018e7c
 80020b8:	08018dec 	.word	0x08018dec
 80020bc:	08018e88 	.word	0x08018e88
 80020c0:	08018de0 	.word	0x08018de0

080020c4 <SIM_Power_On>:

/*------ACCENSIONE DEL MODULO LTE------*/
void SIM_Power_On(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_SET);
 80020ca:	2201      	movs	r2, #1
 80020cc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020d4:	f00d fb04 	bl	800f6e0 <HAL_GPIO_WritePin>
	HAL_Delay(1500);
 80020d8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80020dc:	f00a f8d6 	bl	800c28c <HAL_Delay>
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_RESET);
 80020e0:	2200      	movs	r2, #0
 80020e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ea:	f00d faf9 	bl	800f6e0 <HAL_GPIO_WritePin>
	uint32_t timeout = HAL_GetTick();
 80020ee:	f00a f8c1 	bl	800c274 <HAL_GetTick>
 80020f2:	6078      	str	r0, [r7, #4]
    while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET)
 80020f4:	e00b      	b.n	800210e <SIM_Power_On+0x4a>
    {
        if(HAL_GetTick() - timeout > 5000) break; 
 80020f6:	f00a f8bd 	bl	800c274 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002104:	4293      	cmp	r3, r2
 8002106:	d80b      	bhi.n	8002120 <SIM_Power_On+0x5c>
        HAL_Delay(100);
 8002108:	2064      	movs	r0, #100	@ 0x64
 800210a:	f00a f8bf 	bl	800c28c <HAL_Delay>
    while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET)
 800210e:	2108      	movs	r1, #8
 8002110:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002114:	f00d facc 	bl	800f6b0 <HAL_GPIO_ReadPin>
 8002118:	4603      	mov	r3, r0
 800211a:	2b01      	cmp	r3, #1
 800211c:	d1eb      	bne.n	80020f6 <SIM_Power_On+0x32>
 800211e:	e000      	b.n	8002122 <SIM_Power_On+0x5e>
        if(HAL_GetTick() - timeout > 5000) break; 
 8002120:	bf00      	nop
    }
    HAL_Delay(2000); 
 8002122:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002126:	f00a f8b1 	bl	800c28c <HAL_Delay>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <SIM_Power_Off>:

/*------SPEGNIMENTO DEL MODULO LTE------*/
void SIM_Power_Off(void)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_SET);
 8002138:	2201      	movs	r2, #1
 800213a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800213e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002142:	f00d facd 	bl	800f6e0 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8002146:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800214a:	f00a f89f 	bl	800c28c <HAL_Delay>
	HAL_GPIO_WritePin(LTE_POWER_ON_GPIO_Port, LTE_POWER_ON_Pin, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002154:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002158:	f00d fac2 	bl	800f6e0 <HAL_GPIO_WritePin>
	uint32_t timeout = HAL_GetTick();
 800215c:	f00a f88a 	bl	800c274 <HAL_GetTick>
 8002160:	6078      	str	r0, [r7, #4]
    while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_RESET)
 8002162:	e00b      	b.n	800217c <SIM_Power_Off+0x4a>
    {
        if(HAL_GetTick() - timeout > 5000) break; 
 8002164:	f00a f886 	bl	800c274 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d80b      	bhi.n	800218e <SIM_Power_Off+0x5c>
        HAL_Delay(100);
 8002176:	2064      	movs	r0, #100	@ 0x64
 8002178:	f00a f888 	bl	800c28c <HAL_Delay>
    while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_RESET)
 800217c:	2108      	movs	r1, #8
 800217e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002182:	f00d fa95 	bl	800f6b0 <HAL_GPIO_ReadPin>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1eb      	bne.n	8002164 <SIM_Power_Off+0x32>
    }
}
 800218c:	e000      	b.n	8002190 <SIM_Power_Off+0x5e>
        if(HAL_GetTick() - timeout > 5000) break; 
 800218e:	bf00      	nop
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <SIM_Reset>:

/*------RESET DEL MODULO LTE------*/
void SIM_Reset(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTE_RESET_GPIO_Port, LTE_RESET_Pin, GPIO_PIN_SET);
 800219c:	2201      	movs	r2, #1
 800219e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021a6:	f00d fa9b 	bl	800f6e0 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 80021aa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80021ae:	f00a f86d 	bl	800c28c <HAL_Delay>
	HAL_GPIO_WritePin(LTE_RESET_GPIO_Port, LTE_RESET_Pin, GPIO_PIN_RESET);
 80021b2:	2200      	movs	r2, #0
 80021b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021bc:	f00d fa90 	bl	800f6e0 <HAL_GPIO_WritePin>
	while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET);
 80021c0:	bf00      	nop
 80021c2:	2108      	movs	r1, #8
 80021c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021c8:	f00d fa72 	bl	800f6b0 <HAL_GPIO_ReadPin>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d1f7      	bne.n	80021c2 <SIM_Reset+0x2a>
}
 80021d2:	bf00      	nop
 80021d4:	bf00      	nop
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <SIM_Startup_Seq>:

/*-----SEQUENZA DI ACCENSIONE-----*/
void SIM_Startup_Seq(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET)
 80021dc:	2108      	movs	r1, #8
 80021de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021e2:	f00d fa65 	bl	800f6b0 <HAL_GPIO_ReadPin>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d00a      	beq.n	8002202 <SIM_Startup_Seq+0x2a>
	{
		SIM_Power_On();
 80021ec:	f7ff ff6a 	bl	80020c4 <SIM_Power_On>
		while(HAL_GPIO_ReadPin(LTE_STATUS_GPIO_Port, LTE_STATUS_Pin) != GPIO_PIN_SET);            //Attesa accensione modulo
 80021f0:	bf00      	nop
 80021f2:	2108      	movs	r1, #8
 80021f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021f8:	f00d fa5a 	bl	800f6b0 <HAL_GPIO_ReadPin>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d1f7      	bne.n	80021f2 <SIM_Startup_Seq+0x1a>

	}
	SIM_Reset();
 8002202:	f7ff ffc9 	bl	8002198 <SIM_Reset>
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <SIM_Send_Command>:

/*------INVIO COMANDO AL MODULO LTE------*/
void SIM_Send_Command(char* command)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	uint16_t len = (uint16_t)strlen(command);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7fd ffe5 	bl	80001e4 <strlen>
 800221a:	4603      	mov	r3, r0
 800221c:	81fb      	strh	r3, [r7, #14]

	HAL_UART_Transmit(SIM_UART, (uint8_t*)command, len, 100);
 800221e:	89fa      	ldrh	r2, [r7, #14]
 8002220:	2364      	movs	r3, #100	@ 0x64
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4803      	ldr	r0, [pc, #12]	@ (8002234 <SIM_Send_Command+0x28>)
 8002226:	f013 fd43 	bl	8015cb0 <HAL_UART_Transmit>
}
 800222a:	bf00      	nop
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	200004bc 	.word	0x200004bc

08002238 <SIM_Send_Command_DMA>:

/*------INVIO COMANDO AL MODULO LTE (DMA)------*/
void SIM_Send_Command_DMA(char* command)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	uint16_t len = (uint16_t)strlen(command);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7fd ffcf 	bl	80001e4 <strlen>
 8002246:	4603      	mov	r3, r0
 8002248:	81fb      	strh	r3, [r7, #14]

	HAL_UART_Transmit_DMA(SIM_UART, (uint8_t*)command, len);
 800224a:	89fb      	ldrh	r3, [r7, #14]
 800224c:	461a      	mov	r2, r3
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4803      	ldr	r0, [pc, #12]	@ (8002260 <SIM_Send_Command_DMA+0x28>)
 8002252:	f013 fe7f 	bl	8015f54 <HAL_UART_Transmit_DMA>
}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	200004bc 	.word	0x200004bc

08002264 <SIM_DMA_Stop>:

/*-----STOP DMA UART-----*/
void SIM_DMA_Stop(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
	HAL_UART_DMAStop(SIM_UART);
 8002268:	4809      	ldr	r0, [pc, #36]	@ (8002290 <SIM_DMA_Stop+0x2c>)
 800226a:	f013 feef 	bl	801604c <HAL_UART_DMAStop>
	__HAL_UART_CLEAR_FLAG(SIM_UART, UART_CLEAR_OREF);
 800226e:	4b08      	ldr	r3, [pc, #32]	@ (8002290 <SIM_DMA_Stop+0x2c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2208      	movs	r2, #8
 8002274:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(SIM_UART, UART_CLEAR_IDLEF);
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <SIM_DMA_Stop+0x2c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2210      	movs	r2, #16
 800227c:	621a      	str	r2, [r3, #32]
	memset(sim_rx_buffer, 0, sizeof(sim_rx_buffer));
 800227e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002282:	2100      	movs	r1, #0
 8002284:	4803      	ldr	r0, [pc, #12]	@ (8002294 <SIM_DMA_Stop+0x30>)
 8002286:	f015 fc0b 	bl	8017aa0 <memset>
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200004bc 	.word	0x200004bc
 8002294:	20004fb4 	.word	0x20004fb4

08002298 <SIM_DMA_Start>:

/*-----RESTART DMA UART-----*/
void SIM_DMA_Start(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
    memset(sim_rx_buffer, 0, sizeof(sim_rx_buffer));
 800229c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80022a0:	2100      	movs	r1, #0
 80022a2:	4805      	ldr	r0, [pc, #20]	@ (80022b8 <SIM_DMA_Start+0x20>)
 80022a4:	f015 fbfc 	bl	8017aa0 <memset>
    HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, (uint8_t*)sim_rx_buffer, SIM_RXBUFFER_SIZE);
 80022a8:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80022ac:	4902      	ldr	r1, [pc, #8]	@ (80022b8 <SIM_DMA_Start+0x20>)
 80022ae:	4803      	ldr	r0, [pc, #12]	@ (80022bc <SIM_DMA_Start+0x24>)
 80022b0:	f015 fab8 	bl	8017824 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20004fb4 	.word	0x20004fb4
 80022bc:	200004bc 	.word	0x200004bc

080022c0 <SIM_Receive_Response>:

/*------RICEZIONE RISPOSTA DAL MODULO LTE------*/
uint16_t SIM_Receive_Response(char* rx, uint32_t timeout_ms)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
	uint16_t RxLen = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	817b      	strh	r3, [r7, #10]
	uint32_t start_time = HAL_GetTick();
 80022ce:	f009 ffd1 	bl	800c274 <HAL_GetTick>
 80022d2:	60f8      	str	r0, [r7, #12]

	while ((HAL_GetTick() - start_time) < timeout_ms)
 80022d4:	e00d      	b.n	80022f2 <SIM_Receive_Response+0x32>
	{
		HAL_UARTEx_ReceiveToIdle(SIM_UART, (uint8_t *)rx, 256, &RxLen, 500);
 80022d6:	f107 030a 	add.w	r3, r7, #10
 80022da:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80022de:	9200      	str	r2, [sp, #0]
 80022e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	480a      	ldr	r0, [pc, #40]	@ (8002310 <SIM_Receive_Response+0x50>)
 80022e8:	f015 f999 	bl	801761e <HAL_UARTEx_ReceiveToIdle>
		if (RxLen > 0)
 80022ec:	897b      	ldrh	r3, [r7, #10]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d108      	bne.n	8002304 <SIM_Receive_Response+0x44>
	while ((HAL_GetTick() - start_time) < timeout_ms)
 80022f2:	f009 ffbf 	bl	800c274 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d8e9      	bhi.n	80022d6 <SIM_Receive_Response+0x16>
 8002302:	e000      	b.n	8002306 <SIM_Receive_Response+0x46>
			break;
 8002304:	bf00      	nop
	}
	return RxLen;
 8002306:	897b      	ldrh	r3, [r7, #10]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	200004bc 	.word	0x200004bc

08002314 <SIM_Receive_OTA>:

/*------RICEZIONE DATI OTA------*/
uint16_t SIM_Receive_OTA(char* rx, uint32_t timeout_ms)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af02      	add	r7, sp, #8
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
	uint16_t RxLen = 0;
 800231e:	2300      	movs	r3, #0
 8002320:	817b      	strh	r3, [r7, #10]
	uint32_t start_time = HAL_GetTick();
 8002322:	f009 ffa7 	bl	800c274 <HAL_GetTick>
 8002326:	60f8      	str	r0, [r7, #12]

	while ((HAL_GetTick() - start_time) < timeout_ms)
 8002328:	e00d      	b.n	8002346 <SIM_Receive_OTA+0x32>
	{
		HAL_UARTEx_ReceiveToIdle(SIM_UART, (uint8_t *)rx, 800, &RxLen, 500);
 800232a:	f107 030a 	add.w	r3, r7, #10
 800232e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002332:	9200      	str	r2, [sp, #0]
 8002334:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	480a      	ldr	r0, [pc, #40]	@ (8002364 <SIM_Receive_OTA+0x50>)
 800233c:	f015 f96f 	bl	801761e <HAL_UARTEx_ReceiveToIdle>
		if (RxLen > 0)
 8002340:	897b      	ldrh	r3, [r7, #10]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d108      	bne.n	8002358 <SIM_Receive_OTA+0x44>
	while ((HAL_GetTick() - start_time) < timeout_ms)
 8002346:	f009 ff95 	bl	800c274 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	429a      	cmp	r2, r3
 8002354:	d8e9      	bhi.n	800232a <SIM_Receive_OTA+0x16>
 8002356:	e000      	b.n	800235a <SIM_Receive_OTA+0x46>
			break;
 8002358:	bf00      	nop
	}
	return RxLen;
 800235a:	897b      	ldrh	r3, [r7, #10]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	200004bc 	.word	0x200004bc

08002368 <SIM_Check_IP>:

/*------CONTROLLO INDIRIZZO IP------*/
int SIM_Check_IP(const char* response)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08c      	sub	sp, #48	@ 0x30
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
	char* cnact_pos = strstr(response, "+CNACT:");
 8002370:	4915      	ldr	r1, [pc, #84]	@ (80023c8 <SIM_Check_IP+0x60>)
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f015 fbce 	bl	8017b14 <strstr>
 8002378:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if(cnact_pos != NULL) 
 800237a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01d      	beq.n	80023bc <SIM_Check_IP+0x54>
	{
		int status;
		char ip_addr[32] = {0};
 8002380:	f107 0308 	add.w	r3, r7, #8
 8002384:	2220      	movs	r2, #32
 8002386:	2100      	movs	r1, #0
 8002388:	4618      	mov	r0, r3
 800238a:	f015 fb89 	bl	8017aa0 <memset>
		if(sscanf(cnact_pos, "+CNACT: %d,%31s", &status, ip_addr) == 2)
 800238e:	f107 0308 	add.w	r3, r7, #8
 8002392:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002396:	490d      	ldr	r1, [pc, #52]	@ (80023cc <SIM_Check_IP+0x64>)
 8002398:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800239a:	f015 fb43 	bl	8017a24 <siscanf>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d10b      	bne.n	80023bc <SIM_Check_IP+0x54>
		{
			return (status == 1 && strlen(ip_addr) > 0) ? 1 : 0;
 80023a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d106      	bne.n	80023b8 <SIM_Check_IP+0x50>
 80023aa:	f107 0308 	add.w	r3, r7, #8
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <SIM_Check_IP+0x50>
 80023b4:	2301      	movs	r3, #1
 80023b6:	e002      	b.n	80023be <SIM_Check_IP+0x56>
 80023b8:	2300      	movs	r3, #0
 80023ba:	e000      	b.n	80023be <SIM_Check_IP+0x56>
		}
	}
	return 0;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3730      	adds	r7, #48	@ 0x30
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	08018e94 	.word	0x08018e94
 80023cc:	08018e9c 	.word	0x08018e9c

080023d0 <SIM_Parse_Command>:
    return 0;
}

/*------PARSING MESSAGGIO MQTT------*/
void SIM_Parse_Command(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
	char* buf = (char*)sim_rx_buffer;
 80023d6:	4b81      	ldr	r3, [pc, #516]	@ (80025dc <SIM_Parse_Command+0x20c>)
 80023d8:	60fb      	str	r3, [r7, #12]

	if(strncmp(buf, "+CMD,", 5) == 0)
 80023da:	2205      	movs	r2, #5
 80023dc:	4980      	ldr	r1, [pc, #512]	@ (80025e0 <SIM_Parse_Command+0x210>)
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	f015 fb73 	bl	8017aca <strncmp>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f040 80f4 	bne.w	80025d4 <SIM_Parse_Command+0x204>
	{
		char* pos = buf + 5;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	3305      	adds	r3, #5
 80023f0:	60bb      	str	r3, [r7, #8]
		// Estrai il valore del comando (cmd_val) come stringa
		char cmd_str[8] = {0};
 80023f2:	463b      	mov	r3, r7
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
		int i = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
		while(pos[i] != ',' && pos[i] != '\0' && i < 3)
 80023fe:	e00b      	b.n	8002418 <SIM_Parse_Command+0x48>
		{
			cmd_str[i] = pos[i];
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	68ba      	ldr	r2, [r7, #8]
 8002404:	4413      	add	r3, r2
 8002406:	7819      	ldrb	r1, [r3, #0]
 8002408:	463a      	mov	r2, r7
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	4413      	add	r3, r2
 800240e:	460a      	mov	r2, r1
 8002410:	701a      	strb	r2, [r3, #0]
			i++;
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	3301      	adds	r3, #1
 8002416:	617b      	str	r3, [r7, #20]
		while(pos[i] != ',' && pos[i] != '\0' && i < 3)
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	4413      	add	r3, r2
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b2c      	cmp	r3, #44	@ 0x2c
 8002422:	d008      	beq.n	8002436 <SIM_Parse_Command+0x66>
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	4413      	add	r3, r2
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d002      	beq.n	8002436 <SIM_Parse_Command+0x66>
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2b02      	cmp	r3, #2
 8002434:	dde4      	ble.n	8002400 <SIM_Parse_Command+0x30>
		}
		cmd_str[i] = '\0';
 8002436:	463a      	mov	r2, r7
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	4413      	add	r3, r2
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]

		// Avanza oltre la virgola per eventuale parsing successivo
		char* data_pos = pos + i;
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	4413      	add	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
		if(*data_pos == ',') data_pos++;
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b2c      	cmp	r3, #44	@ 0x2c
 800244e:	d102      	bne.n	8002456 <SIM_Parse_Command+0x86>
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	3301      	adds	r3, #1
 8002454:	613b      	str	r3, [r7, #16]

		if(strcmp(cmd_str, "IDL") == 0)
 8002456:	463b      	mov	r3, r7
 8002458:	4962      	ldr	r1, [pc, #392]	@ (80025e4 <SIM_Parse_Command+0x214>)
 800245a:	4618      	mov	r0, r3
 800245c:	f7fd feb8 	bl	80001d0 <strcmp>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d105      	bne.n	8002472 <SIM_Parse_Command+0xa2>
		{
			flags.CMD.Idle = 1;
 8002466:	4a60      	ldr	r2, [pc, #384]	@ (80025e8 <SIM_Parse_Command+0x218>)
 8002468:	7893      	ldrb	r3, [r2, #2]
 800246a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800246e:	7093      	strb	r3, [r2, #2]
		else if(strcmp(cmd_str, "RST") == 0) 
		{
			HAL_NVIC_SystemReset();
		}
	}
}
 8002470:	e0b0      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "SRT") == 0) 
 8002472:	463b      	mov	r3, r7
 8002474:	495d      	ldr	r1, [pc, #372]	@ (80025ec <SIM_Parse_Command+0x21c>)
 8002476:	4618      	mov	r0, r3
 8002478:	f7fd feaa 	bl	80001d0 <strcmp>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d105      	bne.n	800248e <SIM_Parse_Command+0xbe>
			flags.CMD.Start_Meas = 1;
 8002482:	4a59      	ldr	r2, [pc, #356]	@ (80025e8 <SIM_Parse_Command+0x218>)
 8002484:	7893      	ldrb	r3, [r2, #2]
 8002486:	f043 0320 	orr.w	r3, r3, #32
 800248a:	7093      	strb	r3, [r2, #2]
}
 800248c:	e0a2      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "PNG") == 0) 
 800248e:	463b      	mov	r3, r7
 8002490:	4957      	ldr	r1, [pc, #348]	@ (80025f0 <SIM_Parse_Command+0x220>)
 8002492:	4618      	mov	r0, r3
 8002494:	f7fd fe9c 	bl	80001d0 <strcmp>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d105      	bne.n	80024aa <SIM_Parse_Command+0xda>
			flags.CMD.Ping = 1;
 800249e:	4a52      	ldr	r2, [pc, #328]	@ (80025e8 <SIM_Parse_Command+0x218>)
 80024a0:	7893      	ldrb	r3, [r2, #2]
 80024a2:	f043 0304 	orr.w	r3, r3, #4
 80024a6:	7093      	strb	r3, [r2, #2]
}
 80024a8:	e094      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "SND") == 0) 
 80024aa:	463b      	mov	r3, r7
 80024ac:	4951      	ldr	r1, [pc, #324]	@ (80025f4 <SIM_Parse_Command+0x224>)
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fd fe8e 	bl	80001d0 <strcmp>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d123      	bne.n	8002502 <SIM_Parse_Command+0x132>
			if(strcmp(data_pos, "1") == 0)
 80024ba:	494f      	ldr	r1, [pc, #316]	@ (80025f8 <SIM_Parse_Command+0x228>)
 80024bc:	6938      	ldr	r0, [r7, #16]
 80024be:	f7fd fe87 	bl	80001d0 <strcmp>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10a      	bne.n	80024de <SIM_Parse_Command+0x10e>
				sys.Log_Request = 1;
 80024c8:	4b4c      	ldr	r3, [pc, #304]	@ (80025fc <SIM_Parse_Command+0x22c>)
 80024ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024ce:	461a      	mov	r2, r3
 80024d0:	f892 30e8 	ldrb.w	r3, [r2, #232]	@ 0xe8
 80024d4:	f043 0301 	orr.w	r3, r3, #1
 80024d8:	f882 30e8 	strb.w	r3, [r2, #232]	@ 0xe8
}
 80024dc:	e07a      	b.n	80025d4 <SIM_Parse_Command+0x204>
			else if(strcmp(data_pos, "0") == 0)
 80024de:	4948      	ldr	r1, [pc, #288]	@ (8002600 <SIM_Parse_Command+0x230>)
 80024e0:	6938      	ldr	r0, [r7, #16]
 80024e2:	f7fd fe75 	bl	80001d0 <strcmp>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d173      	bne.n	80025d4 <SIM_Parse_Command+0x204>
				sys.Log_Request = 0;
 80024ec:	4b43      	ldr	r3, [pc, #268]	@ (80025fc <SIM_Parse_Command+0x22c>)
 80024ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024f2:	461a      	mov	r2, r3
 80024f4:	f892 30e8 	ldrb.w	r3, [r2, #232]	@ 0xe8
 80024f8:	f023 0301 	bic.w	r3, r3, #1
 80024fc:	f882 30e8 	strb.w	r3, [r2, #232]	@ 0xe8
}
 8002500:	e068      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "MSR") == 0) 
 8002502:	463b      	mov	r3, r7
 8002504:	493f      	ldr	r1, [pc, #252]	@ (8002604 <SIM_Parse_Command+0x234>)
 8002506:	4618      	mov	r0, r3
 8002508:	f7fd fe62 	bl	80001d0 <strcmp>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11a      	bne.n	8002548 <SIM_Parse_Command+0x178>
			if(!flags.CMD.Measure_Request) 
 8002512:	4b35      	ldr	r3, [pc, #212]	@ (80025e8 <SIM_Parse_Command+0x218>)
 8002514:	789b      	ldrb	r3, [r3, #2]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	b2db      	uxtb	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d159      	bne.n	80025d4 <SIM_Parse_Command+0x204>
				LED_Start(RED_LED, FAST, LOW);
 8002520:	2207      	movs	r2, #7
 8002522:	2100      	movs	r1, #0
 8002524:	2004      	movs	r0, #4
 8002526:	f001 fe13 	bl	8004150 <LED_Start>
				Send_Measure_Addr = sys.Current_RAM_Address;
 800252a:	4b34      	ldr	r3, [pc, #208]	@ (80025fc <SIM_Parse_Command+0x22c>)
 800252c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002530:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8002534:	4a34      	ldr	r2, [pc, #208]	@ (8002608 <SIM_Parse_Command+0x238>)
 8002536:	6013      	str	r3, [r2, #0]
				flags.CMD.Measure_Request = 1;
 8002538:	4a2b      	ldr	r2, [pc, #172]	@ (80025e8 <SIM_Parse_Command+0x218>)
 800253a:	7893      	ldrb	r3, [r2, #2]
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	7093      	strb	r3, [r2, #2]
				Switch_Buffer();
 8002542:	f004 fae7 	bl	8006b14 <Switch_Buffer>
}
 8002546:	e045      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "OTA") == 0) 
 8002548:	463b      	mov	r3, r7
 800254a:	4930      	ldr	r1, [pc, #192]	@ (800260c <SIM_Parse_Command+0x23c>)
 800254c:	4618      	mov	r0, r3
 800254e:	f7fd fe3f 	bl	80001d0 <strcmp>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d109      	bne.n	800256c <SIM_Parse_Command+0x19c>
			if(state == IDLE) 
 8002558:	4b2d      	ldr	r3, [pc, #180]	@ (8002610 <SIM_Parse_Command+0x240>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d139      	bne.n	80025d4 <SIM_Parse_Command+0x204>
				flags.CMD.Start_OTA = 1;
 8002560:	4a21      	ldr	r2, [pc, #132]	@ (80025e8 <SIM_Parse_Command+0x218>)
 8002562:	7893      	ldrb	r3, [r2, #2]
 8002564:	f043 0302 	orr.w	r3, r3, #2
 8002568:	7093      	strb	r3, [r2, #2]
}
 800256a:	e033      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "SET") == 0) 
 800256c:	463b      	mov	r3, r7
 800256e:	4929      	ldr	r1, [pc, #164]	@ (8002614 <SIM_Parse_Command+0x244>)
 8002570:	4618      	mov	r0, r3
 8002572:	f7fd fe2d 	bl	80001d0 <strcmp>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10c      	bne.n	8002596 <SIM_Parse_Command+0x1c6>
			if(state == IDLE) 
 800257c:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <SIM_Parse_Command+0x240>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d127      	bne.n	80025d4 <SIM_Parse_Command+0x204>
				flags.CMD.Set_Config = 1;
 8002584:	4a18      	ldr	r2, [pc, #96]	@ (80025e8 <SIM_Parse_Command+0x218>)
 8002586:	7893      	ldrb	r3, [r2, #2]
 8002588:	f043 0308 	orr.w	r3, r3, #8
 800258c:	7093      	strb	r3, [r2, #2]
				SIM_Parse_Cfg(data_pos); 
 800258e:	6938      	ldr	r0, [r7, #16]
 8002590:	f000 f846 	bl	8002620 <SIM_Parse_Cfg>
}
 8002594:	e01e      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "GET") == 0) 
 8002596:	463b      	mov	r3, r7
 8002598:	491f      	ldr	r1, [pc, #124]	@ (8002618 <SIM_Parse_Command+0x248>)
 800259a:	4618      	mov	r0, r3
 800259c:	f7fd fe18 	bl	80001d0 <strcmp>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10c      	bne.n	80025c0 <SIM_Parse_Command+0x1f0>
			if(state == IDLE) 
 80025a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002610 <SIM_Parse_Command+0x240>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d112      	bne.n	80025d4 <SIM_Parse_Command+0x204>
				flags.CMD.Get_Config = 1;
 80025ae:	4a0e      	ldr	r2, [pc, #56]	@ (80025e8 <SIM_Parse_Command+0x218>)
 80025b0:	7893      	ldrb	r3, [r2, #2]
 80025b2:	f043 0310 	orr.w	r3, r3, #16
 80025b6:	7093      	strb	r3, [r2, #2]
				SIM_Get_Cfg(data_pos);
 80025b8:	6938      	ldr	r0, [r7, #16]
 80025ba:	f000 f897 	bl	80026ec <SIM_Get_Cfg>
}
 80025be:	e009      	b.n	80025d4 <SIM_Parse_Command+0x204>
		else if(strcmp(cmd_str, "RST") == 0) 
 80025c0:	463b      	mov	r3, r7
 80025c2:	4916      	ldr	r1, [pc, #88]	@ (800261c <SIM_Parse_Command+0x24c>)
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fd fe03 	bl	80001d0 <strcmp>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <SIM_Parse_Command+0x204>
			HAL_NVIC_SystemReset();
 80025d0:	f00b fb35 	bl	800dc3e <HAL_NVIC_SystemReset>
}
 80025d4:	bf00      	nop
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20004fb4 	.word	0x20004fb4
 80025e0:	08018ed8 	.word	0x08018ed8
 80025e4:	08018ee0 	.word	0x08018ee0
 80025e8:	20001790 	.word	0x20001790
 80025ec:	08018ee4 	.word	0x08018ee4
 80025f0:	08018ee8 	.word	0x08018ee8
 80025f4:	08018eec 	.word	0x08018eec
 80025f8:	08018ef0 	.word	0x08018ef0
 80025fc:	200005d8 	.word	0x200005d8
 8002600:	08018ef4 	.word	0x08018ef4
 8002604:	08018ef8 	.word	0x08018ef8
 8002608:	20004984 	.word	0x20004984
 800260c:	08018efc 	.word	0x08018efc
 8002610:	200005d4 	.word	0x200005d4
 8002614:	08018f00 	.word	0x08018f00
 8002618:	08018f04 	.word	0x08018f04
 800261c:	08018f08 	.word	0x08018f08

08002620 <SIM_Parse_Cfg>:

/*-----PARSING CONFIGURAZIONE-----*/
void SIM_Parse_Cfg(char* cmd_start)
{   
 8002620:	b580      	push	{r7, lr}
 8002622:	b088      	sub	sp, #32
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
    memset(cfg_var, 0, sizeof(cfg_var));
 8002628:	2214      	movs	r2, #20
 800262a:	2100      	movs	r1, #0
 800262c:	482c      	ldr	r0, [pc, #176]	@ (80026e0 <SIM_Parse_Cfg+0xc0>)
 800262e:	f015 fa37 	bl	8017aa0 <memset>
    memset(new_cfg_val, 0, sizeof(new_cfg_val));
 8002632:	220a      	movs	r2, #10
 8002634:	2100      	movs	r1, #0
 8002636:	482b      	ldr	r0, [pc, #172]	@ (80026e4 <SIM_Parse_Cfg+0xc4>)
 8002638:	f015 fa32 	bl	8017aa0 <memset>
    
    char* pos = cmd_start; // cmd_start arriva gi dopo "SET,"
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	61fb      	str	r3, [r7, #28]

    // Prima virgola
    char* comma1 = strchr(pos, ',');
 8002640:	212c      	movs	r1, #44	@ 0x2c
 8002642:	69f8      	ldr	r0, [r7, #28]
 8002644:	f015 fa34 	bl	8017ab0 <strchr>
 8002648:	61b8      	str	r0, [r7, #24]
    if(!comma1) return;
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d040      	beq.n	80026d2 <SIM_Parse_Cfg+0xb2>

    // Seconda virgola
    char* comma2 = strchr(comma1 + 1, ',');
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	3301      	adds	r3, #1
 8002654:	212c      	movs	r1, #44	@ 0x2c
 8002656:	4618      	mov	r0, r3
 8002658:	f015 fa2a 	bl	8017ab0 <strchr>
 800265c:	6178      	str	r0, [r7, #20]
    if(!comma2) return;
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d038      	beq.n	80026d6 <SIM_Parse_Cfg+0xb6>

    // Estrai cfg_var (dall'inizio alla prima virgola)
    int var_len = comma1 - pos;
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	613b      	str	r3, [r7, #16]
    if(var_len > 0 && var_len < sizeof(cfg_var)) 
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	dd0d      	ble.n	800268e <SIM_Parse_Cfg+0x6e>
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	2b13      	cmp	r3, #19
 8002676:	d80a      	bhi.n	800268e <SIM_Parse_Cfg+0x6e>
    {
        strncpy(cfg_var, pos, var_len);
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	461a      	mov	r2, r3
 800267c:	69f9      	ldr	r1, [r7, #28]
 800267e:	4818      	ldr	r0, [pc, #96]	@ (80026e0 <SIM_Parse_Cfg+0xc0>)
 8002680:	f015 fa35 	bl	8017aee <strncpy>
        cfg_var[var_len] = '\0';
 8002684:	4a16      	ldr	r2, [pc, #88]	@ (80026e0 <SIM_Parse_Cfg+0xc0>)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4413      	add	r3, r2
 800268a:	2200      	movs	r2, #0
 800268c:	701a      	strb	r2, [r3, #0]
    }

    // Estrai cfg_idx (dalla prima virgola alla seconda)
    cfg_idx = atoi(comma1 + 1);
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	3301      	adds	r3, #1
 8002692:	4618      	mov	r0, r3
 8002694:	f015 f91a 	bl	80178cc <atoi>
 8002698:	4603      	mov	r3, r0
 800269a:	4a13      	ldr	r2, [pc, #76]	@ (80026e8 <SIM_Parse_Cfg+0xc8>)
 800269c:	6013      	str	r3, [r2, #0]

    // Estrai new_cfg_val (dalla seconda virgola in poi)
    int val_len = strlen(comma2 + 1);
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	3301      	adds	r3, #1
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fd fd9e 	bl	80001e4 <strlen>
 80026a8:	4603      	mov	r3, r0
 80026aa:	60fb      	str	r3, [r7, #12]
    if(val_len > 0 && val_len < sizeof(new_cfg_val)) 
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	dd12      	ble.n	80026d8 <SIM_Parse_Cfg+0xb8>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b09      	cmp	r3, #9
 80026b6:	d80f      	bhi.n	80026d8 <SIM_Parse_Cfg+0xb8>
    {
        strncpy(new_cfg_val, comma2 + 1, val_len);
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	3301      	adds	r3, #1
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	4619      	mov	r1, r3
 80026c0:	4808      	ldr	r0, [pc, #32]	@ (80026e4 <SIM_Parse_Cfg+0xc4>)
 80026c2:	f015 fa14 	bl	8017aee <strncpy>
        new_cfg_val[val_len] = '\0';
 80026c6:	4a07      	ldr	r2, [pc, #28]	@ (80026e4 <SIM_Parse_Cfg+0xc4>)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]
 80026d0:	e002      	b.n	80026d8 <SIM_Parse_Cfg+0xb8>
    if(!comma1) return;
 80026d2:	bf00      	nop
 80026d4:	e000      	b.n	80026d8 <SIM_Parse_Cfg+0xb8>
    if(!comma2) return;
 80026d6:	bf00      	nop
    }
}
 80026d8:	3720      	adds	r7, #32
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20005784 	.word	0x20005784
 80026e4:	2000579c 	.word	0x2000579c
 80026e8:	20005798 	.word	0x20005798

080026ec <SIM_Get_Cfg>:

/*-----RECUPERO VALORE DI CONFIGURAZIONE-----*/
void SIM_Get_Cfg(char* cmd_start)
{   
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
	memset(cfg_var, 0, sizeof(cfg_var));
 80026f4:	2214      	movs	r2, #20
 80026f6:	2100      	movs	r1, #0
 80026f8:	481f      	ldr	r0, [pc, #124]	@ (8002778 <SIM_Get_Cfg+0x8c>)
 80026fa:	f015 f9d1 	bl	8017aa0 <memset>
	memset(new_cfg_val, 0, sizeof(new_cfg_val));
 80026fe:	220a      	movs	r2, #10
 8002700:	2100      	movs	r1, #0
 8002702:	481e      	ldr	r0, [pc, #120]	@ (800277c <SIM_Get_Cfg+0x90>)
 8002704:	f015 f9cc 	bl	8017aa0 <memset>
	
	char* pos = cmd_start;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	617b      	str	r3, [r7, #20]

	// Prima virgola (dopo GET)
	char* comma1 = strchr(pos, ',');
 800270c:	212c      	movs	r1, #44	@ 0x2c
 800270e:	6978      	ldr	r0, [r7, #20]
 8002710:	f015 f9ce 	bl	8017ab0 <strchr>
 8002714:	6138      	str	r0, [r7, #16]
	if(!comma1) return;
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d027      	beq.n	800276c <SIM_Get_Cfg+0x80>

	// Seconda virgola
	char* comma2 = strchr(comma1 + 1, ',');
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	3301      	adds	r3, #1
 8002720:	212c      	movs	r1, #44	@ 0x2c
 8002722:	4618      	mov	r0, r3
 8002724:	f015 f9c4 	bl	8017ab0 <strchr>
 8002728:	60f8      	str	r0, [r7, #12]
	if(!comma2) return;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d01f      	beq.n	8002770 <SIM_Get_Cfg+0x84>

	// Estrai cfg_var (tra GET, e prima virgola)
	int var_len = comma1 - pos;
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	60bb      	str	r3, [r7, #8]
	if(var_len > 0 && var_len < sizeof(cfg_var)) 
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	2b00      	cmp	r3, #0
 800273c:	dd0d      	ble.n	800275a <SIM_Get_Cfg+0x6e>
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	2b13      	cmp	r3, #19
 8002742:	d80a      	bhi.n	800275a <SIM_Get_Cfg+0x6e>
	{
		strncpy(cfg_var, pos, var_len);
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	461a      	mov	r2, r3
 8002748:	6979      	ldr	r1, [r7, #20]
 800274a:	480b      	ldr	r0, [pc, #44]	@ (8002778 <SIM_Get_Cfg+0x8c>)
 800274c:	f015 f9cf 	bl	8017aee <strncpy>
		cfg_var[var_len] = '\0';
 8002750:	4a09      	ldr	r2, [pc, #36]	@ (8002778 <SIM_Get_Cfg+0x8c>)
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	4413      	add	r3, r2
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]
	}

	// Estrai cfg_idx
	cfg_idx = atoi(comma2 + 1);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	3301      	adds	r3, #1
 800275e:	4618      	mov	r0, r3
 8002760:	f015 f8b4 	bl	80178cc <atoi>
 8002764:	4603      	mov	r3, r0
 8002766:	4a06      	ldr	r2, [pc, #24]	@ (8002780 <SIM_Get_Cfg+0x94>)
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e002      	b.n	8002772 <SIM_Get_Cfg+0x86>
	if(!comma1) return;
 800276c:	bf00      	nop
 800276e:	e000      	b.n	8002772 <SIM_Get_Cfg+0x86>
	if(!comma2) return;
 8002770:	bf00      	nop
}
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20005784 	.word	0x20005784
 800277c:	2000579c 	.word	0x2000579c
 8002780:	20005798 	.word	0x20005798

08002784 <SIM_Send_TCP>:
    SIM_Wait_Response("OK");
}

/*-----INVIO DATI AL SERVER TCP-----*/
void SIM_Send_TCP(char* data)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b090      	sub	sp, #64	@ 0x40
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
    char cmd[50];
	uint16_t size = (uint16_t)strlen(data);
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7fd fd29 	bl	80001e4 <strlen>
 8002792:	4603      	mov	r3, r0
 8002794:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    sprintf(cmd, "AT+CIPSEND=%u\r", size);
 8002796:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002798:	f107 030c 	add.w	r3, r7, #12
 800279c:	490c      	ldr	r1, [pc, #48]	@ (80027d0 <SIM_Send_TCP+0x4c>)
 800279e:	4618      	mov	r0, r3
 80027a0:	f015 f91e 	bl	80179e0 <siprintf>
    SIM_Send_Command(cmd);
 80027a4:	f107 030c 	add.w	r3, r7, #12
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fd2f 	bl	800220c <SIM_Send_Command>

    SIM_Wait_Response(">");
 80027ae:	4809      	ldr	r0, [pc, #36]	@ (80027d4 <SIM_Send_TCP+0x50>)
 80027b0:	f000 f8f8 	bl	80029a4 <SIM_Wait_Response>

    HAL_UART_Transmit(SIM_UART, (uint8_t*)data, size, 1000);
 80027b4:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80027b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4806      	ldr	r0, [pc, #24]	@ (80027d8 <SIM_Send_TCP+0x54>)
 80027be:	f013 fa77 	bl	8015cb0 <HAL_UART_Transmit>
    
    SIM_Wait_Response("OK");
 80027c2:	4806      	ldr	r0, [pc, #24]	@ (80027dc <SIM_Send_TCP+0x58>)
 80027c4:	f000 f8ee 	bl	80029a4 <SIM_Wait_Response>
}
 80027c8:	bf00      	nop
 80027ca:	3740      	adds	r7, #64	@ 0x40
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	08018f38 	.word	0x08018f38
 80027d4:	08018f34 	.word	0x08018f34
 80027d8:	200004bc 	.word	0x200004bc
 80027dc:	08018c94 	.word	0x08018c94

080027e0 <SIM_Send_TCP_Chunk>:
    SIM_Send_Command_DMA(cmd);
}

/*-----INVIO DATI AL SERVER TCP SENZA DMA-----*/
void SIM_Send_TCP_Chunk(uint16_t size)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	80fb      	strh	r3, [r7, #6]
    char cmd[18];

    sprintf(cmd, "AT+CIPSEND=%u\r", size);
 80027ea:	88fa      	ldrh	r2, [r7, #6]
 80027ec:	f107 030c 	add.w	r3, r7, #12
 80027f0:	4906      	ldr	r1, [pc, #24]	@ (800280c <SIM_Send_TCP_Chunk+0x2c>)
 80027f2:	4618      	mov	r0, r3
 80027f4:	f015 f8f4 	bl	80179e0 <siprintf>
    SIM_Send_Command(cmd);
 80027f8:	f107 030c 	add.w	r3, r7, #12
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff fd05 	bl	800220c <SIM_Send_Command>
}
 8002802:	bf00      	nop
 8002804:	3720      	adds	r7, #32
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	08018f38 	.word	0x08018f38

08002810 <SIM_Send_Infos>:

/*-----INVIO INFORMAZIONI AL SERVER MQTT-----*/
void SIM_Send_Infos(void)
{
 8002810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002812:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8002816:	af10      	add	r7, sp, #64	@ 0x40
	uint16_t len = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	f8a7 3246 	strh.w	r3, [r7, #582]	@ 0x246
	char command[18];
	char infos[512];
	uint16_t new_temp = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244

	SIM_DMA_Stop();
 8002824:	f7ff fd1e 	bl	8002264 <SIM_DMA_Stop>

	BC_MultiRead_Reg(REG3B_VBAT_ADC, &Vbatt);
 8002828:	4954      	ldr	r1, [pc, #336]	@ (800297c <SIM_Send_Infos+0x16c>)
 800282a:	203b      	movs	r0, #59	@ 0x3b
 800282c:	f000 fb8c 	bl	8002f48 <BC_MultiRead_Reg>
	INA3221_Read_Measure(&Supply);
 8002830:	4853      	ldr	r0, [pc, #332]	@ (8002980 <SIM_Send_Infos+0x170>)
 8002832:	f7fe fc0d 	bl	8001050 <INA3221_Read_Measure>
	if((new_temp = Read_Temperature()) != 0)
 8002836:	f7fe fbac 	bl	8000f92 <Read_Temperature>
 800283a:	4603      	mov	r3, r0
 800283c:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
 8002840:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <SIM_Send_Infos+0x40>
	{
		Temperature = new_temp;
 8002848:	4a4e      	ldr	r2, [pc, #312]	@ (8002984 <SIM_Send_Infos+0x174>)
 800284a:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 800284e:	8013      	strh	r3, [r2, #0]
	}
	uint16_t fw_ver = FW_VERSION;
 8002850:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002854:	f8a7 3242 	strh.w	r3, [r7, #578]	@ 0x242

	sprintf(infos, "R:%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u", config.device_id, fw_ver, sys.onDate.Year, sys.onDate.Month, sys.onDate.Date, sys.onTime.Hours, sys.onTime.Minutes, sys.onTime.Seconds, Vbatt, config.samp_freq, config.buffering_secs, Supply.v1, Supply.v2, Supply.v3, Supply.i1, Supply.i2, Supply.i3, Temperature);
 8002858:	4b4b      	ldr	r3, [pc, #300]	@ (8002988 <SIM_Send_Infos+0x178>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	469c      	mov	ip, r3
 800285e:	f8b7 4242 	ldrh.w	r4, [r7, #578]	@ 0x242
 8002862:	4b4a      	ldr	r3, [pc, #296]	@ (800298c <SIM_Send_Infos+0x17c>)
 8002864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002868:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800286c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800286e:	4b47      	ldr	r3, [pc, #284]	@ (800298c <SIM_Send_Infos+0x17c>)
 8002870:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002878:	62bb      	str	r3, [r7, #40]	@ 0x28
 800287a:	4b44      	ldr	r3, [pc, #272]	@ (800298c <SIM_Send_Infos+0x17c>)
 800287c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002880:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002884:	627b      	str	r3, [r7, #36]	@ 0x24
 8002886:	4b41      	ldr	r3, [pc, #260]	@ (800298c <SIM_Send_Infos+0x17c>)
 8002888:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800288c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002890:	623b      	str	r3, [r7, #32]
 8002892:	4b3e      	ldr	r3, [pc, #248]	@ (800298c <SIM_Send_Infos+0x17c>)
 8002894:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002898:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800289c:	61fb      	str	r3, [r7, #28]
 800289e:	4b3b      	ldr	r3, [pc, #236]	@ (800298c <SIM_Send_Infos+0x17c>)
 80028a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028a4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80028a8:	61bb      	str	r3, [r7, #24]
 80028aa:	4b34      	ldr	r3, [pc, #208]	@ (800297c <SIM_Send_Infos+0x16c>)
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	4b35      	ldr	r3, [pc, #212]	@ (8002988 <SIM_Send_Infos+0x178>)
 80028b2:	885b      	ldrh	r3, [r3, #2]
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	4b34      	ldr	r3, [pc, #208]	@ (8002988 <SIM_Send_Infos+0x178>)
 80028b8:	791b      	ldrb	r3, [r3, #4]
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	4b30      	ldr	r3, [pc, #192]	@ (8002980 <SIM_Send_Infos+0x170>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002980 <SIM_Send_Infos+0x170>)
 80028c4:	885b      	ldrh	r3, [r3, #2]
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002980 <SIM_Send_Infos+0x170>)
 80028ca:	889b      	ldrh	r3, [r3, #4]
 80028cc:	461e      	mov	r6, r3
 80028ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002980 <SIM_Send_Infos+0x170>)
 80028d0:	88db      	ldrh	r3, [r3, #6]
 80028d2:	461d      	mov	r5, r3
 80028d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002980 <SIM_Send_Infos+0x170>)
 80028d6:	891b      	ldrh	r3, [r3, #8]
 80028d8:	4619      	mov	r1, r3
 80028da:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <SIM_Send_Infos+0x170>)
 80028dc:	895b      	ldrh	r3, [r3, #10]
 80028de:	461a      	mov	r2, r3
 80028e0:	4b28      	ldr	r3, [pc, #160]	@ (8002984 <SIM_Send_Infos+0x174>)
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80028e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80028ea:	920e      	str	r2, [sp, #56]	@ 0x38
 80028ec:	910d      	str	r1, [sp, #52]	@ 0x34
 80028ee:	950c      	str	r5, [sp, #48]	@ 0x30
 80028f0:	960b      	str	r6, [sp, #44]	@ 0x2c
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	920a      	str	r2, [sp, #40]	@ 0x28
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	9208      	str	r2, [sp, #32]
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	9207      	str	r2, [sp, #28]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	9206      	str	r2, [sp, #24]
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	9205      	str	r2, [sp, #20]
 800290a:	69fa      	ldr	r2, [r7, #28]
 800290c:	9204      	str	r2, [sp, #16]
 800290e:	6a3a      	ldr	r2, [r7, #32]
 8002910:	9203      	str	r2, [sp, #12]
 8002912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002914:	9202      	str	r2, [sp, #8]
 8002916:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002918:	9201      	str	r2, [sp, #4]
 800291a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	4623      	mov	r3, r4
 8002920:	4662      	mov	r2, ip
 8002922:	491b      	ldr	r1, [pc, #108]	@ (8002990 <SIM_Send_Infos+0x180>)
 8002924:	f015 f85c 	bl	80179e0 <siprintf>
	len = (uint16_t)strlen(infos);
 8002928:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800292c:	4618      	mov	r0, r3
 800292e:	f7fd fc59 	bl	80001e4 <strlen>
 8002932:	4603      	mov	r3, r0
 8002934:	f8a7 3246 	strh.w	r3, [r7, #582]	@ 0x246

	sprintf(command, "AT+CIPSEND=%u\r",len);
 8002938:	f8b7 2246 	ldrh.w	r2, [r7, #582]	@ 0x246
 800293c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002940:	4914      	ldr	r1, [pc, #80]	@ (8002994 <SIM_Send_Infos+0x184>)
 8002942:	4618      	mov	r0, r3
 8002944:	f015 f84c 	bl	80179e0 <siprintf>
	SIM_Send_Command(command);
 8002948:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff fc5d 	bl	800220c <SIM_Send_Command>
	SIM_Wait_Response(">");
 8002952:	4811      	ldr	r0, [pc, #68]	@ (8002998 <SIM_Send_Infos+0x188>)
 8002954:	f000 f826 	bl	80029a4 <SIM_Wait_Response>
	HAL_UART_Transmit(SIM_UART, (uint8_t*)infos, len, 100);
 8002958:	f8b7 2246 	ldrh.w	r2, [r7, #582]	@ 0x246
 800295c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002960:	2364      	movs	r3, #100	@ 0x64
 8002962:	480e      	ldr	r0, [pc, #56]	@ (800299c <SIM_Send_Infos+0x18c>)
 8002964:	f013 f9a4 	bl	8015cb0 <HAL_UART_Transmit>
	SIM_Wait_Response("OK");
 8002968:	480d      	ldr	r0, [pc, #52]	@ (80029a0 <SIM_Send_Infos+0x190>)
 800296a:	f000 f81b 	bl	80029a4 <SIM_Wait_Response>
	
	SIM_DMA_Start();
 800296e:	f7ff fc93 	bl	8002298 <SIM_DMA_Start>
}
 8002972:	bf00      	nop
 8002974:	f507 7713 	add.w	r7, r7, #588	@ 0x24c
 8002978:	46bd      	mov	sp, r7
 800297a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800297c:	200041de 	.word	0x200041de
 8002980:	200038fc 	.word	0x200038fc
 8002984:	200041dc 	.word	0x200041dc
 8002988:	20001794 	.word	0x20001794
 800298c:	200005d8 	.word	0x200005d8
 8002990:	08018f48 	.word	0x08018f48
 8002994:	08018f38 	.word	0x08018f38
 8002998:	08018f34 	.word	0x08018f34
 800299c:	200004bc 	.word	0x200004bc
 80029a0:	08018c94 	.word	0x08018c94

080029a4 <SIM_Wait_Response>:

/*-----ATTESA RISPOSTA-----*/
int SIM_Wait_Response(const char* expected)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b0c8      	sub	sp, #288	@ 0x120
 80029a8:	af02      	add	r7, sp, #8
 80029aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80029ae:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80029b2:	6018      	str	r0, [r3, #0]
    char rx[256];
    memset(rx, 0, sizeof(rx));
 80029b4:	f107 0310 	add.w	r3, r7, #16
 80029b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f015 f86e 	bl	8017aa0 <memset>
    uint16_t timeout = 5000; // 5 secondi
 80029c4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029c8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    uint32_t start_time = HAL_GetTick();
 80029cc:	f009 fc52 	bl	800c274 <HAL_GetTick>
 80029d0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while((HAL_GetTick() - start_time) < timeout)
 80029d4:	e02a      	b.n	8002a2c <SIM_Wait_Response+0x88>
    {
        uint16_t RxLen = 0;
 80029d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80029da:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80029de:	2200      	movs	r2, #0
 80029e0:	801a      	strh	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle(SIM_UART, (uint8_t*)rx, sizeof(rx), &RxLen, 500);
 80029e2:	f107 030e 	add.w	r3, r7, #14
 80029e6:	f107 0110 	add.w	r1, r7, #16
 80029ea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80029ee:	9200      	str	r2, [sp, #0]
 80029f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029f4:	4816      	ldr	r0, [pc, #88]	@ (8002a50 <SIM_Wait_Response+0xac>)
 80029f6:	f014 fe12 	bl	801761e <HAL_UARTEx_ReceiveToIdle>
        
        if(RxLen > 0)
 80029fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80029fe:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00e      	beq.n	8002a26 <SIM_Wait_Response+0x82>
        {
        	if(strstr(rx, expected))
 8002a08:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002a0c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002a10:	f107 0210 	add.w	r2, r7, #16
 8002a14:	6819      	ldr	r1, [r3, #0]
 8002a16:	4610      	mov	r0, r2
 8002a18:	f015 f87c 	bl	8017b14 <strstr>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <SIM_Wait_Response+0x82>
        	{
        		return 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	e00e      	b.n	8002a44 <SIM_Wait_Response+0xa0>
        	}
        }
        
        HAL_Delay(10);
 8002a26:	200a      	movs	r0, #10
 8002a28:	f009 fc30 	bl	800c28c <HAL_Delay>
    while((HAL_GetTick() - start_time) < timeout)
 8002a2c:	f009 fc22 	bl	800c274 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002a36:	1ad2      	subs	r2, r2, r3
 8002a38:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d3ca      	bcc.n	80029d6 <SIM_Wait_Response+0x32>
    }
	return -1;
 8002a40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	200004bc 	.word	0x200004bc

08002a54 <SIM_Check_Connection>:

/*-----CONTROLLA STATO CONNESSIONE-----*/
void SIM_Check_Connection(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b0cc      	sub	sp, #304	@ 0x130
 8002a58:	af00      	add	r7, sp, #0
	char command[6];
	char response_sim[256];
	uint32_t start_time;
    const uint32_t CEREG_TIMEOUT = 180000;  
 8002a5a:	4b63      	ldr	r3, [pc, #396]	@ (8002be8 <SIM_Check_Connection+0x194>)
 8002a5c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    const uint32_t TCP_TIMEOUT = 120000;     
 8002a60:	4b62      	ldr	r3, [pc, #392]	@ (8002bec <SIM_Check_Connection+0x198>)
 8002a62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    const uint32_t MAX_TCP_ATTEMPTS = 5;    
 8002a66:	2305      	movs	r3, #5
 8002a68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    SIM_DMA_Stop();
 8002a6c:	f7ff fbfa 	bl	8002264 <SIM_DMA_Stop>

	int registered = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	start_time = HAL_GetTick();
 8002a76:	f009 fbfd 	bl	800c274 <HAL_GetTick>
 8002a7a:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
    while(!registered && (HAL_GetTick() - start_time) < CEREG_TIMEOUT)
 8002a7e:	e041      	b.n	8002b04 <SIM_Check_Connection+0xb0>
    {
        SIM_Send_Command("AT+CEREG?\r");
 8002a80:	485b      	ldr	r0, [pc, #364]	@ (8002bf0 <SIM_Check_Connection+0x19c>)
 8002a82:	f7ff fbc3 	bl	800220c <SIM_Send_Command>
        SIM_Receive_Response(response_sim, 5000);
 8002a86:	f107 0308 	add.w	r3, r7, #8
 8002a8a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fc16 	bl	80022c0 <SIM_Receive_Response>
        int n = 0, stat_value = 0;
 8002a94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002a98:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002aa4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
        char* cereg_ptr = strstr(response_sim, "+CEREG:");
 8002aac:	f107 0308 	add.w	r3, r7, #8
 8002ab0:	4950      	ldr	r1, [pc, #320]	@ (8002bf4 <SIM_Check_Connection+0x1a0>)
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f015 f82e 	bl	8017b14 <strstr>
 8002ab8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
        if(cereg_ptr && sscanf(cereg_ptr, "+CEREG: %d,%d", &n, &stat_value) >= 2 && (stat_value == 1 || stat_value == 5))
 8002abc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d01b      	beq.n	8002afc <SIM_Check_Connection+0xa8>
 8002ac4:	463b      	mov	r3, r7
 8002ac6:	1d3a      	adds	r2, r7, #4
 8002ac8:	494b      	ldr	r1, [pc, #300]	@ (8002bf8 <SIM_Check_Connection+0x1a4>)
 8002aca:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002ace:	f014 ffa9 	bl	8017a24 <siscanf>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	dd11      	ble.n	8002afc <SIM_Check_Connection+0xa8>
 8002ad8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002adc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d006      	beq.n	8002af4 <SIM_Check_Connection+0xa0>
 8002ae6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002aea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b05      	cmp	r3, #5
 8002af2:	d103      	bne.n	8002afc <SIM_Check_Connection+0xa8>
        {
            registered = 1;
 8002af4:	2301      	movs	r3, #1
 8002af6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002afa:	e003      	b.n	8002b04 <SIM_Check_Connection+0xb0>
        }
        else
        {
            HAL_Delay(2000);
 8002afc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002b00:	f009 fbc4 	bl	800c28c <HAL_Delay>
    while(!registered && (HAL_GetTick() - start_time) < CEREG_TIMEOUT)
 8002b04:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d109      	bne.n	8002b20 <SIM_Check_Connection+0xcc>
 8002b0c:	f009 fbb2 	bl	800c274 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d8af      	bhi.n	8002a80 <SIM_Check_Connection+0x2c>
        }
    }

	if(!registered) 
 8002b20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <SIM_Check_Connection+0xd8>
	{
        HAL_NVIC_SystemReset(); 
 8002b28:	f00b f889 	bl	800dc3e <HAL_NVIC_SystemReset>
    }

	int connected = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	start_time = HAL_GetTick();
 8002b32:	f009 fb9f 	bl	800c274 <HAL_GetTick>
 8002b36:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
    uint32_t tcp_attempts = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    sprintf(command, "H:%u", config.device_id);
 8002b40:	4b2e      	ldr	r3, [pc, #184]	@ (8002bfc <SIM_Check_Connection+0x1a8>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b4a:	492d      	ldr	r1, [pc, #180]	@ (8002c00 <SIM_Check_Connection+0x1ac>)
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f014 ff47 	bl	80179e0 <siprintf>
	while(!connected && (HAL_GetTick() - start_time) < TCP_TIMEOUT && tcp_attempts < MAX_TCP_ATTEMPTS)
 8002b52:	e027      	b.n	8002ba4 <SIM_Check_Connection+0x150>
	{
		SIM_Send_Command("AT+CIPSEND=3\r");
 8002b54:	482b      	ldr	r0, [pc, #172]	@ (8002c04 <SIM_Check_Connection+0x1b0>)
 8002b56:	f7ff fb59 	bl	800220c <SIM_Send_Command>
		SIM_Wait_Response(">");
 8002b5a:	482b      	ldr	r0, [pc, #172]	@ (8002c08 <SIM_Check_Connection+0x1b4>)
 8002b5c:	f7ff ff22 	bl	80029a4 <SIM_Wait_Response>
		SIM_Send_Command(command);
 8002b60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fb51 	bl	800220c <SIM_Send_Command>
		SIM_Receive_Response(response_sim, 5000);
 8002b6a:	f107 0308 	add.w	r3, r7, #8
 8002b6e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff fba4 	bl	80022c0 <SIM_Receive_Response>

		if(strstr(response_sim, "SEND OK") != NULL)
 8002b78:	f107 0308 	add.w	r3, r7, #8
 8002b7c:	4923      	ldr	r1, [pc, #140]	@ (8002c0c <SIM_Check_Connection+0x1b8>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f014 ffc8 	bl	8017b14 <strstr>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <SIM_Check_Connection+0x13e>
		{
			connected = 1;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002b90:	e008      	b.n	8002ba4 <SIM_Check_Connection+0x150>
		}
		else
		{
			tcp_attempts++;
 8002b92:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002b96:	3301      	adds	r3, #1
 8002b98:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
			HAL_Delay(2000);
 8002b9c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002ba0:	f009 fb74 	bl	800c28c <HAL_Delay>
	while(!connected && (HAL_GetTick() - start_time) < TCP_TIMEOUT && tcp_attempts < MAX_TCP_ATTEMPTS)
 8002ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10f      	bne.n	8002bcc <SIM_Check_Connection+0x178>
 8002bac:	f009 fb62 	bl	800c274 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d905      	bls.n	8002bcc <SIM_Check_Connection+0x178>
 8002bc0:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8002bc4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d3c3      	bcc.n	8002b54 <SIM_Check_Connection+0x100>
		}
	}

	if(!connected)
 8002bcc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <SIM_Check_Connection+0x184>
	{
        HAL_NVIC_SystemReset();
 8002bd4:	f00b f833 	bl	800dc3e <HAL_NVIC_SystemReset>
    }

	SIM_DMA_Start();
 8002bd8:	f7ff fb5e 	bl	8002298 <SIM_DMA_Start>
}
 8002bdc:	bf00      	nop
 8002bde:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	0002bf20 	.word	0x0002bf20
 8002bec:	0001d4c0 	.word	0x0001d4c0
 8002bf0:	08018d54 	.word	0x08018d54
 8002bf4:	08018d60 	.word	0x08018d60
 8002bf8:	08018d68 	.word	0x08018d68
 8002bfc:	20001794 	.word	0x20001794
 8002c00:	08018f80 	.word	0x08018f80
 8002c04:	08018f88 	.word	0x08018f88
 8002c08:	08018f34 	.word	0x08018f34
 8002c0c:	08018f98 	.word	0x08018f98

08002c10 <Base64_Decode>:
#include "global_variables.h"


/*-----DECODIFICA BASE64-----*/
size_t Base64_Decode(const char *in, uint8_t *out, size_t out_len)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b08b      	sub	sp, #44	@ 0x2c
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
    size_t i = 0, j = 0;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c20:	2300      	movs	r3, #0
 8002c22:	623b      	str	r3, [r7, #32]
    int v = 0, val = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	61bb      	str	r3, [r7, #24]
    while (in[i] && in[i] != '\n' && in[i] != '\r')
 8002c2c:	e02b      	b.n	8002c86 <Base64_Decode+0x76>
    {
        unsigned char c = base64_table[(unsigned char)in[i++]];
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	4413      	add	r3, r2
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb8 <Base64_Decode+0xa8>)
 8002c3e:	5c9b      	ldrb	r3, [r3, r2]
 8002c40:	75fb      	strb	r3, [r7, #23]
        if (c == 0x80) continue; // carattere non valido
 8002c42:	7dfb      	ldrb	r3, [r7, #23]
 8002c44:	2b80      	cmp	r3, #128	@ 0x80
 8002c46:	d01d      	beq.n	8002c84 <Base64_Decode+0x74>
        val = (val << 6) | c;
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	019a      	lsls	r2, r3, #6
 8002c4c:	7dfb      	ldrb	r3, [r7, #23]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        v += 6;
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	3306      	adds	r3, #6
 8002c56:	61fb      	str	r3, [r7, #28]
        if (v >= 8)
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	2b07      	cmp	r3, #7
 8002c5c:	dd13      	ble.n	8002c86 <Base64_Decode+0x76>
        {
            v -= 8;
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3b08      	subs	r3, #8
 8002c62:	61fb      	str	r3, [r7, #28]
            if (j < out_len) out[j++] = (val >> v) & 0xFF;
 8002c64:	6a3a      	ldr	r2, [r7, #32]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d20c      	bcs.n	8002c86 <Base64_Decode+0x76>
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	fa42 f103 	asr.w	r1, r2, r3
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	1c5a      	adds	r2, r3, #1
 8002c78:	623a      	str	r2, [r7, #32]
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	b2ca      	uxtb	r2, r1
 8002c80:	701a      	strb	r2, [r3, #0]
 8002c82:	e000      	b.n	8002c86 <Base64_Decode+0x76>
        if (c == 0x80) continue; // carattere non valido
 8002c84:	bf00      	nop
    while (in[i] && in[i] != '\n' && in[i] != '\r')
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	4413      	add	r3, r2
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00b      	beq.n	8002caa <Base64_Decode+0x9a>
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	4413      	add	r3, r2
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b0a      	cmp	r3, #10
 8002c9c:	d005      	beq.n	8002caa <Base64_Decode+0x9a>
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	4413      	add	r3, r2
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b0d      	cmp	r3, #13
 8002ca8:	d1c1      	bne.n	8002c2e <Base64_Decode+0x1e>
        }
    }
    return j; // numero di byte decodificati
 8002caa:	6a3b      	ldr	r3, [r7, #32]
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	372c      	adds	r7, #44	@ 0x2c
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	08019394 	.word	0x08019394

08002cbc <Base64_Encode>:

/*-----CODIFICA BASE64-----*/
size_t Base64_Encode(const uint8_t *in, size_t in_len, char *out, size_t out_size)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b08b      	sub	sp, #44	@ 0x2c
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	603b      	str	r3, [r7, #0]
    size_t i = 0, j = 0;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
    while (i < in_len && (j + 4) <= out_size)
 8002cd2:	e06c      	b.n	8002dae <Base64_Encode+0xf2>
    {
        uint32_t octet_a = i < in_len ? in[i++] : 0;
 8002cd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d206      	bcs.n	8002cea <Base64_Encode+0x2e>
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	627a      	str	r2, [r7, #36]	@ 0x24
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	e000      	b.n	8002cec <Base64_Encode+0x30>
 8002cea:	2300      	movs	r3, #0
 8002cec:	61fb      	str	r3, [r7, #28]
        uint32_t octet_b = i < in_len ? in[i++] : 0;
 8002cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d206      	bcs.n	8002d04 <Base64_Encode+0x48>
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	627a      	str	r2, [r7, #36]	@ 0x24
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	4413      	add	r3, r2
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	e000      	b.n	8002d06 <Base64_Encode+0x4a>
 8002d04:	2300      	movs	r3, #0
 8002d06:	61bb      	str	r3, [r7, #24]
        uint32_t octet_c = i < in_len ? in[i++] : 0;
 8002d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d206      	bcs.n	8002d1e <Base64_Encode+0x62>
 8002d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d12:	1c5a      	adds	r2, r3, #1
 8002d14:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4413      	add	r3, r2
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	e000      	b.n	8002d20 <Base64_Encode+0x64>
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
        uint32_t triple = (octet_a << 16) | (octet_b << 8) | octet_c;
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	041a      	lsls	r2, r3, #16
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	021b      	lsls	r3, r3, #8
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]

        out[j++] = base64_enc_table[(triple >> 18) & 0x3F];
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	0c9b      	lsrs	r3, r3, #18
 8002d36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	1c59      	adds	r1, r3, #1
 8002d3e:	6239      	str	r1, [r7, #32]
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	440b      	add	r3, r1
 8002d44:	4926      	ldr	r1, [pc, #152]	@ (8002de0 <Base64_Encode+0x124>)
 8002d46:	5c8a      	ldrb	r2, [r1, r2]
 8002d48:	701a      	strb	r2, [r3, #0]
        out[j++] = base64_enc_table[(triple >> 12) & 0x3F];
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	0b1b      	lsrs	r3, r3, #12
 8002d4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	1c59      	adds	r1, r3, #1
 8002d56:	6239      	str	r1, [r7, #32]
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	440b      	add	r3, r1
 8002d5c:	4920      	ldr	r1, [pc, #128]	@ (8002de0 <Base64_Encode+0x124>)
 8002d5e:	5c8a      	ldrb	r2, [r1, r2]
 8002d60:	701a      	strb	r2, [r3, #0]
        out[j++] = (i > in_len + 1) ? '=' : base64_enc_table[(triple >> 6) & 0x3F];
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3301      	adds	r3, #1
 8002d66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d806      	bhi.n	8002d7a <Base64_Encode+0xbe>
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	099b      	lsrs	r3, r3, #6
 8002d70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d74:	4a1a      	ldr	r2, [pc, #104]	@ (8002de0 <Base64_Encode+0x124>)
 8002d76:	5cd1      	ldrb	r1, [r2, r3]
 8002d78:	e000      	b.n	8002d7c <Base64_Encode+0xc0>
 8002d7a:	213d      	movs	r1, #61	@ 0x3d
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	1c5a      	adds	r2, r3, #1
 8002d80:	623a      	str	r2, [r7, #32]
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	460a      	mov	r2, r1
 8002d88:	701a      	strb	r2, [r3, #0]
        out[j++] = (i > in_len) ? '=' : base64_enc_table[triple & 0x3F];
 8002d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d805      	bhi.n	8002d9e <Base64_Encode+0xe2>
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d98:	4a11      	ldr	r2, [pc, #68]	@ (8002de0 <Base64_Encode+0x124>)
 8002d9a:	5cd1      	ldrb	r1, [r2, r3]
 8002d9c:	e000      	b.n	8002da0 <Base64_Encode+0xe4>
 8002d9e:	213d      	movs	r1, #61	@ 0x3d
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	623a      	str	r2, [r7, #32]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	4413      	add	r3, r2
 8002daa:	460a      	mov	r2, r1
 8002dac:	701a      	strb	r2, [r3, #0]
    while (i < in_len && (j + 4) <= out_size)
 8002dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d204      	bcs.n	8002dc0 <Base64_Encode+0x104>
 8002db6:	6a3b      	ldr	r3, [r7, #32]
 8002db8:	3304      	adds	r3, #4
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d289      	bcs.n	8002cd4 <Base64_Encode+0x18>
    }
    if (j < out_size) out[j] = '\0'; // null-terminate se vuoi una stringa
 8002dc0:	6a3a      	ldr	r2, [r7, #32]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d204      	bcs.n	8002dd2 <Base64_Encode+0x116>
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	4413      	add	r3, r2
 8002dce:	2200      	movs	r2, #0
 8002dd0:	701a      	strb	r2, [r3, #0]
    return j; // lunghezza della stringa base64 prodotta (senza null)
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	372c      	adds	r7, #44	@ 0x2c
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	08019494 	.word	0x08019494

08002de4 <BC_Init>:
#include "global_variables.h"


/*------INIZIALIZZAZIONE BATTERY CHARGER------*/
void BC_Init(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
	BC_Write_Reg(REG00_MINIMAL_SYSTEM_VOLTAGE, 0x22);           //Tensione minima di uscita con 3 celle = 11V   
 8002de8:	2122      	movs	r1, #34	@ 0x22
 8002dea:	2000      	movs	r0, #0
 8002dec:	f000 f836 	bl	8002e5c <BC_Write_Reg>
	BC_MultiWrite_Reg(REG01_CHARGE_VOLTAGE_LIMIT, 0x04EC);      //Limite tensione di carica con 3 celle = 12.6V
 8002df0:	f240 41ec 	movw	r1, #1260	@ 0x4ec
 8002df4:	2001      	movs	r0, #1
 8002df6:	f000 f87d 	bl	8002ef4 <BC_MultiWrite_Reg>
	BC_MultiWrite_Reg(REG03_CHARGE_CURRENT_LIMIT, 0x0064);      //Limite corrente di carica con 3 celle = 1A
 8002dfa:	2164      	movs	r1, #100	@ 0x64
 8002dfc:	2003      	movs	r0, #3
 8002dfe:	f000 f879 	bl	8002ef4 <BC_MultiWrite_Reg>
	BC_Write_Reg(REG10_CHARGER_CONTROL_1, 0x85);                //Tensione di OVP in ingresso = 26V
 8002e02:	2185      	movs	r1, #133	@ 0x85
 8002e04:	2010      	movs	r0, #16
 8002e06:	f000 f829 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG14_CHARGER_CONTROL_5, 0x96);                //Informazione sulla presenza dello Ship-FET
 8002e0a:	2196      	movs	r1, #150	@ 0x96
 8002e0c:	2014      	movs	r0, #20
 8002e0e:	f000 f825 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG15_MPPT_CONTROL, 0xAB);                     //MPPT attivato, tensione di MPP = 0.875*Vin, misura di 300ms ogni 2 minuti della Vin
 8002e12:	21ab      	movs	r1, #171	@ 0xab
 8002e14:	2015      	movs	r0, #21
 8002e16:	f000 f821 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG28_CHARGER_MASK_0, 0xE1);                   //Interrupt attivati: Poor source, Power good, VAC2 present, VAC1 present
 8002e1a:	21e1      	movs	r1, #225	@ 0xe1
 8002e1c:	2028      	movs	r0, #40	@ 0x28
 8002e1e:	f000 f81d 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG29_CHARGER_MASK_1, 0xD7);                   //Interrupt attivati: nessuno
 8002e22:	21d7      	movs	r1, #215	@ 0xd7
 8002e24:	2029      	movs	r0, #41	@ 0x29
 8002e26:	f000 f819 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG2A_CHARGER_MASK_2, 0x7F);                   //Interrupt attivati: nessuno
 8002e2a:	217f      	movs	r1, #127	@ 0x7f
 8002e2c:	202a      	movs	r0, #42	@ 0x2a
 8002e2e:	f000 f815 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG2B_CHARGER_MASK_3, 0x1F);                   //Interrupt attivati: nessuno
 8002e32:	211f      	movs	r1, #31
 8002e34:	202b      	movs	r0, #43	@ 0x2b
 8002e36:	f000 f811 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG2C_FAULT_MASK_0, 0xFC);                     //Interrupt attivati: VAC2 over-voltage, VAC1 over-voltage
 8002e3a:	21fc      	movs	r1, #252	@ 0xfc
 8002e3c:	202c      	movs	r0, #44	@ 0x2c
 8002e3e:	f000 f80d 	bl	8002e5c <BC_Write_Reg>
	BC_Write_Reg(REG2D_FAULT_MASK_1, 0xF4);                     //Interrupt attivati: nessuno
 8002e42:	21f4      	movs	r1, #244	@ 0xf4
 8002e44:	202d      	movs	r0, #45	@ 0x2d
 8002e46:	f000 f809 	bl	8002e5c <BC_Write_Reg>

	BC_MultiRead_Reg(REG3B_VBAT_ADC, &Vbatt);
 8002e4a:	4903      	ldr	r1, [pc, #12]	@ (8002e58 <BC_Init+0x74>)
 8002e4c:	203b      	movs	r0, #59	@ 0x3b
 8002e4e:	f000 f87b 	bl	8002f48 <BC_MultiRead_Reg>
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200041de 	.word	0x200041de

08002e5c <BC_Write_Reg>:

/*------SCRITTURA REGISTRO 8 BIT------*/
int BC_Write_Reg(uint8_t reg, uint8_t wdata)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af02      	add	r7, sp, #8
 8002e62:	4603      	mov	r3, r0
 8002e64:	460a      	mov	r2, r1
 8002e66:	71fb      	strb	r3, [r7, #7]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	71bb      	strb	r3, [r7, #6]
	int result = -1;
 8002e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e70:	60fb      	str	r3, [r7, #12]
	uint8_t toSend[2];
	toSend[0] = reg;
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	723b      	strb	r3, [r7, #8]
	toSend[1] = wdata;
 8002e76:	79bb      	ldrb	r3, [r7, #6]
 8002e78:	727b      	strb	r3, [r7, #9]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, toSend, 2, 100) == HAL_OK)
 8002e7a:	f107 0208 	add.w	r2, r7, #8
 8002e7e:	2364      	movs	r3, #100	@ 0x64
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	2302      	movs	r3, #2
 8002e84:	21d6      	movs	r1, #214	@ 0xd6
 8002e86:	4806      	ldr	r0, [pc, #24]	@ (8002ea0 <BC_Write_Reg+0x44>)
 8002e88:	f00c fcf6 	bl	800f878 <HAL_I2C_Master_Transmit>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <BC_Write_Reg+0x3a>
	{
		result = 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
	}

	return result;
 8002e96:	68fb      	ldr	r3, [r7, #12]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	20000180 	.word	0x20000180

08002ea4 <BC_Read_Reg>:

/*------LETTURA REGISTRO 8 BIT------*/
int BC_Read_Reg(uint8_t reg, uint8_t *rdata)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	4603      	mov	r3, r0
 8002eac:	6039      	str	r1, [r7, #0]
 8002eae:	71fb      	strb	r3, [r7, #7]
	int result = -1;
 8002eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002eb4:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, &reg, 1, 100) == HAL_OK)
 8002eb6:	1dfa      	adds	r2, r7, #7
 8002eb8:	2364      	movs	r3, #100	@ 0x64
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	21d6      	movs	r1, #214	@ 0xd6
 8002ec0:	480b      	ldr	r0, [pc, #44]	@ (8002ef0 <BC_Read_Reg+0x4c>)
 8002ec2:	f00c fcd9 	bl	800f878 <HAL_I2C_Master_Transmit>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10c      	bne.n	8002ee6 <BC_Read_Reg+0x42>
	{
		if(HAL_I2C_Master_Receive(I2C,  BATTERY_CHARGER_ADDR << 1, rdata, 1, 100) == HAL_OK)
 8002ecc:	2364      	movs	r3, #100	@ 0x64
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	21d6      	movs	r1, #214	@ 0xd6
 8002ed6:	4806      	ldr	r0, [pc, #24]	@ (8002ef0 <BC_Read_Reg+0x4c>)
 8002ed8:	f00c fde6 	bl	800faa8 <HAL_I2C_Master_Receive>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <BC_Read_Reg+0x42>
		{
			result = 0;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
		}
	}

	return result;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000180 	.word	0x20000180

08002ef4 <BC_MultiWrite_Reg>:

/*------SCRITTURA REGISTRO 16 BIT------*/
int BC_MultiWrite_Reg(uint8_t reg, uint16_t wdata)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af02      	add	r7, sp, #8
 8002efa:	4603      	mov	r3, r0
 8002efc:	460a      	mov	r2, r1
 8002efe:	71fb      	strb	r3, [r7, #7]
 8002f00:	4613      	mov	r3, r2
 8002f02:	80bb      	strh	r3, [r7, #4]
	int result = -1;
 8002f04:	f04f 33ff 	mov.w	r3, #4294967295
 8002f08:	60fb      	str	r3, [r7, #12]
	uint8_t toSend[3];
	toSend[0] = reg;
 8002f0a:	79fb      	ldrb	r3, [r7, #7]
 8002f0c:	723b      	strb	r3, [r7, #8]
	toSend[1] = (wdata & 0xFF00) >> 8;
 8002f0e:	88bb      	ldrh	r3, [r7, #4]
 8002f10:	0a1b      	lsrs	r3, r3, #8
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	727b      	strb	r3, [r7, #9]
	toSend[2] = wdata & 0x00FF;
 8002f18:	88bb      	ldrh	r3, [r7, #4]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	72bb      	strb	r3, [r7, #10]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, toSend, 3, 100) == HAL_OK)
 8002f1e:	f107 0208 	add.w	r2, r7, #8
 8002f22:	2364      	movs	r3, #100	@ 0x64
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2303      	movs	r3, #3
 8002f28:	21d6      	movs	r1, #214	@ 0xd6
 8002f2a:	4806      	ldr	r0, [pc, #24]	@ (8002f44 <BC_MultiWrite_Reg+0x50>)
 8002f2c:	f00c fca4 	bl	800f878 <HAL_I2C_Master_Transmit>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <BC_MultiWrite_Reg+0x46>
	{
		result = 0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	60fb      	str	r3, [r7, #12]
	}

	return result;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20000180 	.word	0x20000180

08002f48 <BC_MultiRead_Reg>:

/*------LETTURA REGISTRO 16 BIT------*/
int BC_MultiRead_Reg(uint8_t reg, uint16_t *rdata)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	4603      	mov	r3, r0
 8002f50:	6039      	str	r1, [r7, #0]
 8002f52:	71fb      	strb	r3, [r7, #7]
	int result = -1;
 8002f54:	f04f 33ff 	mov.w	r3, #4294967295
 8002f58:	60fb      	str	r3, [r7, #12]
	uint8_t data[2] = {0};
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	813b      	strh	r3, [r7, #8]

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, &reg, 1, 100) == HAL_OK)
 8002f5e:	1dfa      	adds	r2, r7, #7
 8002f60:	2364      	movs	r3, #100	@ 0x64
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	2301      	movs	r3, #1
 8002f66:	21d6      	movs	r1, #214	@ 0xd6
 8002f68:	4811      	ldr	r0, [pc, #68]	@ (8002fb0 <BC_MultiRead_Reg+0x68>)
 8002f6a:	f00c fc85 	bl	800f878 <HAL_I2C_Master_Transmit>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d118      	bne.n	8002fa6 <BC_MultiRead_Reg+0x5e>
	{
		if(HAL_I2C_Master_Receive(I2C,  BATTERY_CHARGER_ADDR << 1, data, 2, 100) == HAL_OK)
 8002f74:	f107 0208 	add.w	r2, r7, #8
 8002f78:	2364      	movs	r3, #100	@ 0x64
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	21d6      	movs	r1, #214	@ 0xd6
 8002f80:	480b      	ldr	r0, [pc, #44]	@ (8002fb0 <BC_MultiRead_Reg+0x68>)
 8002f82:	f00c fd91 	bl	800faa8 <HAL_I2C_Master_Receive>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10c      	bne.n	8002fa6 <BC_MultiRead_Reg+0x5e>
		{
			result = 0;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60fb      	str	r3, [r7, #12]
			*rdata = (data[0] << 8) | data[1];
 8002f90:	7a3b      	ldrb	r3, [r7, #8]
 8002f92:	b21b      	sxth	r3, r3
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	b21a      	sxth	r2, r3
 8002f98:	7a7b      	ldrb	r3, [r7, #9]
 8002f9a:	b21b      	sxth	r3, r3
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	b21b      	sxth	r3, r3
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	801a      	strh	r2, [r3, #0]
		}
	}

	return result;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	20000180 	.word	0x20000180

08002fb4 <BC_Read_Flags>:

/*------LETTURA FLAGS DI INTERRUZIONE------*/
int BC_Read_Flags(uint64_t *flags)
{
 8002fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fb8:	b09b      	sub	sp, #108	@ 0x6c
 8002fba:	af02      	add	r7, sp, #8
 8002fbc:	64f8      	str	r0, [r7, #76]	@ 0x4c
	int result = -1;
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint8_t data[6] = {0};
 8002fc4:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8002fc8:	2300      	movs	r3, #0
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	8093      	strh	r3, [r2, #4]
	uint8_t reg = REG22_CHARGER_FLAG_0;
 8002fce:	2322      	movs	r3, #34	@ 0x22
 8002fd0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if(HAL_I2C_Master_Transmit(I2C, BATTERY_CHARGER_ADDR << 1, &reg, 1, 100) == HAL_OK)
 8002fd4:	f107 0253 	add.w	r2, r7, #83	@ 0x53
 8002fd8:	2364      	movs	r3, #100	@ 0x64
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2301      	movs	r3, #1
 8002fde:	21d6      	movs	r1, #214	@ 0xd6
 8002fe0:	484a      	ldr	r0, [pc, #296]	@ (800310c <BC_Read_Flags+0x158>)
 8002fe2:	f00c fc49 	bl	800f878 <HAL_I2C_Master_Transmit>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f040 8089 	bne.w	8003100 <BC_Read_Flags+0x14c>
	{
		if(HAL_I2C_Master_Receive(I2C,  BATTERY_CHARGER_ADDR << 1 , (uint8_t *)data, 6, 100) == HAL_OK)
 8002fee:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8002ff2:	2364      	movs	r3, #100	@ 0x64
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	2306      	movs	r3, #6
 8002ff8:	21d6      	movs	r1, #214	@ 0xd6
 8002ffa:	4844      	ldr	r0, [pc, #272]	@ (800310c <BC_Read_Flags+0x158>)
 8002ffc:	f00c fd54 	bl	800faa8 <HAL_I2C_Master_Receive>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d17c      	bne.n	8003100 <BC_Read_Flags+0x14c>
		{
			result = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	65fb      	str	r3, [r7, #92]	@ 0x5c
			*flags = ((uint64_t)data[0] << 40) | ((uint64_t)data[1] << 32) | ((uint64_t)data[2] << 24) | ((uint64_t)data[3] << 16) | ((uint64_t)data[4] << 8) | (uint64_t)data[5];
 800300a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2200      	movs	r2, #0
 8003012:	643b      	str	r3, [r7, #64]	@ 0x40
 8003014:	647a      	str	r2, [r7, #68]	@ 0x44
 8003016:	f04f 0000 	mov.w	r0, #0
 800301a:	f04f 0100 	mov.w	r1, #0
 800301e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003020:	0219      	lsls	r1, r3, #8
 8003022:	2000      	movs	r0, #0
 8003024:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2200      	movs	r2, #0
 800302c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800302e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	6bbe      	ldr	r6, [r7, #56]	@ 0x38
 800303a:	0033      	movs	r3, r6
 800303c:	2200      	movs	r2, #0
 800303e:	ea40 0802 	orr.w	r8, r0, r2
 8003042:	ea41 0903 	orr.w	r9, r1, r3
 8003046:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2200      	movs	r2, #0
 800304e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003050:	637a      	str	r2, [r7, #52]	@ 0x34
 8003052:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003056:	460b      	mov	r3, r1
 8003058:	0a1d      	lsrs	r5, r3, #8
 800305a:	460b      	mov	r3, r1
 800305c:	061c      	lsls	r4, r3, #24
 800305e:	ea48 0304 	orr.w	r3, r8, r4
 8003062:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003064:	ea49 0305 	orr.w	r3, r9, r5
 8003068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800306a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800306e:	b2db      	uxtb	r3, r3
 8003070:	2200      	movs	r2, #0
 8003072:	623b      	str	r3, [r7, #32]
 8003074:	627a      	str	r2, [r7, #36]	@ 0x24
 8003076:	f04f 0200 	mov.w	r2, #0
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003082:	4629      	mov	r1, r5
 8003084:	040b      	lsls	r3, r1, #16
 8003086:	4621      	mov	r1, r4
 8003088:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 800308c:	4621      	mov	r1, r4
 800308e:	040a      	lsls	r2, r1, #16
 8003090:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8003094:	4621      	mov	r1, r4
 8003096:	4311      	orrs	r1, r2
 8003098:	61b9      	str	r1, [r7, #24]
 800309a:	4629      	mov	r1, r5
 800309c:	4319      	orrs	r1, r3
 800309e:	61f9      	str	r1, [r7, #28]
 80030a0:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2200      	movs	r2, #0
 80030a8:	613b      	str	r3, [r7, #16]
 80030aa:	617a      	str	r2, [r7, #20]
 80030ac:	f04f 0200 	mov.w	r2, #0
 80030b0:	f04f 0300 	mov.w	r3, #0
 80030b4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80030b8:	4629      	mov	r1, r5
 80030ba:	020b      	lsls	r3, r1, #8
 80030bc:	4621      	mov	r1, r4
 80030be:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 80030c2:	4621      	mov	r1, r4
 80030c4:	020a      	lsls	r2, r1, #8
 80030c6:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80030ca:	4621      	mov	r1, r4
 80030cc:	ea41 0a02 	orr.w	sl, r1, r2
 80030d0:	4629      	mov	r1, r5
 80030d2:	ea41 0b03 	orr.w	fp, r1, r3
 80030d6:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2200      	movs	r2, #0
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	60fa      	str	r2, [r7, #12]
 80030e2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80030e6:	460b      	mov	r3, r1
 80030e8:	ea4a 0303 	orr.w	r3, sl, r3
 80030ec:	603b      	str	r3, [r7, #0]
 80030ee:	4613      	mov	r3, r2
 80030f0:	ea4b 0303 	orr.w	r3, fp, r3
 80030f4:	607b      	str	r3, [r7, #4]
 80030f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030f8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80030fc:	e9c3 1200 	strd	r1, r2, [r3]
		}
	}

	return result;
 8003100:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 8003102:	4618      	mov	r0, r3
 8003104:	3764      	adds	r7, #100	@ 0x64
 8003106:	46bd      	mov	sp, r7
 8003108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800310c:	20000180 	.word	0x20000180

08003110 <BC_Manage_Interrupts>:

/*------GESTIONE DELLE INTERRUZIONI------*/
void BC_Manage_Interrupts(uint64_t flags)
{
 8003110:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	e9c7 0100 	strd	r0, r1, [r7]
	uint8_t status = 0;
 800311c:	2100      	movs	r1, #0
 800311e:	73f9      	strb	r1, [r7, #15]

	if((flags & POOR_SOURCE_MASK) != 0)   //INGRESSO NON BUONO
 8003120:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003124:	2200      	movs	r2, #0
 8003126:	f401 5380 	and.w	r3, r1, #4096	@ 0x1000
 800312a:	4313      	orrs	r3, r2
 800312c:	d00c      	beq.n	8003148 <BC_Manage_Interrupts+0x38>
	{
		// ...gestione evento...
		BC_Write_Reg(REG22_CHARGER_FLAG_0, (flags >> 40) & 0xFF);
 800312e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	f04f 0300 	mov.w	r3, #0
 800313a:	0a0a      	lsrs	r2, r1, #8
 800313c:	2300      	movs	r3, #0
 800313e:	b2d3      	uxtb	r3, r2
 8003140:	4619      	mov	r1, r3
 8003142:	2022      	movs	r0, #34	@ 0x22
 8003144:	f7ff fe8a 	bl	8002e5c <BC_Write_Reg>
	}

	if((flags & VAC2_CHANGE_MASK) != 0)  //PANNELLO INSERITO O RIMOSSO
 8003148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800314c:	f04f 0800 	mov.w	r8, #0
 8003150:	f403 6980 	and.w	r9, r3, #1024	@ 0x400
 8003154:	ea58 0309 	orrs.w	r3, r8, r9
 8003158:	d020      	beq.n	800319c <BC_Manage_Interrupts+0x8c>
	{
		BC_Read_Reg(REG1B_CHARGER_STATUS_0, &status);
 800315a:	f107 030f 	add.w	r3, r7, #15
 800315e:	4619      	mov	r1, r3
 8003160:	201b      	movs	r0, #27
 8003162:	f7ff fe9f 	bl	8002ea4 <BC_Read_Reg>
		if((status & VAC2_PRESENT_MASK) != 0)
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d004      	beq.n	800317a <BC_Manage_Interrupts+0x6a>
		{
			BC_Write_Reg(REG13_CHARGER_CONTROL_4, 0x80);                //Usa Pannello
 8003170:	2180      	movs	r1, #128	@ 0x80
 8003172:	2013      	movs	r0, #19
 8003174:	f7ff fe72 	bl	8002e5c <BC_Write_Reg>
 8003178:	e003      	b.n	8003182 <BC_Manage_Interrupts+0x72>
		}
		else
		{
			BC_Write_Reg(REG13_CHARGER_CONTROL_4, 0x40);                //Usa Turbina
 800317a:	2140      	movs	r1, #64	@ 0x40
 800317c:	2013      	movs	r0, #19
 800317e:	f7ff fe6d 	bl	8002e5c <BC_Write_Reg>
		}
		BC_Write_Reg(REG22_CHARGER_FLAG_0, (flags >> 40) & 0xFF);
 8003182:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	f04f 0300 	mov.w	r3, #0
 800318e:	0a0a      	lsrs	r2, r1, #8
 8003190:	2300      	movs	r3, #0
 8003192:	b2d3      	uxtb	r3, r2
 8003194:	4619      	mov	r1, r3
 8003196:	2022      	movs	r0, #34	@ 0x22
 8003198:	f7ff fe60 	bl	8002e5c <BC_Write_Reg>
	}

	if((flags & VAC1_CHANGE_MASK) != 0)  //TURBINA INSERITA O RIMOSSA
 800319c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031a0:	2400      	movs	r4, #0
 80031a2:	f403 7500 	and.w	r5, r3, #512	@ 0x200
 80031a6:	ea54 0305 	orrs.w	r3, r4, r5
 80031aa:	d00c      	beq.n	80031c6 <BC_Manage_Interrupts+0xb6>
	{
		// ...gestione evento...
		BC_Write_Reg(REG22_CHARGER_FLAG_0, (flags >> 40) & 0xFF);
 80031ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	f04f 0300 	mov.w	r3, #0
 80031b8:	0a0a      	lsrs	r2, r1, #8
 80031ba:	2300      	movs	r3, #0
 80031bc:	b2d3      	uxtb	r3, r2
 80031be:	4619      	mov	r1, r3
 80031c0:	2022      	movs	r0, #34	@ 0x22
 80031c2:	f7ff fe4b 	bl	8002e5c <BC_Write_Reg>
	}

	flags = 0;
 80031c6:	f04f 0200 	mov.w	r2, #0
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	e9c7 2300 	strd	r2, r3, [r7]
}
 80031d2:	bf00      	nop
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080031dc <HAL_TIM_IC_CaptureCallback>:
#include "peripherals.h"
#include "string.h"

/* ------CALLBACK TIMER FLUSSO------*/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
	T_current = TIM2->CCR1;
 80031e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80031e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003258 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80031ec:	6013      	str	r3, [r2, #0]
	V_Period = T_current - T_prev;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003258 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	4b1a      	ldr	r3, [pc, #104]	@ (800325c <HAL_TIM_IC_CaptureCallback+0x80>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	4a19      	ldr	r2, [pc, #100]	@ (8003260 <HAL_TIM_IC_CaptureCallback+0x84>)
 80031fa:	6013      	str	r3, [r2, #0]

	if(T_current < T_prev)
 80031fc:	4b16      	ldr	r3, [pc, #88]	@ (8003258 <HAL_TIM_IC_CaptureCallback+0x7c>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	4b16      	ldr	r3, [pc, #88]	@ (800325c <HAL_TIM_IC_CaptureCallback+0x80>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	429a      	cmp	r2, r3
 8003206:	d207      	bcs.n	8003218 <HAL_TIM_IC_CaptureCallback+0x3c>
	{
		V_Period = 4294967295 - T_prev + T_current;
 8003208:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <HAL_TIM_IC_CaptureCallback+0x7c>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4b13      	ldr	r3, [pc, #76]	@ (800325c <HAL_TIM_IC_CaptureCallback+0x80>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	3b01      	subs	r3, #1
 8003214:	4a12      	ldr	r2, [pc, #72]	@ (8003260 <HAL_TIM_IC_CaptureCallback+0x84>)
 8003216:	6013      	str	r3, [r2, #0]
	}

	Volume_Period[Period_cnt] = V_Period;
 8003218:	4b12      	ldr	r3, [pc, #72]	@ (8003264 <HAL_TIM_IC_CaptureCallback+0x88>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	4619      	mov	r1, r3
 800321e:	4b10      	ldr	r3, [pc, #64]	@ (8003260 <HAL_TIM_IC_CaptureCallback+0x84>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a11      	ldr	r2, [pc, #68]	@ (8003268 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8003224:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	T_prev = T_current;
 8003228:	4b0b      	ldr	r3, [pc, #44]	@ (8003258 <HAL_TIM_IC_CaptureCallback+0x7c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a0b      	ldr	r2, [pc, #44]	@ (800325c <HAL_TIM_IC_CaptureCallback+0x80>)
 800322e:	6013      	str	r3, [r2, #0]
	Period_cnt++;
 8003230:	4b0c      	ldr	r3, [pc, #48]	@ (8003264 <HAL_TIM_IC_CaptureCallback+0x88>)
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	3301      	adds	r3, #1
 8003236:	b2da      	uxtb	r2, r3
 8003238:	4b0a      	ldr	r3, [pc, #40]	@ (8003264 <HAL_TIM_IC_CaptureCallback+0x88>)
 800323a:	701a      	strb	r2, [r3, #0]
	
	if(Period_cnt >= MAX_VOLUME_SAMPLES)
 800323c:	4b09      	ldr	r3, [pc, #36]	@ (8003264 <HAL_TIM_IC_CaptureCallback+0x88>)
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b09      	cmp	r3, #9
 8003242:	d902      	bls.n	800324a <HAL_TIM_IC_CaptureCallback+0x6e>
	{
		Period_cnt = 0;
 8003244:	4b07      	ldr	r3, [pc, #28]	@ (8003264 <HAL_TIM_IC_CaptureCallback+0x88>)
 8003246:	2200      	movs	r2, #0
 8003248:	701a      	strb	r2, [r3, #0]
	}
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	200038f0 	.word	0x200038f0
 800325c:	200038f4 	.word	0x200038f4
 8003260:	200038f8 	.word	0x200038f8
 8003264:	20003908 	.word	0x20003908
 8003268:	20003c2c 	.word	0x20003c2c

0800326c <HAL_GPIO_EXTI_Callback>:

/* ------CALLBACK GPIO------*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8003276:	88fb      	ldrh	r3, [r7, #6]
 8003278:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800327c:	d037      	beq.n	80032ee <HAL_GPIO_EXTI_Callback+0x82>
 800327e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003282:	dc36      	bgt.n	80032f2 <HAL_GPIO_EXTI_Callback+0x86>
 8003284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003288:	d035      	beq.n	80032f6 <HAL_GPIO_EXTI_Callback+0x8a>
 800328a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800328e:	dc30      	bgt.n	80032f2 <HAL_GPIO_EXTI_Callback+0x86>
 8003290:	2b04      	cmp	r3, #4
 8003292:	d008      	beq.n	80032a6 <HAL_GPIO_EXTI_Callback+0x3a>
 8003294:	2b10      	cmp	r3, #16
 8003296:	d000      	beq.n	800329a <HAL_GPIO_EXTI_Callback+0x2e>
		break;
	case RI_INTERRUPT:

		break;
	default:
		break;
 8003298:	e02b      	b.n	80032f2 <HAL_GPIO_EXTI_Callback+0x86>
		flags.BC_Interrupt = 1;
 800329a:	4a19      	ldr	r2, [pc, #100]	@ (8003300 <HAL_GPIO_EXTI_Callback+0x94>)
 800329c:	7813      	ldrb	r3, [r2, #0]
 800329e:	f043 0320 	orr.w	r3, r3, #32
 80032a2:	7013      	strb	r3, [r2, #0]
		break;
 80032a4:	e028      	b.n	80032f8 <HAL_GPIO_EXTI_Callback+0x8c>
		lsm6dsv16x_fifo_status_get(&acc, &fifo_status);
 80032a6:	4917      	ldr	r1, [pc, #92]	@ (8003304 <HAL_GPIO_EXTI_Callback+0x98>)
 80032a8:	4817      	ldr	r0, [pc, #92]	@ (8003308 <HAL_GPIO_EXTI_Callback+0x9c>)
 80032aa:	f001 fc38 	bl	8004b1e <lsm6dsv16x_fifo_status_get>
		num = fifo_status.fifo_level;
 80032ae:	4b15      	ldr	r3, [pc, #84]	@ (8003304 <HAL_GPIO_EXTI_Callback+0x98>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	461a      	mov	r2, r3
 80032ba:	4b14      	ldr	r3, [pc, #80]	@ (800330c <HAL_GPIO_EXTI_Callback+0xa0>)
 80032bc:	801a      	strh	r2, [r3, #0]
		if (num > ACC_FIFO_WATERMARK)
 80032be:	4b13      	ldr	r3, [pc, #76]	@ (800330c <HAL_GPIO_EXTI_Callback+0xa0>)
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	2bc8      	cmp	r3, #200	@ 0xc8
 80032c4:	d902      	bls.n	80032cc <HAL_GPIO_EXTI_Callback+0x60>
			num = ACC_FIFO_WATERMARK;
 80032c6:	4b11      	ldr	r3, [pc, #68]	@ (800330c <HAL_GPIO_EXTI_Callback+0xa0>)
 80032c8:	22c8      	movs	r2, #200	@ 0xc8
 80032ca:	801a      	strh	r2, [r3, #0]
		lsm6dsv16x_read_reg(&acc, LSM6DSV16X_FIFO_DATA_OUT_TAG, (uint8_t*)&Acceleration, 7*num);
 80032cc:	4b0f      	ldr	r3, [pc, #60]	@ (800330c <HAL_GPIO_EXTI_Callback+0xa0>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	461a      	mov	r2, r3
 80032d2:	00d2      	lsls	r2, r2, #3
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003310 <HAL_GPIO_EXTI_Callback+0xa4>)
 80032da:	2178      	movs	r1, #120	@ 0x78
 80032dc:	480a      	ldr	r0, [pc, #40]	@ (8003308 <HAL_GPIO_EXTI_Callback+0x9c>)
 80032de:	f001 f82b 	bl	8004338 <lsm6dsv16x_read_reg>
		flags.ACC_Complete=1;
 80032e2:	4a07      	ldr	r2, [pc, #28]	@ (8003300 <HAL_GPIO_EXTI_Callback+0x94>)
 80032e4:	7813      	ldrb	r3, [r2, #0]
 80032e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032ea:	7013      	strb	r3, [r2, #0]
		break;
 80032ec:	e004      	b.n	80032f8 <HAL_GPIO_EXTI_Callback+0x8c>
		break;
 80032ee:	bf00      	nop
 80032f0:	e002      	b.n	80032f8 <HAL_GPIO_EXTI_Callback+0x8c>
		break;
 80032f2:	bf00      	nop
 80032f4:	e000      	b.n	80032f8 <HAL_GPIO_EXTI_Callback+0x8c>
		break;
 80032f6:	bf00      	nop
	}
}
 80032f8:	bf00      	nop
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20001790 	.word	0x20001790
 8003304:	20004fb0 	.word	0x20004fb0
 8003308:	20004fa0 	.word	0x20004fa0
 800330c:	20004fb2 	.word	0x20004fb2
 8003310:	20003c54 	.word	0x20003c54

08003314 <HAL_UARTEx_RxEventCallback>:

/* ------CALLBACK UART RX IDLE------*/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	807b      	strh	r3, [r7, #2]
	if(huart == SIM_UART)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a43      	ldr	r2, [pc, #268]	@ (8003430 <HAL_UARTEx_RxEventCallback+0x11c>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d178      	bne.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
	{
		if(*(uint32_t*)sim_rx_buffer == PROMPT)
 8003328:	4b42      	ldr	r3, [pc, #264]	@ (8003434 <HAL_UARTEx_RxEventCallback+0x120>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a42      	ldr	r2, [pc, #264]	@ (8003438 <HAL_UARTEx_RxEventCallback+0x124>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d127      	bne.n	8003382 <HAL_UARTEx_RxEventCallback+0x6e>
		{
			if(flags.Log_TransferInProgress)
 8003332:	4b42      	ldr	r3, [pc, #264]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 8003334:	785b      	ldrb	r3, [r3, #1]
 8003336:	f003 0308 	and.w	r3, r3, #8
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00c      	beq.n	800335a <HAL_UARTEx_RxEventCallback+0x46>
			{
				flags.Log_ReadytoSend = 1;
 8003340:	4a3e      	ldr	r2, [pc, #248]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 8003342:	7853      	ldrb	r3, [r2, #1]
 8003344:	f043 0301 	orr.w	r3, r3, #1
 8003348:	7053      	strb	r3, [r2, #1]
				sys.SIM_Prompt_Status = 0;
 800334a:	4b3d      	ldr	r3, [pc, #244]	@ (8003440 <HAL_UARTEx_RxEventCallback+0x12c>)
 800334c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003350:	461a      	mov	r2, r3
 8003352:	2300      	movs	r3, #0
 8003354:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003358:	e05f      	b.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
			}
			else if(flags.CMD.Measure_Request)
 800335a:	4b38      	ldr	r3, [pc, #224]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 800335c:	789b      	ldrb	r3, [r3, #2]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d058      	beq.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
			{
				flags.Measure_ReadytoSend = 1;
 8003368:	4a34      	ldr	r2, [pc, #208]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 800336a:	7853      	ldrb	r3, [r2, #1]
 800336c:	f043 0302 	orr.w	r3, r3, #2
 8003370:	7053      	strb	r3, [r2, #1]
				sys.SIM_Prompt_Status = 0;
 8003372:	4b33      	ldr	r3, [pc, #204]	@ (8003440 <HAL_UARTEx_RxEventCallback+0x12c>)
 8003374:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003378:	461a      	mov	r2, r3
 800337a:	2300      	movs	r3, #0
 800337c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003380:	e04b      	b.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
			}
		}

		else if(*(uint32_t*)sim_rx_buffer == SENDOK_H &&
 8003382:	4b2c      	ldr	r3, [pc, #176]	@ (8003434 <HAL_UARTEx_RxEventCallback+0x120>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a2f      	ldr	r2, [pc, #188]	@ (8003444 <HAL_UARTEx_RxEventCallback+0x130>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d11e      	bne.n	80033ca <HAL_UARTEx_RxEventCallback+0xb6>
				   *(uint32_t*)(sim_rx_buffer + 4) == SENDOK_L)
 800338c:	4b2e      	ldr	r3, [pc, #184]	@ (8003448 <HAL_UARTEx_RxEventCallback+0x134>)
 800338e:	681b      	ldr	r3, [r3, #0]
		else if(*(uint32_t*)sim_rx_buffer == SENDOK_H &&
 8003390:	4a2e      	ldr	r2, [pc, #184]	@ (800344c <HAL_UARTEx_RxEventCallback+0x138>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d119      	bne.n	80033ca <HAL_UARTEx_RxEventCallback+0xb6>
		{
			if(flags.Log_TransferInProgress)
 8003396:	4b29      	ldr	r3, [pc, #164]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 8003398:	785b      	ldrb	r3, [r3, #1]
 800339a:	f003 0308 	and.w	r3, r3, #8
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_UARTEx_RxEventCallback+0x9c>
			{
				flags.Log_TransferInProgress = 0;
 80033a4:	4a25      	ldr	r2, [pc, #148]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 80033a6:	7853      	ldrb	r3, [r2, #1]
 80033a8:	f023 0308 	bic.w	r3, r3, #8
 80033ac:	7053      	strb	r3, [r2, #1]
			if(flags.Log_TransferInProgress)
 80033ae:	e033      	b.n	8003418 <HAL_UARTEx_RxEventCallback+0x104>
			}
			else if(flags.Meas_TransferInProgress)
 80033b0:	4b22      	ldr	r3, [pc, #136]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 80033b2:	785b      	ldrb	r3, [r3, #1]
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d02c      	beq.n	8003418 <HAL_UARTEx_RxEventCallback+0x104>
			{
				flags.Meas_TransferInProgress = 0;
 80033be:	4a1f      	ldr	r2, [pc, #124]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 80033c0:	7853      	ldrb	r3, [r2, #1]
 80033c2:	f023 0304 	bic.w	r3, r3, #4
 80033c6:	7053      	strb	r3, [r2, #1]
			if(flags.Log_TransferInProgress)
 80033c8:	e026      	b.n	8003418 <HAL_UARTEx_RxEventCallback+0x104>
			}
		}

		else if(*(uint32_t*)sim_rx_buffer == ERROR)
 80033ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003434 <HAL_UARTEx_RxEventCallback+0x120>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a20      	ldr	r2, [pc, #128]	@ (8003450 <HAL_UARTEx_RxEventCallback+0x13c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d10c      	bne.n	80033ee <HAL_UARTEx_RxEventCallback+0xda>
		{
			flags.Log_ReadytoSend = 0;
 80033d4:	4a19      	ldr	r2, [pc, #100]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 80033d6:	7853      	ldrb	r3, [r2, #1]
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	7053      	strb	r3, [r2, #1]
			sys.SIM_Prompt_Status = 0;
 80033de:	4b18      	ldr	r3, [pc, #96]	@ (8003440 <HAL_UARTEx_RxEventCallback+0x12c>)
 80033e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033e4:	461a      	mov	r2, r3
 80033e6:	2300      	movs	r3, #0
 80033e8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80033ec:	e015      	b.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
		}

		else if(*(uint32_t*)sim_rx_buffer == COMMAND)
 80033ee:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <HAL_UARTEx_RxEventCallback+0x120>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a18      	ldr	r2, [pc, #96]	@ (8003454 <HAL_UARTEx_RxEventCallback+0x140>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d105      	bne.n	8003404 <HAL_UARTEx_RxEventCallback+0xf0>
		{     
			flags.Message_Rx = 1;
 80033f8:	4a10      	ldr	r2, [pc, #64]	@ (800343c <HAL_UARTEx_RxEventCallback+0x128>)
 80033fa:	7813      	ldrb	r3, [r2, #0]
 80033fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003400:	7013      	strb	r3, [r2, #0]
 8003402:	e00a      	b.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
		}

		else if(strstr((char*)sim_rx_buffer, "CLOSED") != NULL)
 8003404:	4914      	ldr	r1, [pc, #80]	@ (8003458 <HAL_UARTEx_RxEventCallback+0x144>)
 8003406:	480b      	ldr	r0, [pc, #44]	@ (8003434 <HAL_UARTEx_RxEventCallback+0x120>)
 8003408:	f014 fb84 	bl	8017b14 <strstr>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
		{
			HAL_NVIC_SystemReset();
 8003412:	f00a fc14 	bl	800dc3e <HAL_NVIC_SystemReset>
 8003416:	e000      	b.n	800341a <HAL_UARTEx_RxEventCallback+0x106>
			if(flags.Log_TransferInProgress)
 8003418:	bf00      	nop
		}


	}
	
	HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, sim_rx_buffer, SIM_RXBUFFER_SIZE);
 800341a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800341e:	4905      	ldr	r1, [pc, #20]	@ (8003434 <HAL_UARTEx_RxEventCallback+0x120>)
 8003420:	4803      	ldr	r0, [pc, #12]	@ (8003430 <HAL_UARTEx_RxEventCallback+0x11c>)
 8003422:	f014 f9ff 	bl	8017824 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003426:	bf00      	nop
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	200004bc 	.word	0x200004bc
 8003434:	20004fb4 	.word	0x20004fb4
 8003438:	203e0a0d 	.word	0x203e0a0d
 800343c:	20001790 	.word	0x20001790
 8003440:	200005d8 	.word	0x200005d8
 8003444:	45530a0d 	.word	0x45530a0d
 8003448:	20004fb8 	.word	0x20004fb8
 800344c:	4f20444e 	.word	0x4f20444e
 8003450:	4f525245 	.word	0x4f525245
 8003454:	444d432b 	.word	0x444d432b
 8003458:	08018fa0 	.word	0x08018fa0

0800345c <HAL_UART_RxCpltCallback>:

/* ------CALLBACK UART RX COMPLETE------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
	if (huart == SIM_UART)
	{

	}

}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_UART_TxCpltCallback>:

/* ------CALLBACK UART TX COMPLETE------*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
	if (huart == SIM_UART)
	{

	}

}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_ADC_ConvHalfCpltCallback>:

/* ------CALLBACK HALF ADC------*/
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
	if(hadc == PRESSURE_ADC)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a09      	ldr	r2, [pc, #36]	@ (80034b4 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d109      	bne.n	80034a8 <HAL_ADC_ConvHalfCpltCallback+0x24>
	{
		flags.ADC_Complete = 1;
 8003494:	4a08      	ldr	r2, [pc, #32]	@ (80034b8 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8003496:	7813      	ldrb	r3, [r2, #0]
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	7013      	strb	r3, [r2, #0]
		flags.ADC_Half_Buffer = 1;
 800349e:	4a06      	ldr	r2, [pc, #24]	@ (80034b8 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80034a0:	7813      	ldrb	r3, [r2, #0]
 80034a2:	f043 0302 	orr.w	r3, r3, #2
 80034a6:	7013      	strb	r3, [r2, #0]
	}
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	200000b0 	.word	0x200000b0
 80034b8:	20001790 	.word	0x20001790

080034bc <HAL_ADC_ConvCpltCallback>:

/*------CALLBACK FULL ADC------*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	if(hadc == PRESSURE_ADC)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a09      	ldr	r2, [pc, #36]	@ (80034ec <HAL_ADC_ConvCpltCallback+0x30>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d109      	bne.n	80034e0 <HAL_ADC_ConvCpltCallback+0x24>
	{
		flags.ADC_Complete = 1;
 80034cc:	4a08      	ldr	r2, [pc, #32]	@ (80034f0 <HAL_ADC_ConvCpltCallback+0x34>)
 80034ce:	7813      	ldrb	r3, [r2, #0]
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	7013      	strb	r3, [r2, #0]
		flags.ADC_Full_Buffer = 1;
 80034d6:	4a06      	ldr	r2, [pc, #24]	@ (80034f0 <HAL_ADC_ConvCpltCallback+0x34>)
 80034d8:	7813      	ldrb	r3, [r2, #0]
 80034da:	f043 0304 	orr.w	r3, r3, #4
 80034de:	7013      	strb	r3, [r2, #0]
	}
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	200000b0 	.word	0x200000b0
 80034f0:	20001790 	.word	0x20001790

080034f4 <HAL_RTC_AlarmAEventCallback>:

/*------CALLBACK RTC CAMBIO ORA------*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b092      	sub	sp, #72	@ 0x48
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef gTime;
	RTC_AlarmTypeDef sAlarm = {0};
 80034fc:	f107 0308 	add.w	r3, r7, #8
 8003500:	222c      	movs	r2, #44	@ 0x2c
 8003502:	2100      	movs	r1, #0
 8003504:	4618      	mov	r0, r3
 8003506:	f014 facb 	bl	8017aa0 <memset>

	HAL_RTC_GetTime(hrtc, &gTime, RTC_FORMAT_BIN);
 800350a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800350e:	2200      	movs	r2, #0
 8003510:	4619      	mov	r1, r3
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f00e ffa3 	bl	801245e <HAL_RTC_GetTime>

	sys.Low_th = Low_TH_Array[gTime.Hours];
 8003518:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800351c:	461a      	mov	r2, r3
 800351e:	4b17      	ldr	r3, [pc, #92]	@ (800357c <HAL_RTC_AlarmAEventCallback+0x88>)
 8003520:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003524:	4b16      	ldr	r3, [pc, #88]	@ (8003580 <HAL_RTC_AlarmAEventCallback+0x8c>)
 8003526:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800352a:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sys.High_th = High_TH_Array[gTime.Hours];
 800352c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003530:	461a      	mov	r2, r3
 8003532:	4b14      	ldr	r3, [pc, #80]	@ (8003584 <HAL_RTC_AlarmAEventCallback+0x90>)
 8003534:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003538:	4b11      	ldr	r3, [pc, #68]	@ (8003580 <HAL_RTC_AlarmAEventCallback+0x8c>)
 800353a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800353e:	861a      	strh	r2, [r3, #48]	@ 0x30

	sAlarm.AlarmTime.Hours = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	723b      	strb	r3, [r7, #8]
    sAlarm.AlarmTime.Minutes = 0;
 8003544:	2300      	movs	r3, #0
 8003546:	727b      	strb	r3, [r7, #9]
    sAlarm.AlarmTime.Seconds = 0;
 8003548:	2300      	movs	r3, #0
 800354a:	72bb      	strb	r3, [r7, #10]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY | RTC_ALARMMASK_HOURS | RTC_ALARMMASK_SECONDS;
 800354c:	4b0e      	ldr	r3, [pc, #56]	@ (8003588 <HAL_RTC_AlarmAEventCallback+0x94>)
 800354e:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003550:	2300      	movs	r3, #0
 8003552:	627b      	str	r3, [r7, #36]	@ 0x24
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003554:	2300      	movs	r3, #0
 8003556:	62bb      	str	r3, [r7, #40]	@ 0x28
    sAlarm.AlarmDateWeekDay = 1;
 8003558:	2301      	movs	r3, #1
 800355a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    sAlarm.Alarm = RTC_ALARM_A;
 800355e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003562:	633b      	str	r3, [r7, #48]	@ 0x30
    
    HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, RTC_FORMAT_BIN);
 8003564:	f107 0308 	add.w	r3, r7, #8
 8003568:	2200      	movs	r2, #0
 800356a:	4619      	mov	r1, r3
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f00f f859 	bl	8012624 <HAL_RTC_SetAlarm_IT>
}
 8003572:	bf00      	nop
 8003574:	3748      	adds	r7, #72	@ 0x48
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	20004f70 	.word	0x20004f70
 8003580:	200005d8 	.word	0x200005d8
 8003584:	20004f40 	.word	0x20004f40
 8003588:	80800080 	.word	0x80800080

0800358c <extflash_cs_set>:
uint32_t	exflashNumSectors = 0;
uint8_t		exflashInitDone = 0;


void extflash_cs_set()
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_nCS_GPIO_Port, FLASH_nCS_Pin, GPIO_PIN_RESET);
 8003590:	2200      	movs	r2, #0
 8003592:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003596:	4802      	ldr	r0, [pc, #8]	@ (80035a0 <extflash_cs_set+0x14>)
 8003598:	f00c f8a2 	bl	800f6e0 <HAL_GPIO_WritePin>
}
 800359c:	bf00      	nop
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	48000400 	.word	0x48000400

080035a4 <extflash_cs_reset>:

void extflash_cs_reset()
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_nCS_GPIO_Port, FLASH_nCS_Pin, GPIO_PIN_SET);
 80035a8:	2201      	movs	r2, #1
 80035aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80035ae:	4802      	ldr	r0, [pc, #8]	@ (80035b8 <extflash_cs_reset+0x14>)
 80035b0:	f00c f896 	bl	800f6e0 <HAL_GPIO_WritePin>
}
 80035b4:	bf00      	nop
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	48000400 	.word	0x48000400

080035bc <extflash_wp_reset>:
{
	HAL_GPIO_WritePin(FLASH_nWP_GPIO_Port, FLASH_nWP_Pin, GPIO_PIN_RESET);
}

void extflash_wp_reset()
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_nWP_GPIO_Port, FLASH_nWP_Pin, GPIO_PIN_SET);
 80035c0:	2201      	movs	r2, #1
 80035c2:	2140      	movs	r1, #64	@ 0x40
 80035c4:	4802      	ldr	r0, [pc, #8]	@ (80035d0 <extflash_wp_reset+0x14>)
 80035c6:	f00c f88b 	bl	800f6e0 <HAL_GPIO_WritePin>
}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	48000800 	.word	0x48000800

080035d4 <extflash_hard_reset>:


void extflash_hard_reset()
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(FLASH_nRESET_GPIO_Port, FLASH_nRESET_Pin, GPIO_PIN_RESET);
 80035d8:	2200      	movs	r2, #0
 80035da:	2180      	movs	r1, #128	@ 0x80
 80035dc:	4806      	ldr	r0, [pc, #24]	@ (80035f8 <extflash_hard_reset+0x24>)
 80035de:	f00c f87f 	bl	800f6e0 <HAL_GPIO_WritePin>

	HAL_Delay(50);
 80035e2:	2032      	movs	r0, #50	@ 0x32
 80035e4:	f008 fe52 	bl	800c28c <HAL_Delay>

	HAL_GPIO_WritePin(FLASH_nRESET_GPIO_Port, FLASH_nRESET_Pin, GPIO_PIN_SET);
 80035e8:	2201      	movs	r2, #1
 80035ea:	2180      	movs	r1, #128	@ 0x80
 80035ec:	4802      	ldr	r0, [pc, #8]	@ (80035f8 <extflash_hard_reset+0x24>)
 80035ee:	f00c f877 	bl	800f6e0 <HAL_GPIO_WritePin>

	return;
 80035f2:	bf00      	nop
}
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	48000800 	.word	0x48000800

080035fc <extflash_send_cmd>:


int32_t extflash_send_cmd(extflash_cmd_t command)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b088      	sub	sp, #32
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]

	uint8_t addr_bytes[4] = {0};
 8003604:	2300      	movs	r3, #0
 8003606:	61bb      	str	r3, [r7, #24]
	uint8_t dummy_bytes[8] = {0};
 8003608:	f107 0310 	add.w	r3, r7, #16
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	605a      	str	r2, [r3, #4]
	uint8_t dummy = 0;
 8003612:	2300      	movs	r3, #0
 8003614:	77fb      	strb	r3, [r7, #31]
	uint8_t cmd_data = command->cmd;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	73fb      	strb	r3, [r7, #15]

	if(command->address_en != 0)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	785b      	ldrb	r3, [r3, #1]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00d      	beq.n	8003640 <extflash_send_cmd+0x44>
	{
		addr_bytes[0] = (command->address >> 16) & 0xFF;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	0c1b      	lsrs	r3, r3, #16
 800362a:	b2db      	uxtb	r3, r3
 800362c:	763b      	strb	r3, [r7, #24]
		addr_bytes[1] = (command->address >> 8) & 0xFF;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	b2db      	uxtb	r3, r3
 8003636:	767b      	strb	r3, [r7, #25]
		addr_bytes[2] = (command->address) & 0xFF;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	76bb      	strb	r3, [r7, #26]
	}

	extflash_cs_set();
 8003640:	f7ff ffa4 	bl	800358c <extflash_cs_set>

	HAL_SPI_Transmit(EXTFLASH_SPI, &cmd_data, 1, FLASH_SPI_DEF_TIMEOUT);
 8003644:	f107 010f 	add.w	r1, r7, #15
 8003648:	2364      	movs	r3, #100	@ 0x64
 800364a:	2201      	movs	r2, #1
 800364c:	4823      	ldr	r0, [pc, #140]	@ (80036dc <extflash_send_cmd+0xe0>)
 800364e:	f00f fae8 	bl	8012c22 <HAL_SPI_Transmit>

	if(command->address_en != 0)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	785b      	ldrb	r3, [r3, #1]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d006      	beq.n	8003668 <extflash_send_cmd+0x6c>
	{
		HAL_SPI_Transmit(EXTFLASH_SPI, addr_bytes, 3, FLASH_SPI_DEF_TIMEOUT);
 800365a:	f107 0118 	add.w	r1, r7, #24
 800365e:	2364      	movs	r3, #100	@ 0x64
 8003660:	2203      	movs	r2, #3
 8003662:	481e      	ldr	r0, [pc, #120]	@ (80036dc <extflash_send_cmd+0xe0>)
 8003664:	f00f fadd 	bl	8012c22 <HAL_SPI_Transmit>
	}

	if(command->dummy_nb > 0)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	88db      	ldrh	r3, [r3, #6]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00e      	beq.n	800368e <extflash_send_cmd+0x92>
	{
		dummy = command->dummy_nb > sizeof(dummy_bytes) ? sizeof(dummy_bytes) : command->dummy_nb;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	88db      	ldrh	r3, [r3, #6]
 8003674:	2b08      	cmp	r3, #8
 8003676:	bf28      	it	cs
 8003678:	2308      	movcs	r3, #8
 800367a:	b29b      	uxth	r3, r3
 800367c:	77fb      	strb	r3, [r7, #31]
		HAL_SPI_Transmit(EXTFLASH_SPI, dummy_bytes, dummy, FLASH_SPI_DEF_TIMEOUT);
 800367e:	7ffb      	ldrb	r3, [r7, #31]
 8003680:	b29a      	uxth	r2, r3
 8003682:	f107 0110 	add.w	r1, r7, #16
 8003686:	2364      	movs	r3, #100	@ 0x64
 8003688:	4814      	ldr	r0, [pc, #80]	@ (80036dc <extflash_send_cmd+0xe0>)
 800368a:	f00f faca 	bl	8012c22 <HAL_SPI_Transmit>
	}

	if(command->tx_nb > 0 && command->tx_data != NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	885b      	ldrh	r3, [r3, #2]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00b      	beq.n	80036ae <extflash_send_cmd+0xb2>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d007      	beq.n	80036ae <extflash_send_cmd+0xb2>
	{
		HAL_SPI_Transmit(EXTFLASH_SPI, command->tx_data, command->tx_nb, FLASH_SPI_DEF_TIMEOUT);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68d9      	ldr	r1, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	885a      	ldrh	r2, [r3, #2]
 80036a6:	2364      	movs	r3, #100	@ 0x64
 80036a8:	480c      	ldr	r0, [pc, #48]	@ (80036dc <extflash_send_cmd+0xe0>)
 80036aa:	f00f faba 	bl	8012c22 <HAL_SPI_Transmit>
	}

	if(command->rx_nb > 0 && command->rx_data != NULL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	889b      	ldrh	r3, [r3, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00b      	beq.n	80036ce <extflash_send_cmd+0xd2>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d007      	beq.n	80036ce <extflash_send_cmd+0xd2>
	{
		HAL_SPI_Receive(EXTFLASH_SPI, command->rx_data, command->rx_nb, FLASH_SPI_DEF_TIMEOUT);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6919      	ldr	r1, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	889a      	ldrh	r2, [r3, #4]
 80036c6:	2364      	movs	r3, #100	@ 0x64
 80036c8:	4804      	ldr	r0, [pc, #16]	@ (80036dc <extflash_send_cmd+0xe0>)
 80036ca:	f00f fc20 	bl	8012f0e <HAL_SPI_Receive>
	}

	extflash_cs_reset();
 80036ce:	f7ff ff69 	bl	80035a4 <extflash_cs_reset>

	return 0;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3720      	adds	r7, #32
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	2000023c 	.word	0x2000023c

080036e0 <extflash_read_extended_read_reg>:

}


int extflash_read_extended_read_reg(uint8_t *ereg)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]

	extflash_cmd command = {0};
 80036e8:	f107 030c 	add.w	r3, r7, #12
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	605a      	str	r2, [r3, #4]
 80036f2:	609a      	str	r2, [r3, #8]
 80036f4:	60da      	str	r2, [r3, #12]
 80036f6:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_RDERP;
 80036f8:	2381      	movs	r3, #129	@ 0x81
 80036fa:	733b      	strb	r3, [r7, #12]
	command.address_en = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	737b      	strb	r3, [r7, #13]
	command.address = 0;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
	command.rx_nb = 1;
 8003704:	2301      	movs	r3, #1
 8003706:	823b      	strh	r3, [r7, #16]
	command.rx_data = ereg;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	61fb      	str	r3, [r7, #28]

	return extflash_send_cmd(&command);
 800370c:	f107 030c 	add.w	r3, r7, #12
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff73 	bl	80035fc <extflash_send_cmd>
 8003716:	4603      	mov	r3, r0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3720      	adds	r7, #32
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <extflash_clear_extended_read_reg>:


int extflash_clear_extended_read_reg()
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
	extflash_cmd command = {0};
 8003726:	1d3b      	adds	r3, r7, #4
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	605a      	str	r2, [r3, #4]
 800372e:	609a      	str	r2, [r3, #8]
 8003730:	60da      	str	r2, [r3, #12]
 8003732:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_CLERP;
 8003734:	2382      	movs	r3, #130	@ 0x82
 8003736:	713b      	strb	r3, [r7, #4]

	return extflash_send_cmd(&command);
 8003738:	1d3b      	adds	r3, r7, #4
 800373a:	4618      	mov	r0, r3
 800373c:	f7ff ff5e 	bl	80035fc <extflash_send_cmd>
 8003740:	4603      	mov	r3, r0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}

0800374a <extflash_set_write_protection>:
	return extflash_send_cmd(&command);

}

int extflash_set_write_protection(uint8_t enable)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b088      	sub	sp, #32
 800374e:	af00      	add	r7, sp, #0
 8003750:	4603      	mov	r3, r0
 8003752:	71fb      	strb	r3, [r7, #7]

	extflash_cmd command = {0};
 8003754:	f107 030c 	add.w	r3, r7, #12
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	611a      	str	r2, [r3, #16]
	command.cmd = enable==0 ? EFLASH_CMD_WREN : EFLASH_CMD_WRDI;
 8003764:	79fb      	ldrb	r3, [r7, #7]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <extflash_set_write_protection+0x24>
 800376a:	2306      	movs	r3, #6
 800376c:	e000      	b.n	8003770 <extflash_set_write_protection+0x26>
 800376e:	2304      	movs	r3, #4
 8003770:	733b      	strb	r3, [r7, #12]

	return extflash_send_cmd(&command);
 8003772:	f107 030c 	add.w	r3, r7, #12
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff ff40 	bl	80035fc <extflash_send_cmd>
 800377c:	4603      	mov	r3, r0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3720      	adds	r7, #32
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <extflash_read_sfdp>:

int extflash_read_sfdp(uint32_t regaddr, uint8_t *reg, uint8_t nregs)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b08a      	sub	sp, #40	@ 0x28
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	4613      	mov	r3, r2
 8003792:	71fb      	strb	r3, [r7, #7]

	extflash_cmd command = {0};
 8003794:	f107 0314 	add.w	r3, r7, #20
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	609a      	str	r2, [r3, #8]
 80037a0:	60da      	str	r2, [r3, #12]
 80037a2:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_RDSFDP;
 80037a4:	235a      	movs	r3, #90	@ 0x5a
 80037a6:	753b      	strb	r3, [r7, #20]
	command.address_en = 1;
 80037a8:	2301      	movs	r3, #1
 80037aa:	757b      	strb	r3, [r7, #21]
	command.address = regaddr;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	61fb      	str	r3, [r7, #28]
	command.dummy_nb = 1;
 80037b0:	2301      	movs	r3, #1
 80037b2:	837b      	strh	r3, [r7, #26]
	command.rx_nb = nregs;
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	833b      	strh	r3, [r7, #24]
	command.rx_data = reg;
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	627b      	str	r3, [r7, #36]	@ 0x24

	return extflash_send_cmd(&command);
 80037be:	f107 0314 	add.w	r3, r7, #20
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff1a 	bl	80035fc <extflash_send_cmd>
 80037c8:	4603      	mov	r3, r0

}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3728      	adds	r7, #40	@ 0x28
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <extflash_raw_read>:

int extflash_raw_read(uint32_t address, uint8_t *pBuffer, uint16_t nbytes)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b08a      	sub	sp, #40	@ 0x28
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	60f8      	str	r0, [r7, #12]
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	4613      	mov	r3, r2
 80037de:	80fb      	strh	r3, [r7, #6]

	extflash_cmd command = {0};
 80037e0:	f107 0314 	add.w	r3, r7, #20
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_FRD;
 80037f0:	230b      	movs	r3, #11
 80037f2:	753b      	strb	r3, [r7, #20]
	command.address_en = 1;
 80037f4:	2301      	movs	r3, #1
 80037f6:	757b      	strb	r3, [r7, #21]
	command.address = address;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	61fb      	str	r3, [r7, #28]
	command.dummy_nb = 1;
 80037fc:	2301      	movs	r3, #1
 80037fe:	837b      	strh	r3, [r7, #26]
	command.rx_nb = nbytes;
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	833b      	strh	r3, [r7, #24]
	command.rx_data = pBuffer;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	627b      	str	r3, [r7, #36]	@ 0x24

	return extflash_send_cmd(&command);
 8003808:	f107 0314 	add.w	r3, r7, #20
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff fef5 	bl	80035fc <extflash_send_cmd>
 8003812:	4603      	mov	r3, r0

}
 8003814:	4618      	mov	r0, r3
 8003816:	3728      	adds	r7, #40	@ 0x28
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <extflash_raw_erase>:

int extflash_raw_erase(uint32_t address)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]

	extflash_cmd command = {0};
 8003824:	f107 030c 	add.w	r3, r7, #12
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	60da      	str	r2, [r3, #12]
 8003832:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_SER;
 8003834:	23d7      	movs	r3, #215	@ 0xd7
 8003836:	733b      	strb	r3, [r7, #12]
	command.address_en = 1;
 8003838:	2301      	movs	r3, #1
 800383a:	737b      	strb	r3, [r7, #13]
	command.address = address;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	617b      	str	r3, [r7, #20]

	return extflash_send_cmd(&command);
 8003840:	f107 030c 	add.w	r3, r7, #12
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff fed9 	bl	80035fc <extflash_send_cmd>
 800384a:	4603      	mov	r3, r0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3720      	adds	r7, #32
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <extflash_raw_page_write>:

int extflash_raw_page_write(uint32_t address, const uint8_t *pBuffer)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b088      	sub	sp, #32
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]

	extflash_cmd command = {0};
 800385e:	f107 030c 	add.w	r3, r7, #12
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	605a      	str	r2, [r3, #4]
 8003868:	609a      	str	r2, [r3, #8]
 800386a:	60da      	str	r2, [r3, #12]
 800386c:	611a      	str	r2, [r3, #16]
	command.cmd = EFLASH_CMD_PP;
 800386e:	2302      	movs	r3, #2
 8003870:	733b      	strb	r3, [r7, #12]
	command.address_en = 1;
 8003872:	2301      	movs	r3, #1
 8003874:	737b      	strb	r3, [r7, #13]
	command.address = address;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	617b      	str	r3, [r7, #20]
	command.tx_nb = EFLASH_DEF_PAGE_SIZE;
 800387a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800387e:	81fb      	strh	r3, [r7, #14]
	command.tx_data = pBuffer;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	61bb      	str	r3, [r7, #24]

	return extflash_send_cmd(&command);
 8003884:	f107 030c 	add.w	r3, r7, #12
 8003888:	4618      	mov	r0, r3
 800388a:	f7ff feb7 	bl	80035fc <extflash_send_cmd>
 800388e:	4603      	mov	r3, r0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3720      	adds	r7, #32
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <extflash_sector_read>:


int extflash_sector_read(uint32_t sector, uint32_t nsectors, uint8_t *pBuffer)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08a      	sub	sp, #40	@ 0x28
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
	int result = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
	uint8_t ereg = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	75fb      	strb	r3, [r7, #23]
	uint32_t tmo = HAL_GetTick();
 80038ac:	f008 fce2 	bl	800c274 <HAL_GetTick>
 80038b0:	61b8      	str	r0, [r7, #24]
	uint8_t *wPtr = pBuffer;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t address = sector * EFLASH_DEF_SECTOR_SIZE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	031b      	lsls	r3, r3, #12
 80038ba:	623b      	str	r3, [r7, #32]

	if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 80038bc:	f107 0317 	add.w	r3, r7, #23
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff ff0d 	bl	80036e0 <extflash_read_extended_read_reg>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	da10      	bge.n	80038ee <extflash_sector_read+0x56>
 80038cc:	f04f 33ff 	mov.w	r3, #4294967295
 80038d0:	e037      	b.n	8003942 <extflash_sector_read+0xaa>

	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < FLASH_WRITE_ERASE_TIMEOUT))
	{
		//Scrittura-erase in corso
		if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 80038d2:	f107 0317 	add.w	r3, r7, #23
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff ff02 	bl	80036e0 <extflash_read_extended_read_reg>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	da02      	bge.n	80038e8 <extflash_sector_read+0x50>
 80038e2:	f04f 33ff 	mov.w	r3, #4294967295
 80038e6:	e02c      	b.n	8003942 <extflash_sector_read+0xaa>
		HAL_Delay(FLASH_STATUS_POLL_INTERVAL);
 80038e8:	2001      	movs	r0, #1
 80038ea:	f008 fccf 	bl	800c28c <HAL_Delay>
	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < FLASH_WRITE_ERASE_TIMEOUT))
 80038ee:	7dfb      	ldrb	r3, [r7, #23]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d020      	beq.n	800393a <extflash_sector_read+0xa2>
 80038f8:	f008 fcbc 	bl	800c274 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003906:	d3e4      	bcc.n	80038d2 <extflash_sector_read+0x3a>
	}

	while(nsectors > 0)
 8003908:	e017      	b.n	800393a <extflash_sector_read+0xa2>
	{
		result = extflash_raw_read(address, wPtr, EFLASH_DEF_SECTOR_SIZE);
 800390a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800390e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003910:	6a38      	ldr	r0, [r7, #32]
 8003912:	f7ff ff5e 	bl	80037d2 <extflash_raw_read>
 8003916:	61f8      	str	r0, [r7, #28]
		if(result < 0)return -1;
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	2b00      	cmp	r3, #0
 800391c:	da02      	bge.n	8003924 <extflash_sector_read+0x8c>
 800391e:	f04f 33ff 	mov.w	r3, #4294967295
 8003922:	e00e      	b.n	8003942 <extflash_sector_read+0xaa>

		address += EFLASH_DEF_SECTOR_SIZE;
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800392a:	623b      	str	r3, [r7, #32]
		wPtr += EFLASH_DEF_SECTOR_SIZE;
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003932:	627b      	str	r3, [r7, #36]	@ 0x24
		nsectors--;
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	3b01      	subs	r3, #1
 8003938:	60bb      	str	r3, [r7, #8]
	while(nsectors > 0)
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1e4      	bne.n	800390a <extflash_sector_read+0x72>
	}

	return 0;
 8003940:	2300      	movs	r3, #0

}
 8003942:	4618      	mov	r0, r3
 8003944:	3728      	adds	r7, #40	@ 0x28
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <extflash_wait_for_wop>:

int extflash_wait_for_wop(uint32_t timeout)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b084      	sub	sp, #16
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
	uint8_t ereg = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	72fb      	strb	r3, [r7, #11]
	uint32_t tmo = HAL_GetTick();
 8003956:	f008 fc8d 	bl	800c274 <HAL_GetTick>
 800395a:	60f8      	str	r0, [r7, #12]

	if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 800395c:	f107 030b 	add.w	r3, r7, #11
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff febd 	bl	80036e0 <extflash_read_extended_read_reg>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	da10      	bge.n	800398e <extflash_wait_for_wop+0x44>
 800396c:	f04f 33ff 	mov.w	r3, #4294967295
 8003970:	e023      	b.n	80039ba <extflash_wait_for_wop+0x70>

	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < timeout))
	{
		//Scrittura-erase in corso
		if(extflash_read_extended_read_reg(&ereg) < 0)return -1;
 8003972:	f107 030b 	add.w	r3, r7, #11
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff feb2 	bl	80036e0 <extflash_read_extended_read_reg>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	da02      	bge.n	8003988 <extflash_wait_for_wop+0x3e>
 8003982:	f04f 33ff 	mov.w	r3, #4294967295
 8003986:	e018      	b.n	80039ba <extflash_wait_for_wop+0x70>
		HAL_Delay(FLASH_STATUS_POLL_INTERVAL);
 8003988:	2001      	movs	r0, #1
 800398a:	f008 fc7f 	bl	800c28c <HAL_Delay>
	while((ereg & ESTATUS_WIP) && (HAL_GetTick() - tmo < timeout))
 800398e:	7afb      	ldrb	r3, [r7, #11]
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b00      	cmp	r3, #0
 8003996:	d007      	beq.n	80039a8 <extflash_wait_for_wop+0x5e>
 8003998:	f008 fc6c 	bl	800c274 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d8e4      	bhi.n	8003972 <extflash_wait_for_wop+0x28>
	}

	if(ereg & (ESTATUS_PROT_ERR | ESTATUS_P_ERR | ESTATUS_E_ERR))
 80039a8:	7afb      	ldrb	r3, [r7, #11]
 80039aa:	f003 030e 	and.w	r3, r3, #14
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <extflash_wait_for_wop+0x6e>
	{
		return -2; //Erase o write error
 80039b2:	f06f 0301 	mvn.w	r3, #1
 80039b6:	e000      	b.n	80039ba <extflash_wait_for_wop+0x70>
	}

	return 0;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <extflash_sector_write>:

int extflash_sector_write(uint32_t sector, uint32_t nsectors, const uint8_t *pBuffer)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b088      	sub	sp, #32
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	60f8      	str	r0, [r7, #12]
 80039ca:	60b9      	str	r1, [r7, #8]
 80039cc:	607a      	str	r2, [r7, #4]
	int result = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
	const uint8_t *wPtr = pBuffer;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	61fb      	str	r3, [r7, #28]
	uint32_t address = sector * EFLASH_DEF_SECTOR_SIZE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	031b      	lsls	r3, r3, #12
 80039da:	61bb      	str	r3, [r7, #24]

	extflash_clear_extended_read_reg();
 80039dc:	f7ff fea0 	bl	8003720 <extflash_clear_extended_read_reg>

	while(nsectors > 0)
 80039e0:	e04e      	b.n	8003a80 <extflash_sector_write+0xbe>
	{
		//Controllo operazioni in corso
		result = extflash_wait_for_wop(FLASH_WRITE_ERASE_TIMEOUT);
 80039e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80039e6:	f7ff ffb0 	bl	800394a <extflash_wait_for_wop>
 80039ea:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	db4a      	blt.n	8003a88 <extflash_sector_write+0xc6>

		//Erase del settore
		result = extflash_set_write_protection(0);
 80039f2:	2000      	movs	r0, #0
 80039f4:	f7ff fea9 	bl	800374a <extflash_set_write_protection>
 80039f8:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	db45      	blt.n	8003a8c <extflash_sector_write+0xca>
		result = extflash_raw_erase(address);
 8003a00:	69b8      	ldr	r0, [r7, #24]
 8003a02:	f7ff ff0b 	bl	800381c <extflash_raw_erase>
 8003a06:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	db40      	blt.n	8003a90 <extflash_sector_write+0xce>

		//Attesa ERASE
		result = extflash_wait_for_wop(FLASH_WRITE_ERASE_TIMEOUT);
 8003a0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a12:	f7ff ff9a 	bl	800394a <extflash_wait_for_wop>
 8003a16:	6138      	str	r0, [r7, #16]
		if(result < 0)break;
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	db3a      	blt.n	8003a94 <extflash_sector_write+0xd2>

		for(int i=0; i < EFLASH_PAGES_PER_SECTOR; i++)
 8003a1e:	2300      	movs	r3, #0
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	e021      	b.n	8003a68 <extflash_sector_write+0xa6>
		{
			result = extflash_set_write_protection(0);
 8003a24:	2000      	movs	r0, #0
 8003a26:	f7ff fe90 	bl	800374a <extflash_set_write_protection>
 8003a2a:	6138      	str	r0, [r7, #16]
			if(result < 0)break;
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	db1e      	blt.n	8003a70 <extflash_sector_write+0xae>
			result = extflash_raw_page_write(address, wPtr);
 8003a32:	69f9      	ldr	r1, [r7, #28]
 8003a34:	69b8      	ldr	r0, [r7, #24]
 8003a36:	f7ff ff0d 	bl	8003854 <extflash_raw_page_write>
 8003a3a:	6138      	str	r0, [r7, #16]
			if(result < 0)break;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	db18      	blt.n	8003a74 <extflash_sector_write+0xb2>

			address += EFLASH_DEF_PAGE_SIZE;
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a48:	61bb      	str	r3, [r7, #24]
			wPtr += EFLASH_DEF_PAGE_SIZE;
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003a50:	61fb      	str	r3, [r7, #28]
			//Attesa write
			result = extflash_wait_for_wop(FLASH_WRITE_ERASE_TIMEOUT);
 8003a52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003a56:	f7ff ff78 	bl	800394a <extflash_wait_for_wop>
 8003a5a:	6138      	str	r0, [r7, #16]
			if(result < 0)break;
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	db0a      	blt.n	8003a78 <extflash_sector_write+0xb6>
		for(int i=0; i < EFLASH_PAGES_PER_SECTOR; i++)
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	3301      	adds	r3, #1
 8003a66:	617b      	str	r3, [r7, #20]
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2b0f      	cmp	r3, #15
 8003a6c:	ddda      	ble.n	8003a24 <extflash_sector_write+0x62>
 8003a6e:	e004      	b.n	8003a7a <extflash_sector_write+0xb8>
			if(result < 0)break;
 8003a70:	bf00      	nop
 8003a72:	e002      	b.n	8003a7a <extflash_sector_write+0xb8>
			if(result < 0)break;
 8003a74:	bf00      	nop
 8003a76:	e000      	b.n	8003a7a <extflash_sector_write+0xb8>
			if(result < 0)break;
 8003a78:	bf00      	nop
		}

		nsectors--;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	60bb      	str	r3, [r7, #8]
	while(nsectors > 0)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d1ad      	bne.n	80039e2 <extflash_sector_write+0x20>
 8003a86:	e006      	b.n	8003a96 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003a88:	bf00      	nop
 8003a8a:	e004      	b.n	8003a96 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003a8c:	bf00      	nop
 8003a8e:	e002      	b.n	8003a96 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003a90:	bf00      	nop
 8003a92:	e000      	b.n	8003a96 <extflash_sector_write+0xd4>
		if(result < 0)break;
 8003a94:	bf00      	nop
	}

	extflash_set_write_protection(1);
 8003a96:	2001      	movs	r0, #1
 8003a98:	f7ff fe57 	bl	800374a <extflash_set_write_protection>

	return 0;
 8003a9c:	2300      	movs	r3, #0

}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3720      	adds	r7, #32
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <extflash_get_sector_size>:


unsigned int extflash_get_sector_size()
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	af00      	add	r7, sp, #0
	return EFLASH_DEF_SECTOR_SIZE;
 8003aaa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <extflash_get_sector_count>:

unsigned int extflash_get_sector_count()
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
	return exflashNumSectors;
 8003abc:	4b03      	ldr	r3, [pc, #12]	@ (8003acc <extflash_get_sector_count+0x14>)
 8003abe:	681b      	ldr	r3, [r3, #0]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	200000a8 	.word	0x200000a8

08003ad0 <extflash_is_initialized>:
{
	return exflashSize;
}

int extflash_is_initialized()
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
	return exflashInitDone;
 8003ad4:	4b03      	ldr	r3, [pc, #12]	@ (8003ae4 <extflash_is_initialized+0x14>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	200000ac 	.word	0x200000ac

08003ae8 <extflash_init>:

int extflash_init()
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
	uint8_t manufacturer_id[2] = {0};
 8003aee:	2300      	movs	r3, #0
 8003af0:	83bb      	strh	r3, [r7, #28]
	extflash_cmd command = {0};
 8003af2:	f107 0308 	add.w	r3, r7, #8
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	605a      	str	r2, [r3, #4]
 8003afc:	609a      	str	r2, [r3, #8]
 8003afe:	60da      	str	r2, [r3, #12]
 8003b00:	611a      	str	r2, [r3, #16]
	uint8_t density[4] = {0};
 8003b02:	2300      	movs	r3, #0
 8003b04:	607b      	str	r3, [r7, #4]

	exflashInitDone = 0;
 8003b06:	4b26      	ldr	r3, [pc, #152]	@ (8003ba0 <extflash_init+0xb8>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	701a      	strb	r2, [r3, #0]
	exflashNumSectors = 0;
 8003b0c:	4b25      	ldr	r3, [pc, #148]	@ (8003ba4 <extflash_init+0xbc>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]

	extflash_hard_reset();
 8003b12:	f7ff fd5f 	bl	80035d4 <extflash_hard_reset>
	extflash_cs_reset();
 8003b16:	f7ff fd45 	bl	80035a4 <extflash_cs_reset>
	extflash_wp_reset();
 8003b1a:	f7ff fd4f 	bl	80035bc <extflash_wp_reset>

	command.cmd = EFLASH_CMD_RDMDID;
 8003b1e:	2390      	movs	r3, #144	@ 0x90
 8003b20:	723b      	strb	r3, [r7, #8]
	command.address_en = 1;
 8003b22:	2301      	movs	r3, #1
 8003b24:	727b      	strb	r3, [r7, #9]
	command.address = 0;
 8003b26:	2300      	movs	r3, #0
 8003b28:	613b      	str	r3, [r7, #16]
	command.rx_nb = 2;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	81bb      	strh	r3, [r7, #12]
	command.rx_data = manufacturer_id;
 8003b2e:	f107 031c 	add.w	r3, r7, #28
 8003b32:	61bb      	str	r3, [r7, #24]

	extflash_send_cmd(&command);
 8003b34:	f107 0308 	add.w	r3, r7, #8
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fd5f 	bl	80035fc <extflash_send_cmd>

	if(manufacturer_id[0] != EFLASH_DEF_MANIFACTURER || manufacturer_id[1] != EFLASH_DEF_DEVID)
 8003b3e:	7f3b      	ldrb	r3, [r7, #28]
 8003b40:	2b9d      	cmp	r3, #157	@ 0x9d
 8003b42:	d102      	bne.n	8003b4a <extflash_init+0x62>
 8003b44:	7f7b      	ldrb	r3, [r7, #29]
 8003b46:	2b17      	cmp	r3, #23
 8003b48:	d002      	beq.n	8003b50 <extflash_init+0x68>
	{
		return -1;
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4e:	e022      	b.n	8003b96 <extflash_init+0xae>
	}

	memset((void *)&command, 0, sizeof(command));
 8003b50:	f107 0308 	add.w	r3, r7, #8
 8003b54:	2214      	movs	r2, #20
 8003b56:	2100      	movs	r1, #0
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f013 ffa1 	bl	8017aa0 <memset>

	extflash_read_sfdp(SFDP_FLASH_DENSITY, density, sizeof(density));
 8003b5e:	1d3b      	adds	r3, r7, #4
 8003b60:	2204      	movs	r2, #4
 8003b62:	4619      	mov	r1, r3
 8003b64:	2034      	movs	r0, #52	@ 0x34
 8003b66:	f7ff fe0e 	bl	8003786 <extflash_read_sfdp>

	memcpy(&exflashSize, density, sizeof(uint32_t));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a0e      	ldr	r2, [pc, #56]	@ (8003ba8 <extflash_init+0xc0>)
 8003b6e:	6013      	str	r3, [r2, #0]

	exflashSize += 1;
 8003b70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba8 <extflash_init+0xc0>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	3301      	adds	r3, #1
 8003b76:	4a0c      	ldr	r2, [pc, #48]	@ (8003ba8 <extflash_init+0xc0>)
 8003b78:	6013      	str	r3, [r2, #0]
	exflashSize >>= 3;
 8003b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba8 <extflash_init+0xc0>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	08db      	lsrs	r3, r3, #3
 8003b80:	4a09      	ldr	r2, [pc, #36]	@ (8003ba8 <extflash_init+0xc0>)
 8003b82:	6013      	str	r3, [r2, #0]

	exflashNumSectors = exflashSize / EFLASH_DEF_SECTOR_SIZE;
 8003b84:	4b08      	ldr	r3, [pc, #32]	@ (8003ba8 <extflash_init+0xc0>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	0b1b      	lsrs	r3, r3, #12
 8003b8a:	4a06      	ldr	r2, [pc, #24]	@ (8003ba4 <extflash_init+0xbc>)
 8003b8c:	6013      	str	r3, [r2, #0]

	exflashInitDone = 1;
 8003b8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ba0 <extflash_init+0xb8>)
 8003b90:	2201      	movs	r2, #1
 8003b92:	701a      	strb	r2, [r3, #0]

	return 0;
 8003b94:	2300      	movs	r3, #0

}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3720      	adds	r7, #32
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	200000ac 	.word	0x200000ac
 8003ba4:	200000a8 	.word	0x200000a8
 8003ba8:	200000a4 	.word	0x200000a4

08003bac <System_Init>:
#include "lsm6dsv16x_rw.h"
#include "DS18B20.h"

/*-----INIZiALIZZAZIONE SISTEMA-----*/
void System_Init(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
	acc.write_reg = acc_write;
 8003bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8003c70 <System_Init+0xc4>)
 8003bb2:	4a30      	ldr	r2, [pc, #192]	@ (8003c74 <System_Init+0xc8>)
 8003bb4:	601a      	str	r2, [r3, #0]
	acc.read_reg = acc_read;
 8003bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8003c70 <System_Init+0xc4>)
 8003bb8:	4a2f      	ldr	r2, [pc, #188]	@ (8003c78 <System_Init+0xcc>)
 8003bba:	605a      	str	r2, [r3, #4]
	acc.handle = &hspi3;
 8003bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8003c70 <System_Init+0xc4>)
 8003bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8003c7c <System_Init+0xd0>)
 8003bc0:	60da      	str	r2, [r3, #12]

	LED_Init();	
 8003bc2:	f000 faa5 	bl	8004110 <LED_Init>
	LED_Start(GRN_LED, FAST, HIGH);
 8003bc6:	2205      	movs	r2, #5
 8003bc8:	2100      	movs	r1, #0
 8003bca:	2008      	movs	r0, #8
 8003bcc:	f000 fac0 	bl	8004150 <LED_Start>

	BC_Init();
 8003bd0:	f7ff f908 	bl	8002de4 <BC_Init>
	INA3221_Init();
 8003bd4:	f7fd fa14 	bl	8001000 <INA3221_Init>
	FatFS_Init();
 8003bd8:	f000 f85c 	bl	8003c94 <FatFS_Init>
	Config_Init();
 8003bdc:	f000 f9ca 	bl	8003f74 <Config_Init>
	Acc_Init(&acc, config.samp_freq);
 8003be0:	4b27      	ldr	r3, [pc, #156]	@ (8003c80 <System_Init+0xd4>)
 8003be2:	885b      	ldrh	r3, [r3, #2]
 8003be4:	4619      	mov	r1, r3
 8003be6:	4822      	ldr	r0, [pc, #136]	@ (8003c70 <System_Init+0xc4>)
 8003be8:	f000 f8f0 	bl	8003dcc <Acc_Init>
	Temperature = Temperature_Init();
 8003bec:	f7fd f9c4 	bl	8000f78 <Temperature_Init>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	4b23      	ldr	r3, [pc, #140]	@ (8003c84 <System_Init+0xd8>)
 8003bf6:	801a      	strh	r2, [r3, #0]

	LED_Start(ORG_LED, FAST, HALF);
 8003bf8:	2206      	movs	r2, #6
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f000 faa7 	bl	8004150 <LED_Start>
	SIM_Startup_Seq();
 8003c02:	f7fe fae9 	bl	80021d8 <SIM_Startup_Seq>
	while(SIM_Init() != HAL_OK);
 8003c06:	bf00      	nop
 8003c08:	f7fd fe82 	bl	8001910 <SIM_Init>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1fa      	bne.n	8003c08 <System_Init+0x5c>
	LED_Stop(ORG_LED);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f000 fb68 	bl	80042e8 <LED_Stop>

	RTC_Init();
 8003c18:	f7fd faa6 	bl	8001168 <RTC_Init>

	HAL_UARTEx_ReceiveToIdle_DMA(SIM_UART, sim_rx_buffer, SIM_RXBUFFER_SIZE);
 8003c1c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003c20:	4919      	ldr	r1, [pc, #100]	@ (8003c88 <System_Init+0xdc>)
 8003c22:	481a      	ldr	r0, [pc, #104]	@ (8003c8c <System_Init+0xe0>)
 8003c24:	f013 fdfe 	bl	8017824 <HAL_UARTEx_ReceiveToIdle_DMA>
	LED_Start(GRN_LED, MEDIUM, HALF);
 8003c28:	2206      	movs	r2, #6
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	2008      	movs	r0, #8
 8003c2e:	f000 fa8f 	bl	8004150 <LED_Start>
	sys.SIM_Connection_Status = HAL_GetTick();
 8003c32:	f008 fb1f 	bl	800c274 <HAL_GetTick>
 8003c36:	4603      	mov	r3, r0
 8003c38:	4a15      	ldr	r2, [pc, #84]	@ (8003c90 <System_Init+0xe4>)
 8003c3a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003c3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
	sys.Log_Request = 1;
 8003c42:	4b13      	ldr	r3, [pc, #76]	@ (8003c90 <System_Init+0xe4>)
 8003c44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f892 30e8 	ldrb.w	r3, [r2, #232]	@ 0xe8
 8003c4e:	f043 0301 	orr.w	r3, r3, #1
 8003c52:	f882 30e8 	strb.w	r3, [r2, #232]	@ 0xe8
	sys.Low_th = 0;
 8003c56:	4b0e      	ldr	r3, [pc, #56]	@ (8003c90 <System_Init+0xe4>)
 8003c58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sys.High_th = 4096;
 8003c60:	4b0b      	ldr	r3, [pc, #44]	@ (8003c90 <System_Init+0xe4>)
 8003c62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c6a:	861a      	strh	r2, [r3, #48]	@ 0x30
}
 8003c6c:	bf00      	nop
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20004fa0 	.word	0x20004fa0
 8003c74:	08004c2f 	.word	0x08004c2f
 8003c78:	08004c87 	.word	0x08004c87
 8003c7c:	200002a0 	.word	0x200002a0
 8003c80:	20001794 	.word	0x20001794
 8003c84:	200041dc 	.word	0x200041dc
 8003c88:	20004fb4 	.word	0x20004fb4
 8003c8c:	200004bc 	.word	0x200004bc
 8003c90:	200005d8 	.word	0x200005d8

08003c94 <FatFS_Init>:

/*-----INIZiALIZZAZIONE MEMORIE-----*/
void FatFS_Init(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	75fb      	strb	r3, [r7, #23]
	MKFS_PARM mkfs_opt = {0};
 8003c9e:	1d3b      	adds	r3, r7, #4
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	609a      	str	r2, [r3, #8]
 8003ca8:	60da      	str	r2, [r3, #12]

	do
	{
		sys.RAM_Mounted = 0;
 8003caa:	4b41      	ldr	r3, [pc, #260]	@ (8003db0 <FatFS_Init+0x11c>)
 8003cac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003cb6:	f023 0302 	bic.w	r3, r3, #2
 8003cba:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
		
		mkfs_opt.fmt = FM_FAT;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	713b      	strb	r3, [r7, #4]
		mkfs_opt.au_size = 1024;
 8003cc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003cc6:	613b      	str	r3, [r7, #16]
		mkfs_opt.n_fat = 1;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	717b      	strb	r3, [r7, #5]
		mkfs_opt.align = 1;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	60bb      	str	r3, [r7, #8]

		fRes = f_mkfs("/ram", &mkfs_opt, psram_fs.win, sizeof(psram_fs.win));
 8003cd0:	1d39      	adds	r1, r7, #4
 8003cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cd6:	4a37      	ldr	r2, [pc, #220]	@ (8003db4 <FatFS_Init+0x120>)
 8003cd8:	4837      	ldr	r0, [pc, #220]	@ (8003db8 <FatFS_Init+0x124>)
 8003cda:	f007 fde9 	bl	800b8b0 <f_mkfs>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	75fb      	strb	r3, [r7, #23]
		if (fRes != FR_OK)
 8003ce2:	7dfb      	ldrb	r3, [r7, #23]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d114      	bne.n	8003d12 <FatFS_Init+0x7e>
		{
			break;
		}

		fRes = f_mount(&psram_fs, "/ram", 1);
 8003ce8:	2201      	movs	r2, #1
 8003cea:	4933      	ldr	r1, [pc, #204]	@ (8003db8 <FatFS_Init+0x124>)
 8003cec:	4833      	ldr	r0, [pc, #204]	@ (8003dbc <FatFS_Init+0x128>)
 8003cee:	f006 febf 	bl	800aa70 <f_mount>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	75fb      	strb	r3, [r7, #23]

		if (fRes != FR_OK)
 8003cf6:	7dfb      	ldrb	r3, [r7, #23]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10c      	bne.n	8003d16 <FatFS_Init+0x82>
		{
			break;
		}

		sys.RAM_Mounted = 1;
 8003cfc:	4b2c      	ldr	r3, [pc, #176]	@ (8003db0 <FatFS_Init+0x11c>)
 8003cfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d02:	461a      	mov	r2, r3
 8003d04:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003d08:	f043 0302 	orr.w	r3, r3, #2
 8003d0c:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c

		break;
 8003d10:	e002      	b.n	8003d18 <FatFS_Init+0x84>
			break;
 8003d12:	bf00      	nop
 8003d14:	e000      	b.n	8003d18 <FatFS_Init+0x84>
			break;
 8003d16:	bf00      	nop
	} while (1);

	do
	{
		sys.FLASH_Mounted = 0;
 8003d18:	4b25      	ldr	r3, [pc, #148]	@ (8003db0 <FatFS_Init+0x11c>)
 8003d1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003d24:	f023 0304 	bic.w	r3, r3, #4
 8003d28:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
		fRes = f_mount(&flash_fs, "/flash", 1);
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	4924      	ldr	r1, [pc, #144]	@ (8003dc0 <FatFS_Init+0x12c>)
 8003d30:	4824      	ldr	r0, [pc, #144]	@ (8003dc4 <FatFS_Init+0x130>)
 8003d32:	f006 fe9d 	bl	800aa70 <f_mount>
 8003d36:	4603      	mov	r3, r0
 8003d38:	75fb      	strb	r3, [r7, #23]

		if (fRes == FR_NO_FILESYSTEM)
 8003d3a:	7dfb      	ldrb	r3, [r7, #23]
 8003d3c:	2b0d      	cmp	r3, #13
 8003d3e:	d124      	bne.n	8003d8a <FatFS_Init+0xf6>
		{
			memset((void *)&mkfs_opt, 0, sizeof(mkfs_opt));
 8003d40:	1d3b      	adds	r3, r7, #4
 8003d42:	2210      	movs	r2, #16
 8003d44:	2100      	movs	r1, #0
 8003d46:	4618      	mov	r0, r3
 8003d48:	f013 feaa 	bl	8017aa0 <memset>
			mkfs_opt.fmt = FM_FAT;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	713b      	strb	r3, [r7, #4]
			mkfs_opt.au_size = 4096;    
 8003d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d54:	613b      	str	r3, [r7, #16]
			mkfs_opt.n_fat = 1;
 8003d56:	2301      	movs	r3, #1
 8003d58:	717b      	strb	r3, [r7, #5]
			mkfs_opt.align = 1;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	60bb      	str	r3, [r7, #8]

			fRes = f_mkfs("/flash", &mkfs_opt, flash_fs.win, sizeof(flash_fs.win));
 8003d5e:	1d39      	adds	r1, r7, #4
 8003d60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d64:	4a18      	ldr	r2, [pc, #96]	@ (8003dc8 <FatFS_Init+0x134>)
 8003d66:	4816      	ldr	r0, [pc, #88]	@ (8003dc0 <FatFS_Init+0x12c>)
 8003d68:	f007 fda2 	bl	800b8b0 <f_mkfs>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	75fb      	strb	r3, [r7, #23]
			if (fRes != FR_OK)
 8003d70:	7dfb      	ldrb	r3, [r7, #23]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d114      	bne.n	8003da0 <FatFS_Init+0x10c>
			{
				break;
			}

			fRes = f_mount(&flash_fs, "/flash", 1);
 8003d76:	2201      	movs	r2, #1
 8003d78:	4911      	ldr	r1, [pc, #68]	@ (8003dc0 <FatFS_Init+0x12c>)
 8003d7a:	4812      	ldr	r0, [pc, #72]	@ (8003dc4 <FatFS_Init+0x130>)
 8003d7c:	f006 fe78 	bl	800aa70 <f_mount>
 8003d80:	4603      	mov	r3, r0
 8003d82:	75fb      	strb	r3, [r7, #23]
			if (fRes != FR_OK)
 8003d84:	7dfb      	ldrb	r3, [r7, #23]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10c      	bne.n	8003da4 <FatFS_Init+0x110>
			{
				break;
			}
		}

		sys.FLASH_Mounted = 1;
 8003d8a:	4b09      	ldr	r3, [pc, #36]	@ (8003db0 <FatFS_Init+0x11c>)
 8003d8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003d90:	461a      	mov	r2, r3
 8003d92:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003d96:	f043 0304 	orr.w	r3, r3, #4
 8003d9a:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c

		break;
 8003d9e:	e002      	b.n	8003da6 <FatFS_Init+0x112>
				break;
 8003da0:	bf00      	nop
 8003da2:	e000      	b.n	8003da6 <FatFS_Init+0x112>
				break;
 8003da4:	bf00      	nop
	} while (1);


}
 8003da6:	bf00      	nop
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	200005d8 	.word	0x200005d8
 8003db4:	200018bc 	.word	0x200018bc
 8003db8:	08018fa8 	.word	0x08018fa8
 8003dbc:	20001888 	.word	0x20001888
 8003dc0:	08018fb0 	.word	0x08018fb0
 8003dc4:	200028bc 	.word	0x200028bc
 8003dc8:	200028f0 	.word	0x200028f0

08003dcc <Acc_Init>:

/*-----INIZiALIZZAZIONE ACCELEROMETRO-----*/
int Acc_Init(stmdev_ctx_t* acc, uint16_t fs)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	807b      	strh	r3, [r7, #2]
	lsm6dsv16x_reset_t rst;
	lsm6dsv16x_pin_int_route_t pin_int = {0};
 8003dd8:	f107 0310 	add.w	r3, r7, #16
 8003ddc:	2100      	movs	r1, #0
 8003dde:	460a      	mov	r2, r1
 8003de0:	801a      	strh	r2, [r3, #0]
 8003de2:	460a      	mov	r2, r1
 8003de4:	709a      	strb	r2, [r3, #2]
	uint8_t acc_whoamI = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	73fb      	strb	r3, [r7, #15]
	uint8_t wmi_cnt = 0;
 8003dea:	2300      	movs	r3, #0
 8003dec:	75fb      	strb	r3, [r7, #23]

	pin_int.fifo_th = PROPERTY_ENABLE;
 8003dee:	7c3b      	ldrb	r3, [r7, #16]
 8003df0:	f043 0308 	orr.w	r3, r3, #8
 8003df4:	743b      	strb	r3, [r7, #16]


	lsm6dsv16x_device_id_get(acc, &acc_whoamI);
 8003df6:	f107 030f 	add.w	r3, r7, #15
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 fb87 	bl	8004510 <lsm6dsv16x_device_id_get>
	if (acc_whoamI != LSM6DSV16X_ID)
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	2b70      	cmp	r3, #112	@ 0x70
 8003e06:	d020      	beq.n	8003e4a <Acc_Init+0x7e>
		while (acc_whoamI != LSM6DSV16X_ID)
 8003e08:	e01c      	b.n	8003e44 <Acc_Init+0x78>
		{
			lsm6dsv16x_device_id_get(acc, &acc_whoamI);
 8003e0a:	f107 030f 	add.w	r3, r7, #15
 8003e0e:	4619      	mov	r1, r3
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 fb7d 	bl	8004510 <lsm6dsv16x_device_id_get>
			wmi_cnt++;
 8003e16:	7dfb      	ldrb	r3, [r7, #23]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	75fb      	strb	r3, [r7, #23]
			if (wmi_cnt == 3)
 8003e1c:	7dfb      	ldrb	r3, [r7, #23]
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d110      	bne.n	8003e44 <Acc_Init+0x78>
			{
				sys.ACC_Present = 0;
 8003e22:	4b51      	ldr	r3, [pc, #324]	@ (8003f68 <Acc_Init+0x19c>)
 8003e24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e28:	461a      	mov	r2, r3
 8003e2a:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003e2e:	f023 0301 	bic.w	r3, r3, #1
 8003e32:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
				flags.ACC_Complete = 1;
 8003e36:	4a4d      	ldr	r2, [pc, #308]	@ (8003f6c <Acc_Init+0x1a0>)
 8003e38:	7813      	ldrb	r3, [r2, #0]
 8003e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e3e:	7013      	strb	r3, [r2, #0]
				return 0;
 8003e40:	2300      	movs	r3, #0
 8003e42:	e08c      	b.n	8003f5e <Acc_Init+0x192>
		while (acc_whoamI != LSM6DSV16X_ID)
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	2b70      	cmp	r3, #112	@ 0x70
 8003e48:	d1df      	bne.n	8003e0a <Acc_Init+0x3e>
			}
		}
	sys.ACC_Present = 1;
 8003e4a:	4b47      	ldr	r3, [pc, #284]	@ (8003f68 <Acc_Init+0x19c>)
 8003e4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e50:	461a      	mov	r2, r3
 8003e52:	f892 302c 	ldrb.w	r3, [r2, #44]	@ 0x2c
 8003e56:	f043 0301 	orr.w	r3, r3, #1
 8003e5a:	f882 302c 	strb.w	r3, [r2, #44]	@ 0x2c
	lsm6dsv16x_reset_set(acc, LSM6DSV16X_GLOBAL_RST);
 8003e5e:	2101      	movs	r1, #1
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 faae 	bl	80043c2 <lsm6dsv16x_reset_set>
	do {
		lsm6dsv16x_reset_get(acc, &rst);
 8003e66:	f107 0316 	add.w	r3, r7, #22
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 faf9 	bl	8004464 <lsm6dsv16x_reset_get>
		HAL_Delay(10);
 8003e72:	200a      	movs	r0, #10
 8003e74:	f008 fa0a 	bl	800c28c <HAL_Delay>
	} while (rst != LSM6DSV16X_READY);
 8003e78:	7dbb      	ldrb	r3, [r7, #22]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1f3      	bne.n	8003e66 <Acc_Init+0x9a>

	lsm6dsv16x_block_data_update_set(acc, PROPERTY_ENABLE);
 8003e7e:	2101      	movs	r1, #1
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 fc42 	bl	800470a <lsm6dsv16x_block_data_update_set>
	lsm6dsv16x_ui_i2c_i3c_mode_set(acc, LSM6DSV16X_I2C_I3C_DISABLE);
 8003e86:	2101      	movs	r1, #1
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 feaa 	bl	8004be2 <lsm6dsv16x_ui_i2c_i3c_mode_set>
	lsm6dsv16x_xl_mode_set(acc, LSM6DSV16X_XL_HIGH_PERFORMANCE_MD);
 8003e8e:	2100      	movs	r1, #0
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fb9f 	bl	80045d4 <lsm6dsv16x_xl_mode_set>
	lsm6dsv16x_gy_mode_set(acc, LSM6DSV16X_GY_HIGH_PERFORMANCE_MD);
 8003e96:	2100      	movs	r1, #0
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 fc10 	bl	80046be <lsm6dsv16x_gy_mode_set>
	if(fs == 1600)
 8003e9e:	887b      	ldrh	r3, [r7, #2]
 8003ea0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003ea4:	d104      	bne.n	8003eb0 <Acc_Init+0xe4>
	{
		lsm6dsv16x_fifo_xl_batch_set(acc, LSM6DSV16X_XL_BATCHED_AT_1920Hz);
 8003ea6:	210a      	movs	r1, #10
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 fdc6 	bl	8004a3a <lsm6dsv16x_fifo_xl_batch_set>
 8003eae:	e00b      	b.n	8003ec8 <Acc_Init+0xfc>
	}
	else if(fs == 800)
 8003eb0:	887b      	ldrh	r3, [r7, #2]
 8003eb2:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8003eb6:	d104      	bne.n	8003ec2 <Acc_Init+0xf6>
	{
		lsm6dsv16x_fifo_xl_batch_set(acc, LSM6DSV16X_XL_BATCHED_AT_960Hz);
 8003eb8:	2109      	movs	r1, #9
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fdbd 	bl	8004a3a <lsm6dsv16x_fifo_xl_batch_set>
 8003ec0:	e002      	b.n	8003ec8 <Acc_Init+0xfc>
	}
	else
	{
		return -1;
 8003ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec6:	e04a      	b.n	8003f5e <Acc_Init+0x192>
	}
	lsm6dsv16x_fifo_gy_batch_set(acc, LSM6DSV16X_GY_NOT_BATCHED);
 8003ec8:	2100      	movs	r1, #0
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 fddb 	bl	8004a86 <lsm6dsv16x_fifo_gy_batch_set>
	lsm6dsv16x_fifo_mode_set(acc, LSM6DSV16X_BYPASS_MODE);
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 fdfd 	bl	8004ad2 <lsm6dsv16x_fifo_mode_set>
	lsm6dsv16x_xl_data_rate_set(acc, LSM6DSV16X_ODR_OFF);
 8003ed8:	2100      	movs	r1, #0
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fb29 	bl	8004532 <lsm6dsv16x_xl_data_rate_set>
	lsm6dsv16x_gy_data_rate_set(acc, LSM6DSV16X_ODR_OFF);
 8003ee0:	2100      	movs	r1, #0
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fb9c 	bl	8004620 <lsm6dsv16x_gy_data_rate_set>
	if(fs == 1600)
 8003ee8:	887b      	ldrh	r3, [r7, #2]
 8003eea:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8003eee:	d104      	bne.n	8003efa <Acc_Init+0x12e>
	{
		lsm6dsv16x_odr_trig_cfg_set(acc, 32);  //800SPS
 8003ef0:	2120      	movs	r1, #32
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 fc2f 	bl	8004756 <lsm6dsv16x_odr_trig_cfg_set>
 8003ef8:	e00b      	b.n	8003f12 <Acc_Init+0x146>
	}
	else if(fs == 800)
 8003efa:	887b      	ldrh	r3, [r7, #2]
 8003efc:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8003f00:	d104      	bne.n	8003f0c <Acc_Init+0x140>
	{
		lsm6dsv16x_odr_trig_cfg_set(acc, 16);  //800SPS
 8003f02:	2110      	movs	r1, #16
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 fc26 	bl	8004756 <lsm6dsv16x_odr_trig_cfg_set>
 8003f0a:	e002      	b.n	8003f12 <Acc_Init+0x146>
	}
	else
	{
		return -1;
 8003f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f10:	e025      	b.n	8003f5e <Acc_Init+0x192>
	}
	lsm6dsv16x_xl_mode_set(acc, LSM6DSV16X_XL_ODR_TRIGGERED_MD);
 8003f12:	2103      	movs	r1, #3
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fb5d 	bl	80045d4 <lsm6dsv16x_xl_mode_set>
	lsm6dsv16x_gy_mode_set(acc, LSM6DSV16X_GY_ODR_TRIGGERED_MD);
 8003f1a:	2103      	movs	r1, #3
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 fbce 	bl	80046be <lsm6dsv16x_gy_mode_set>
	lsm6dsv16x_den_polarity_set(acc, LSM6DSV16X_DEN_ACT_HIGH);
 8003f22:	2101      	movs	r1, #1
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fd42 	bl	80049ae <lsm6dsv16x_den_polarity_set>
	lsm6dsv16x_xl_data_rate_set(acc, LSM6DSV16X_ODR_AT_960Hz);
 8003f2a:	2109      	movs	r1, #9
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 fb00 	bl	8004532 <lsm6dsv16x_xl_data_rate_set>
	lsm6dsv16x_xl_full_scale_set(acc, LSM6DSV16X_2g);
 8003f32:	2100      	movs	r1, #0
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 fc5d 	bl	80047f4 <lsm6dsv16x_xl_full_scale_set>
	lsm6dsv16x_gy_full_scale_set(acc, LSM6DSV16X_2000dps);
 8003f3a:	2104      	movs	r1, #4
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fc33 	bl	80047a8 <lsm6dsv16x_gy_full_scale_set>
	lsm6dsv16x_fifo_watermark_set(acc, ACC_FIFO_WATERMARK);
 8003f42:	21c8      	movs	r1, #200	@ 0xc8
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fd58 	bl	80049fa <lsm6dsv16x_fifo_watermark_set>
	lsm6dsv16x_pin_int1_route_set(acc, &pin_int);
 8003f4a:	f107 0310 	add.w	r3, r7, #16
 8003f4e:	4619      	mov	r1, r3
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f000 fc75 	bl	8004840 <lsm6dsv16x_pin_int1_route_set>


	__HAL_GPIO_EXTI_CLEAR_IT(ACC_INTERRUPT);
 8003f56:	4b06      	ldr	r3, [pc, #24]	@ (8003f70 <Acc_Init+0x1a4>)
 8003f58:	2204      	movs	r2, #4
 8003f5a:	615a      	str	r2, [r3, #20]
	return 0;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3718      	adds	r7, #24
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	200005d8 	.word	0x200005d8
 8003f6c:	20001790 	.word	0x20001790
 8003f70:	40010400 	.word	0x40010400

08003f74 <Config_Init>:

/*-----INIZiALIZZAZIONE CONFIGURAZIONE-----*/
void Config_Init(void)
{
 8003f74:	b5b0      	push	{r4, r5, r7, lr}
 8003f76:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
    FIL config_file;
    UINT bytes_read;
    UINT bytes_written;

	f_unlink(CONFIG_FILE); //DA RIMUOVERE DOPO I TEST
 8003f7e:	485e      	ldr	r0, [pc, #376]	@ (80040f8 <Config_Init+0x184>)
 8003f80:	f007 fad4 	bl	800b52c <f_unlink>
    if (f_open(&config_file, CONFIG_FILE, FA_READ) == FR_OK) 
 8003f84:	f107 0318 	add.w	r3, r7, #24
 8003f88:	3b0c      	subs	r3, #12
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	495a      	ldr	r1, [pc, #360]	@ (80040f8 <Config_Init+0x184>)
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f006 fdb8 	bl	800ab04 <f_open>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d11f      	bne.n	8003fda <Config_Init+0x66>
	{
        if (f_read(&config_file, &config, sizeof(config), &bytes_read) == FR_OK && bytes_read == sizeof(config))
 8003f9a:	f107 0318 	add.w	r3, r7, #24
 8003f9e:	3b10      	subs	r3, #16
 8003fa0:	f107 0018 	add.w	r0, r7, #24
 8003fa4:	380c      	subs	r0, #12
 8003fa6:	22f4      	movs	r2, #244	@ 0xf4
 8003fa8:	4954      	ldr	r1, [pc, #336]	@ (80040fc <Config_Init+0x188>)
 8003faa:	f006 ff43 	bl	800ae34 <f_read>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d10c      	bne.n	8003fce <Config_Init+0x5a>
 8003fb4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003fb8:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8003fbc:	2bf4      	cmp	r3, #244	@ 0xf4
 8003fbe:	d106      	bne.n	8003fce <Config_Init+0x5a>
		{
			f_close(&config_file);
 8003fc0:	f107 0318 	add.w	r3, r7, #24
 8003fc4:	3b0c      	subs	r3, #12
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f007 fa90 	bl	800b4ec <f_close>
			return;
 8003fcc:	e08f      	b.n	80040ee <Config_Init+0x17a>
        }
        f_close(&config_file);
 8003fce:	f107 0318 	add.w	r3, r7, #24
 8003fd2:	3b0c      	subs	r3, #12
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f007 fa89 	bl	800b4ec <f_close>
    }

    config.device_id = 1;
 8003fda:	4b48      	ldr	r3, [pc, #288]	@ (80040fc <Config_Init+0x188>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	701a      	strb	r2, [r3, #0]
	config.samp_freq = 800;
 8003fe0:	4b46      	ldr	r3, [pc, #280]	@ (80040fc <Config_Init+0x188>)
 8003fe2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003fe6:	805a      	strh	r2, [r3, #2]
	config.buffering_secs = 10;
 8003fe8:	4b44      	ldr	r3, [pc, #272]	@ (80040fc <Config_Init+0x188>)
 8003fea:	220a      	movs	r2, #10
 8003fec:	711a      	strb	r2, [r3, #4]
	config.connection_timeout_ms = 60000;
 8003fee:	4b43      	ldr	r3, [pc, #268]	@ (80040fc <Config_Init+0x188>)
 8003ff0:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003ff4:	609a      	str	r2, [r3, #8]
	config.log_period_ms = 10000;
 8003ff6:	4b41      	ldr	r3, [pc, #260]	@ (80040fc <Config_Init+0x188>)
 8003ff8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003ffc:	60da      	str	r2, [r3, #12]
	config.hammer_th = 4096;
 8003ffe:	4b3f      	ldr	r3, [pc, #252]	@ (80040fc <Config_Init+0x188>)
 8004000:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004004:	821a      	strh	r2, [r3, #16]
    for(int i = 0; i < 24; i++) 
 8004006:	2300      	movs	r3, #0
 8004008:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800400c:	f102 0214 	add.w	r2, r2, #20
 8004010:	6013      	str	r3, [r2, #0]
 8004012:	e021      	b.n	8004058 <Config_Init+0xe4>
	{
        config.low_th[i] = 0;
 8004014:	4a39      	ldr	r2, [pc, #228]	@ (80040fc <Config_Init+0x188>)
 8004016:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800401a:	f103 0314 	add.w	r3, r3, #20
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3308      	adds	r3, #8
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	4413      	add	r3, r2
 8004026:	2200      	movs	r2, #0
 8004028:	805a      	strh	r2, [r3, #2]
        config.high_th[i] = 4096;
 800402a:	4a34      	ldr	r2, [pc, #208]	@ (80040fc <Config_Init+0x188>)
 800402c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8004030:	f103 0314 	add.w	r3, r3, #20
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3320      	adds	r3, #32
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	4413      	add	r3, r2
 800403c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004040:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < 24; i++) 
 8004042:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8004046:	f103 0314 	add.w	r3, r3, #20
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3301      	adds	r3, #1
 800404e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8004052:	f102 0214 	add.w	r2, r2, #20
 8004056:	6013      	str	r3, [r2, #0]
 8004058:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800405c:	f103 0314 	add.w	r3, r3, #20
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2b17      	cmp	r3, #23
 8004064:	ddd6      	ble.n	8004014 <Config_Init+0xa0>
    }
    strcpy(config.tcp_IPaddress, "esdplab.unipa.it");
 8004066:	4a26      	ldr	r2, [pc, #152]	@ (8004100 <Config_Init+0x18c>)
 8004068:	4b26      	ldr	r3, [pc, #152]	@ (8004104 <Config_Init+0x190>)
 800406a:	4615      	mov	r5, r2
 800406c:	461c      	mov	r4, r3
 800406e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004070:	6028      	str	r0, [r5, #0]
 8004072:	6069      	str	r1, [r5, #4]
 8004074:	60aa      	str	r2, [r5, #8]
 8004076:	60eb      	str	r3, [r5, #12]
 8004078:	7823      	ldrb	r3, [r4, #0]
 800407a:	742b      	strb	r3, [r5, #16]
    strcpy(config.tcp_Port, "21001");
 800407c:	4b22      	ldr	r3, [pc, #136]	@ (8004108 <Config_Init+0x194>)
 800407e:	4a23      	ldr	r2, [pc, #140]	@ (800410c <Config_Init+0x198>)
 8004080:	6810      	ldr	r0, [r2, #0]
 8004082:	6018      	str	r0, [r3, #0]
 8004084:	8892      	ldrh	r2, [r2, #4]
 8004086:	809a      	strh	r2, [r3, #4]

    if (f_open(&config_file, CONFIG_FILE, FA_WRITE | FA_CREATE_ALWAYS) != FR_OK)
 8004088:	f107 0318 	add.w	r3, r7, #24
 800408c:	3b0c      	subs	r3, #12
 800408e:	220a      	movs	r2, #10
 8004090:	4919      	ldr	r1, [pc, #100]	@ (80040f8 <Config_Init+0x184>)
 8004092:	4618      	mov	r0, r3
 8004094:	f006 fd36 	bl	800ab04 <f_open>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d126      	bne.n	80040ec <Config_Init+0x178>
    {
        return;
    }

    if (f_write(&config_file, &config, sizeof(Config_Typedef), &bytes_written) != FR_OK || bytes_written != sizeof(Config_Typedef)) 
 800409e:	f107 0318 	add.w	r3, r7, #24
 80040a2:	3b14      	subs	r3, #20
 80040a4:	f107 0018 	add.w	r0, r7, #24
 80040a8:	380c      	subs	r0, #12
 80040aa:	22f4      	movs	r2, #244	@ 0xf4
 80040ac:	4913      	ldr	r1, [pc, #76]	@ (80040fc <Config_Init+0x188>)
 80040ae:	f007 f814 	bl	800b0da <f_write>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d105      	bne.n	80040c4 <Config_Init+0x150>
 80040b8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040bc:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80040c0:	2bf4      	cmp	r3, #244	@ 0xf4
 80040c2:	d006      	beq.n	80040d2 <Config_Init+0x15e>
	{
        f_close(&config_file);
 80040c4:	f107 0318 	add.w	r3, r7, #24
 80040c8:	3b0c      	subs	r3, #12
 80040ca:	4618      	mov	r0, r3
 80040cc:	f007 fa0e 	bl	800b4ec <f_close>
        return;
 80040d0:	e00d      	b.n	80040ee <Config_Init+0x17a>
    }
    
    f_sync(&config_file);
 80040d2:	f107 0318 	add.w	r3, r7, #24
 80040d6:	3b0c      	subs	r3, #12
 80040d8:	4618      	mov	r0, r3
 80040da:	f007 f987 	bl	800b3ec <f_sync>
    f_close(&config_file);
 80040de:	f107 0318 	add.w	r3, r7, #24
 80040e2:	3b0c      	subs	r3, #12
 80040e4:	4618      	mov	r0, r3
 80040e6:	f007 fa01 	bl	800b4ec <f_close>
 80040ea:	e000      	b.n	80040ee <Config_Init+0x17a>
        return;
 80040ec:	bf00      	nop
}
 80040ee:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 80040f2:	3718      	adds	r7, #24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bdb0      	pop	{r4, r5, r7, pc}
 80040f8:	08018fb8 	.word	0x08018fb8
 80040fc:	20001794 	.word	0x20001794
 8004100:	20001806 	.word	0x20001806
 8004104:	08018fcc 	.word	0x08018fcc
 8004108:	20001846 	.word	0x20001846
 800410c:	08018fe0 	.word	0x08018fe0

08004110 <LED_Init>:
#include "peripherals.h"


/*-----INIZIALIZZAZIONE LEDs-----*/
void LED_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
    LED_TIMER->Instance->CCR1 = 0;
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <LED_Init+0x38>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2200      	movs	r2, #0
 800411a:	635a      	str	r2, [r3, #52]	@ 0x34
    LED_TIMER->Instance->CCR2 = 0;
 800411c:	4b0a      	ldr	r3, [pc, #40]	@ (8004148 <LED_Init+0x38>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2200      	movs	r2, #0
 8004122:	639a      	str	r2, [r3, #56]	@ 0x38
    LED_TIMER->Instance->CCR3 = 0;
 8004124:	4b08      	ldr	r3, [pc, #32]	@ (8004148 <LED_Init+0x38>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2200      	movs	r2, #0
 800412a:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_TIM_PWM_Start(LED_TIMER, GRN_LED);
 800412c:	2108      	movs	r1, #8
 800412e:	4806      	ldr	r0, [pc, #24]	@ (8004148 <LED_Init+0x38>)
 8004130:	f00f fda0 	bl	8013c74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(LED_TIMER, ORG_LED);
 8004134:	2100      	movs	r1, #0
 8004136:	4804      	ldr	r0, [pc, #16]	@ (8004148 <LED_Init+0x38>)
 8004138:	f00f fd9c 	bl	8013c74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(LED_TIMER, RED_LED);
 800413c:	2104      	movs	r1, #4
 800413e:	4802      	ldr	r0, [pc, #8]	@ (8004148 <LED_Init+0x38>)
 8004140:	f00f fd98 	bl	8013c74 <HAL_TIM_PWM_Start>
}
 8004144:	bf00      	nop
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000304 	.word	0x20000304
 800414c:	00000000 	.word	0x00000000

08004150 <LED_Start>:

/*------ACCENSIONE LED------*/
void LED_Start(uint32_t LED, uint8_t freq, uint8_t duty)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	70fb      	strb	r3, [r7, #3]
 800415c:	4613      	mov	r3, r2
 800415e:	70bb      	strb	r3, [r7, #2]
    TIM_HandleTypeDef *htim = LED_TIMER;
 8004160:	4b5d      	ldr	r3, [pc, #372]	@ (80042d8 <LED_Start+0x188>)
 8004162:	613b      	str	r3, [r7, #16]
	uint16_t pulse = 0;
 8004164:	2300      	movs	r3, #0
 8004166:	82fb      	strh	r3, [r7, #22]

    uint16_t prescaler = (uint16_t)(80000000 / 5000 - 1);
 8004168:	f643 637f 	movw	r3, #15999	@ 0x3e7f
 800416c:	81fb      	strh	r3, [r7, #14]
    uint16_t period = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	82bb      	strh	r3, [r7, #20]

    switch(freq)
 8004172:	78fb      	ldrb	r3, [r7, #3]
 8004174:	2b03      	cmp	r3, #3
 8004176:	f200 80a4 	bhi.w	80042c2 <LED_Start+0x172>
 800417a:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <LED_Start+0x30>)
 800417c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004180:	08004191 	.word	0x08004191
 8004184:	080041a9 	.word	0x080041a9
 8004188:	080041b9 	.word	0x080041b9
 800418c:	080041f5 	.word	0x080041f5
    {
        case FAST:  
            period = (uint16_t)((80000000 / prescaler / 4) - 1);
 8004190:	89fb      	ldrh	r3, [r7, #14]
 8004192:	4a52      	ldr	r2, [pc, #328]	@ (80042dc <LED_Start+0x18c>)
 8004194:	fb92 f3f3 	sdiv	r3, r2, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	da00      	bge.n	800419e <LED_Start+0x4e>
 800419c:	3303      	adds	r3, #3
 800419e:	109b      	asrs	r3, r3, #2
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	3b01      	subs	r3, #1
 80041a4:	82bb      	strh	r3, [r7, #20]
            break;
 80041a6:	e043      	b.n	8004230 <LED_Start+0xe0>
        case MEDIUM:
            period = (uint16_t)((80000000 / prescaler / 1) - 1);
 80041a8:	89fb      	ldrh	r3, [r7, #14]
 80041aa:	4a4c      	ldr	r2, [pc, #304]	@ (80042dc <LED_Start+0x18c>)
 80041ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	82bb      	strh	r3, [r7, #20]
            break;
 80041b6:	e03b      	b.n	8004230 <LED_Start+0xe0>
        case SLOW:
            period = (uint16_t)((80000000 / prescaler / 0.5) - 1);
 80041b8:	89fb      	ldrh	r3, [r7, #14]
 80041ba:	4a48      	ldr	r2, [pc, #288]	@ (80042dc <LED_Start+0x18c>)
 80041bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7fc f9bf 	bl	8000544 <__aeabi_i2d>
 80041c6:	f04f 0200 	mov.w	r2, #0
 80041ca:	4b45      	ldr	r3, [pc, #276]	@ (80042e0 <LED_Start+0x190>)
 80041cc:	f7fc fb4e 	bl	800086c <__aeabi_ddiv>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4610      	mov	r0, r2
 80041d6:	4619      	mov	r1, r3
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	4b41      	ldr	r3, [pc, #260]	@ (80042e4 <LED_Start+0x194>)
 80041de:	f7fc f863 	bl	80002a8 <__aeabi_dsub>
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	f7fc fc27 	bl	8000a3c <__aeabi_d2uiz>
 80041ee:	4603      	mov	r3, r0
 80041f0:	82bb      	strh	r3, [r7, #20]
            break;
 80041f2:	e01d      	b.n	8004230 <LED_Start+0xe0>
        case VERY_SLOW:
            period = (uint16_t)((80000000 / prescaler / 0.1) - 1);
 80041f4:	89fb      	ldrh	r3, [r7, #14]
 80041f6:	4a39      	ldr	r2, [pc, #228]	@ (80042dc <LED_Start+0x18c>)
 80041f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fc f9a1 	bl	8000544 <__aeabi_i2d>
 8004202:	a333      	add	r3, pc, #204	@ (adr r3, 80042d0 <LED_Start+0x180>)
 8004204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004208:	f7fc fb30 	bl	800086c <__aeabi_ddiv>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	4610      	mov	r0, r2
 8004212:	4619      	mov	r1, r3
 8004214:	f04f 0200 	mov.w	r2, #0
 8004218:	4b32      	ldr	r3, [pc, #200]	@ (80042e4 <LED_Start+0x194>)
 800421a:	f7fc f845 	bl	80002a8 <__aeabi_dsub>
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4610      	mov	r0, r2
 8004224:	4619      	mov	r1, r3
 8004226:	f7fc fc09 	bl	8000a3c <__aeabi_d2uiz>
 800422a:	4603      	mov	r3, r0
 800422c:	82bb      	strh	r3, [r7, #20]
            break;
 800422e:	bf00      	nop
        default:
            return;
    }

	switch(duty)
 8004230:	78bb      	ldrb	r3, [r7, #2]
 8004232:	3b04      	subs	r3, #4
 8004234:	2b03      	cmp	r3, #3
 8004236:	d846      	bhi.n	80042c6 <LED_Start+0x176>
 8004238:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <LED_Start+0xf0>)
 800423a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800423e:	bf00      	nop
 8004240:	08004251 	.word	0x08004251
 8004244:	08004257 	.word	0x08004257
 8004248:	0800426b 	.word	0x0800426b
 800424c:	08004273 	.word	0x08004273
	{
		case FULL:
			pulse = period; 
 8004250:	8abb      	ldrh	r3, [r7, #20]
 8004252:	82fb      	strh	r3, [r7, #22]
		    break;
 8004254:	e011      	b.n	800427a <LED_Start+0x12a>
        case HIGH:
			pulse = period * 3 / 4;
 8004256:	8aba      	ldrh	r2, [r7, #20]
 8004258:	4613      	mov	r3, r2
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	4413      	add	r3, r2
 800425e:	2b00      	cmp	r3, #0
 8004260:	da00      	bge.n	8004264 <LED_Start+0x114>
 8004262:	3303      	adds	r3, #3
 8004264:	109b      	asrs	r3, r3, #2
 8004266:	82fb      	strh	r3, [r7, #22]
			break;
 8004268:	e007      	b.n	800427a <LED_Start+0x12a>
		case HALF:
			pulse = period / 2;
 800426a:	8abb      	ldrh	r3, [r7, #20]
 800426c:	085b      	lsrs	r3, r3, #1
 800426e:	82fb      	strh	r3, [r7, #22]
			break;
 8004270:	e003      	b.n	800427a <LED_Start+0x12a>
		case LOW:
			pulse = period / 4;
 8004272:	8abb      	ldrh	r3, [r7, #20]
 8004274:	089b      	lsrs	r3, r3, #2
 8004276:	82fb      	strh	r3, [r7, #22]
			break;
 8004278:	bf00      	nop
        default:
            return;
	}

    // Imposta periodo e prescaler
    htim->Instance->PSC = prescaler;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	89fa      	ldrh	r2, [r7, #14]
 8004280:	629a      	str	r2, [r3, #40]	@ 0x28
    htim->Instance->ARR = period;
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	8aba      	ldrh	r2, [r7, #20]
 8004288:	62da      	str	r2, [r3, #44]	@ 0x2c
	switch(LED)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b08      	cmp	r3, #8
 800428e:	d009      	beq.n	80042a4 <LED_Start+0x154>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b08      	cmp	r3, #8
 8004294:	d818      	bhi.n	80042c8 <LED_Start+0x178>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <LED_Start+0x15e>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d00a      	beq.n	80042b8 <LED_Start+0x168>
 80042a2:	e011      	b.n	80042c8 <LED_Start+0x178>
    {
    case GRN_LED:
        LED_TIMER->Instance->CCR3 = pulse;
 80042a4:	4b0c      	ldr	r3, [pc, #48]	@ (80042d8 <LED_Start+0x188>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	8afa      	ldrh	r2, [r7, #22]
 80042aa:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 80042ac:	e00c      	b.n	80042c8 <LED_Start+0x178>
    case ORG_LED:
        LED_TIMER->Instance->CCR1 = pulse;
 80042ae:	4b0a      	ldr	r3, [pc, #40]	@ (80042d8 <LED_Start+0x188>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	8afa      	ldrh	r2, [r7, #22]
 80042b4:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 80042b6:	e007      	b.n	80042c8 <LED_Start+0x178>
    case RED_LED:
        LED_TIMER->Instance->CCR2 = pulse;
 80042b8:	4b07      	ldr	r3, [pc, #28]	@ (80042d8 <LED_Start+0x188>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	8afa      	ldrh	r2, [r7, #22]
 80042be:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 80042c0:	e002      	b.n	80042c8 <LED_Start+0x178>
            return;
 80042c2:	bf00      	nop
 80042c4:	e000      	b.n	80042c8 <LED_Start+0x178>
            return;
 80042c6:	bf00      	nop
    }
}
 80042c8:	3718      	adds	r7, #24
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	9999999a 	.word	0x9999999a
 80042d4:	3fb99999 	.word	0x3fb99999
 80042d8:	20000304 	.word	0x20000304
 80042dc:	04c4b400 	.word	0x04c4b400
 80042e0:	3fe00000 	.word	0x3fe00000
 80042e4:	3ff00000 	.word	0x3ff00000

080042e8 <LED_Stop>:

/*------SPEGNIMENTO LED------*/
void LED_Stop(uint32_t LED)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
	switch(LED)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d009      	beq.n	800430a <LED_Stop+0x22>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b08      	cmp	r3, #8
 80042fa:	d815      	bhi.n	8004328 <LED_Stop+0x40>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d008      	beq.n	8004314 <LED_Stop+0x2c>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b04      	cmp	r3, #4
 8004306:	d00a      	beq.n	800431e <LED_Stop+0x36>
        break;
    case RED_LED:
        LED_TIMER->Instance->CCR2 = 0;
        break;
    }
}
 8004308:	e00e      	b.n	8004328 <LED_Stop+0x40>
        LED_TIMER->Instance->CCR3 = 0;
 800430a:	4b0a      	ldr	r3, [pc, #40]	@ (8004334 <LED_Stop+0x4c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2200      	movs	r2, #0
 8004310:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 8004312:	e009      	b.n	8004328 <LED_Stop+0x40>
        LED_TIMER->Instance->CCR1 = 0;
 8004314:	4b07      	ldr	r3, [pc, #28]	@ (8004334 <LED_Stop+0x4c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2200      	movs	r2, #0
 800431a:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 800431c:	e004      	b.n	8004328 <LED_Stop+0x40>
        LED_TIMER->Instance->CCR2 = 0;
 800431e:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <LED_Stop+0x4c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2200      	movs	r2, #0
 8004324:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8004326:	bf00      	nop
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	20000304 	.word	0x20000304

08004338 <lsm6dsv16x_read_reg>:
  *
  */
int32_t __weak lsm6dsv16x_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 8004338:	b590      	push	{r4, r7, lr}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	607a      	str	r2, [r7, #4]
 8004342:	461a      	mov	r2, r3
 8004344:	460b      	mov	r3, r1
 8004346:	72fb      	strb	r3, [r7, #11]
 8004348:	4613      	mov	r3, r2
 800434a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	685c      	ldr	r4, [r3, #4]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	68d8      	ldr	r0, [r3, #12]
 8004354:	893b      	ldrh	r3, [r7, #8]
 8004356:	7af9      	ldrb	r1, [r7, #11]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	47a0      	blx	r4
 800435c:	6178      	str	r0, [r7, #20]

  return ret;
 800435e:	697b      	ldr	r3, [r7, #20]
}
 8004360:	4618      	mov	r0, r3
 8004362:	371c      	adds	r7, #28
 8004364:	46bd      	mov	sp, r7
 8004366:	bd90      	pop	{r4, r7, pc}

08004368 <lsm6dsv16x_write_reg>:
  *
  */
int32_t __weak lsm6dsv16x_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 8004368:	b590      	push	{r4, r7, lr}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	607a      	str	r2, [r7, #4]
 8004372:	461a      	mov	r2, r3
 8004374:	460b      	mov	r3, r1
 8004376:	72fb      	strb	r3, [r7, #11]
 8004378:	4613      	mov	r3, r2
 800437a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681c      	ldr	r4, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	68d8      	ldr	r0, [r3, #12]
 8004384:	893b      	ldrh	r3, [r7, #8]
 8004386:	7af9      	ldrb	r1, [r7, #11]
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	47a0      	blx	r4
 800438c:	6178      	str	r0, [r7, #20]

  return ret;
 800438e:	697b      	ldr	r3, [r7, #20]
}
 8004390:	4618      	mov	r0, r3
 8004392:	371c      	adds	r7, #28
 8004394:	46bd      	mov	sp, r7
 8004396:	bd90      	pop	{r4, r7, pc}

08004398 <bytecpy>:
  * @{
  *
  */

static void bytecpy(uint8_t *target, uint8_t *source)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  if ((target != NULL) && (source != NULL))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d006      	beq.n	80043b6 <bytecpy+0x1e>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <bytecpy+0x1e>
  {
    *target = *source;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	781a      	ldrb	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	701a      	strb	r2, [r3, #0]
  }
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <lsm6dsv16x_reset_set>:
  * @param  val      Reset of the device.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_reset_set(stmdev_ctx_t *ctx, lsm6dsv16x_reset_t val)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b086      	sub	sp, #24
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
 80043ca:	460b      	mov	r3, r1
 80043cc:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_func_cfg_access_t func_cfg_access;
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 80043ce:	f107 020c 	add.w	r2, r7, #12
 80043d2:	2301      	movs	r3, #1
 80043d4:	2112      	movs	r1, #18
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7ff ffae 	bl	8004338 <lsm6dsv16x_read_reg>
 80043dc:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 80043de:	f107 0210 	add.w	r2, r7, #16
 80043e2:	2301      	movs	r3, #1
 80043e4:	2101      	movs	r1, #1
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7ff ffa6 	bl	8004338 <lsm6dsv16x_read_reg>
 80043ec:	4602      	mov	r2, r0
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	4413      	add	r3, r2
 80043f2:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <lsm6dsv16x_reset_set+0x3c>
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	e02d      	b.n	800445a <lsm6dsv16x_reset_set+0x98>

  ctrl3.boot = ((uint8_t)val & 0x04U) >> 2;
 80043fe:	78fb      	ldrb	r3, [r7, #3]
 8004400:	089b      	lsrs	r3, r3, #2
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	b2da      	uxtb	r2, r3
 8004408:	7b3b      	ldrb	r3, [r7, #12]
 800440a:	f362 13c7 	bfi	r3, r2, #7, #1
 800440e:	733b      	strb	r3, [r7, #12]
  ctrl3.sw_reset = ((uint8_t)val & 0x02U) >> 1;
 8004410:	78fb      	ldrb	r3, [r7, #3]
 8004412:	085b      	lsrs	r3, r3, #1
 8004414:	f003 0301 	and.w	r3, r3, #1
 8004418:	b2da      	uxtb	r2, r3
 800441a:	7b3b      	ldrb	r3, [r7, #12]
 800441c:	f362 0300 	bfi	r3, r2, #0, #1
 8004420:	733b      	strb	r3, [r7, #12]
  func_cfg_access.sw_por = (uint8_t)val & 0x01U;
 8004422:	78fb      	ldrb	r3, [r7, #3]
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	b2da      	uxtb	r2, r3
 800442a:	7c3b      	ldrb	r3, [r7, #16]
 800442c:	f362 0382 	bfi	r3, r2, #2, #1
 8004430:	743b      	strb	r3, [r7, #16]

  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8004432:	f107 020c 	add.w	r2, r7, #12
 8004436:	2301      	movs	r3, #1
 8004438:	2112      	movs	r1, #18
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7ff ff94 	bl	8004368 <lsm6dsv16x_write_reg>
 8004440:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 8004442:	f107 0210 	add.w	r2, r7, #16
 8004446:	2301      	movs	r3, #1
 8004448:	2101      	movs	r1, #1
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff ff8c 	bl	8004368 <lsm6dsv16x_write_reg>
 8004450:	4602      	mov	r2, r0
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	4413      	add	r3, r2
 8004456:	617b      	str	r3, [r7, #20]

  return ret;
 8004458:	697b      	ldr	r3, [r7, #20]
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <lsm6dsv16x_reset_get>:
  * @param  val      Global reset of the device.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_reset_get(stmdev_ctx_t *ctx, lsm6dsv16x_reset_t *val)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_func_cfg_access_t func_cfg_access;
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 800446e:	f107 020c 	add.w	r2, r7, #12
 8004472:	2301      	movs	r3, #1
 8004474:	2112      	movs	r1, #18
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7ff ff5e 	bl	8004338 <lsm6dsv16x_read_reg>
 800447c:	6178      	str	r0, [r7, #20]
  ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FUNC_CFG_ACCESS, (uint8_t *)&func_cfg_access, 1);
 800447e:	f107 0210 	add.w	r2, r7, #16
 8004482:	2301      	movs	r3, #1
 8004484:	2101      	movs	r1, #1
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f7ff ff56 	bl	8004338 <lsm6dsv16x_read_reg>
 800448c:	4602      	mov	r2, r0
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	4413      	add	r3, r2
 8004492:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <lsm6dsv16x_reset_get+0x3a>
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	e033      	b.n	8004506 <lsm6dsv16x_reset_get+0xa2>

  switch ((ctrl3.sw_reset << 2) + (ctrl3.boot << 1) + func_cfg_access.sw_por)
 800449e:	7b3b      	ldrb	r3, [r7, #12]
 80044a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	009a      	lsls	r2, r3, #2
 80044a8:	7b3b      	ldrb	r3, [r7, #12]
 80044aa:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	4413      	add	r3, r2
 80044b4:	7c3a      	ldrb	r2, [r7, #16]
 80044b6:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80044ba:	b2d2      	uxtb	r2, r2
 80044bc:	4413      	add	r3, r2
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d81c      	bhi.n	80044fc <lsm6dsv16x_reset_get+0x98>
 80044c2:	a201      	add	r2, pc, #4	@ (adr r2, 80044c8 <lsm6dsv16x_reset_get+0x64>)
 80044c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044c8:	080044dd 	.word	0x080044dd
 80044cc:	080044e5 	.word	0x080044e5
 80044d0:	080044ed 	.word	0x080044ed
 80044d4:	080044fd 	.word	0x080044fd
 80044d8:	080044f5 	.word	0x080044f5
  {
    case LSM6DSV16X_READY:
      *val = LSM6DSV16X_READY;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2200      	movs	r2, #0
 80044e0:	701a      	strb	r2, [r3, #0]
      break;
 80044e2:	e00f      	b.n	8004504 <lsm6dsv16x_reset_get+0xa0>

    case LSM6DSV16X_GLOBAL_RST:
      *val = LSM6DSV16X_GLOBAL_RST;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2201      	movs	r2, #1
 80044e8:	701a      	strb	r2, [r3, #0]
      break;
 80044ea:	e00b      	b.n	8004504 <lsm6dsv16x_reset_get+0xa0>

    case LSM6DSV16X_RESTORE_CAL_PARAM:
      *val = LSM6DSV16X_RESTORE_CAL_PARAM;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2202      	movs	r2, #2
 80044f0:	701a      	strb	r2, [r3, #0]
      break;
 80044f2:	e007      	b.n	8004504 <lsm6dsv16x_reset_get+0xa0>

    case LSM6DSV16X_RESTORE_CTRL_REGS:
      *val = LSM6DSV16X_RESTORE_CTRL_REGS;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	2204      	movs	r2, #4
 80044f8:	701a      	strb	r2, [r3, #0]
      break;
 80044fa:	e003      	b.n	8004504 <lsm6dsv16x_reset_get+0xa0>

    default:
      *val = LSM6DSV16X_GLOBAL_RST;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	2201      	movs	r2, #1
 8004500:	701a      	strb	r2, [r3, #0]
      break;
 8004502:	bf00      	nop
  }

  return ret;
 8004504:	697b      	ldr	r3, [r7, #20]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop

08004510 <lsm6dsv16x_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_device_id_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_WHO_AM_I, val, 1);
 800451a:	2301      	movs	r3, #1
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	210f      	movs	r1, #15
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff ff09 	bl	8004338 <lsm6dsv16x_read_reg>
 8004526:	60f8      	str	r0, [r7, #12]

  return ret;
 8004528:	68fb      	ldr	r3, [r7, #12]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <lsm6dsv16x_xl_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t val)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b086      	sub	sp, #24
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
 800453a:	460b      	mov	r3, r1
 800453c:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl1_t ctrl1;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 800453e:	f107 0210 	add.w	r2, r7, #16
 8004542:	2301      	movs	r3, #1
 8004544:	2110      	movs	r1, #16
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7ff fef6 	bl	8004338 <lsm6dsv16x_read_reg>
 800454c:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <lsm6dsv16x_xl_data_rate_set+0x26>
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	e039      	b.n	80045cc <lsm6dsv16x_xl_data_rate_set+0x9a>

  ctrl1.odr_xl = (uint8_t)val & 0x0Fu;
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	f003 030f 	and.w	r3, r3, #15
 800455e:	b2da      	uxtb	r2, r3
 8004560:	7c3b      	ldrb	r3, [r7, #16]
 8004562:	f362 0303 	bfi	r3, r2, #0, #4
 8004566:	743b      	strb	r3, [r7, #16]
  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8004568:	f107 0210 	add.w	r2, r7, #16
 800456c:	2301      	movs	r3, #1
 800456e:	2110      	movs	r1, #16
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7ff fef9 	bl	8004368 <lsm6dsv16x_write_reg>
 8004576:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <lsm6dsv16x_xl_data_rate_set+0x50>
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	e024      	b.n	80045cc <lsm6dsv16x_xl_data_rate_set+0x9a>

  sel = ((uint8_t)val >> 4) & 0xFU;
 8004582:	78fb      	ldrb	r3, [r7, #3]
 8004584:	091b      	lsrs	r3, r3, #4
 8004586:	74fb      	strb	r3, [r7, #19]
  if (sel != 0U)
 8004588:	7cfb      	ldrb	r3, [r7, #19]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d01d      	beq.n	80045ca <lsm6dsv16x_xl_data_rate_set+0x98>
  {
    ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 800458e:	f107 020c 	add.w	r2, r7, #12
 8004592:	2301      	movs	r3, #1
 8004594:	2162      	movs	r1, #98	@ 0x62
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7ff fece 	bl	8004338 <lsm6dsv16x_read_reg>
 800459c:	4602      	mov	r2, r0
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	4413      	add	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]
    haodr.haodr_sel = sel;
 80045a4:	7cfb      	ldrb	r3, [r7, #19]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	7b3b      	ldrb	r3, [r7, #12]
 80045ae:	f362 0301 	bfi	r3, r2, #0, #2
 80045b2:	733b      	strb	r3, [r7, #12]
    ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 80045b4:	f107 020c 	add.w	r2, r7, #12
 80045b8:	2301      	movs	r3, #1
 80045ba:	2162      	movs	r1, #98	@ 0x62
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff fed3 	bl	8004368 <lsm6dsv16x_write_reg>
 80045c2:	4602      	mov	r2, r0
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	4413      	add	r3, r2
 80045c8:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80045ca:	697b      	ldr	r3, [r7, #20]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3718      	adds	r7, #24
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <lsm6dsv16x_xl_mode_set>:
  * @param  val      XL_HIGH_PERFORMANCE_MD, XL_HIGH_ACCURACY_ODR_MD, XL_LOW_POWER_2_AVG_MD, XL_LOW_POWER_4_AVG_MD, XL_LOW_POWER_8_AVG_MD, XL_NORMAL_MD,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_mode_set(stmdev_ctx_t *ctx, lsm6dsv16x_xl_mode_t val)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl1_t ctrl1;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 80045e0:	f107 0208 	add.w	r2, r7, #8
 80045e4:	2301      	movs	r3, #1
 80045e6:	2110      	movs	r1, #16
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f7ff fea5 	bl	8004338 <lsm6dsv16x_read_reg>
 80045ee:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10f      	bne.n	8004616 <lsm6dsv16x_xl_mode_set+0x42>
  {
    ctrl1.op_mode_xl = (uint8_t)val & 0x07U;
 80045f6:	78fb      	ldrb	r3, [r7, #3]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	7a3b      	ldrb	r3, [r7, #8]
 8004600:	f362 1306 	bfi	r3, r2, #4, #3
 8004604:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL1, (uint8_t *)&ctrl1, 1);
 8004606:	f107 0208 	add.w	r2, r7, #8
 800460a:	2301      	movs	r3, #1
 800460c:	2110      	movs	r1, #16
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7ff feaa 	bl	8004368 <lsm6dsv16x_write_reg>
 8004614:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004616:	68fb      	ldr	r3, [r7, #12]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <lsm6dsv16x_gy_data_rate_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm6dsv16x_data_rate_t val)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl2_t ctrl2;
  lsm6dsv16x_haodr_cfg_t haodr;
  uint8_t sel;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 800462c:	f107 0210 	add.w	r2, r7, #16
 8004630:	2301      	movs	r3, #1
 8004632:	2111      	movs	r1, #17
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7ff fe7f 	bl	8004338 <lsm6dsv16x_read_reg>
 800463a:	6178      	str	r0, [r7, #20]
  ctrl2.odr_g = (uint8_t)val & 0x0Fu;
 800463c:	78fb      	ldrb	r3, [r7, #3]
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	b2da      	uxtb	r2, r3
 8004644:	7c3b      	ldrb	r3, [r7, #16]
 8004646:	f362 0303 	bfi	r3, r2, #0, #4
 800464a:	743b      	strb	r3, [r7, #16]
  ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 800464c:	f107 0210 	add.w	r2, r7, #16
 8004650:	2301      	movs	r3, #1
 8004652:	2111      	movs	r1, #17
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7ff fe87 	bl	8004368 <lsm6dsv16x_write_reg>
 800465a:	4602      	mov	r2, r0
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	4413      	add	r3, r2
 8004660:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <lsm6dsv16x_gy_data_rate_set+0x4c>
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	e024      	b.n	80046b6 <lsm6dsv16x_gy_data_rate_set+0x96>

  sel = ((uint8_t)val >> 4) & 0xFU;
 800466c:	78fb      	ldrb	r3, [r7, #3]
 800466e:	091b      	lsrs	r3, r3, #4
 8004670:	74fb      	strb	r3, [r7, #19]
  if (sel != 0U)
 8004672:	7cfb      	ldrb	r3, [r7, #19]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d01d      	beq.n	80046b4 <lsm6dsv16x_gy_data_rate_set+0x94>
  {
    ret += lsm6dsv16x_read_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 8004678:	f107 020c 	add.w	r2, r7, #12
 800467c:	2301      	movs	r3, #1
 800467e:	2162      	movs	r1, #98	@ 0x62
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7ff fe59 	bl	8004338 <lsm6dsv16x_read_reg>
 8004686:	4602      	mov	r2, r0
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	4413      	add	r3, r2
 800468c:	617b      	str	r3, [r7, #20]
    haodr.haodr_sel = sel;
 800468e:	7cfb      	ldrb	r3, [r7, #19]
 8004690:	f003 0303 	and.w	r3, r3, #3
 8004694:	b2da      	uxtb	r2, r3
 8004696:	7b3b      	ldrb	r3, [r7, #12]
 8004698:	f362 0301 	bfi	r3, r2, #0, #2
 800469c:	733b      	strb	r3, [r7, #12]
    ret += lsm6dsv16x_write_reg(ctx, LSM6DSV16X_HAODR_CFG, (uint8_t *)&haodr, 1);
 800469e:	f107 020c 	add.w	r2, r7, #12
 80046a2:	2301      	movs	r3, #1
 80046a4:	2162      	movs	r1, #98	@ 0x62
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f7ff fe5e 	bl	8004368 <lsm6dsv16x_write_reg>
 80046ac:	4602      	mov	r2, r0
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	4413      	add	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80046b4:	697b      	ldr	r3, [r7, #20]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <lsm6dsv16x_gy_mode_set>:
  * @param  val      GY_HIGH_PERFORMANCE_MD, GY_HIGH_ACCURACY_ODR_MD, GY_SLEEP_MD, GY_LOW_POWER_MD,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_mode_set(stmdev_ctx_t *ctx, lsm6dsv16x_gy_mode_t val)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	460b      	mov	r3, r1
 80046c8:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl2_t ctrl2;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 80046ca:	f107 0208 	add.w	r2, r7, #8
 80046ce:	2301      	movs	r3, #1
 80046d0:	2111      	movs	r1, #17
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7ff fe30 	bl	8004338 <lsm6dsv16x_read_reg>
 80046d8:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10f      	bne.n	8004700 <lsm6dsv16x_gy_mode_set+0x42>
  {
    ctrl2.op_mode_g = (uint8_t)val & 0x07U;
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	7a3b      	ldrb	r3, [r7, #8]
 80046ea:	f362 1306 	bfi	r3, r2, #4, #3
 80046ee:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL2, (uint8_t *)&ctrl2, 1);
 80046f0:	f107 0208 	add.w	r2, r7, #8
 80046f4:	2301      	movs	r3, #1
 80046f6:	2111      	movs	r1, #17
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f7ff fe35 	bl	8004368 <lsm6dsv16x_write_reg>
 80046fe:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004700:	68fb      	ldr	r3, [r7, #12]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <lsm6dsv16x_block_data_update_set>:
  * @param  val      Block Data Update (BDU): output registers are not updated until LSB and MSB have been read).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b084      	sub	sp, #16
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
 8004712:	460b      	mov	r3, r1
 8004714:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl3_t ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 8004716:	f107 0208 	add.w	r2, r7, #8
 800471a:	2301      	movs	r3, #1
 800471c:	2112      	movs	r1, #18
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f7ff fe0a 	bl	8004338 <lsm6dsv16x_read_reg>
 8004724:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10f      	bne.n	800474c <lsm6dsv16x_block_data_update_set+0x42>
  {
    ctrl3.bdu = val;
 800472c:	78fb      	ldrb	r3, [r7, #3]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	b2da      	uxtb	r2, r3
 8004734:	7a3b      	ldrb	r3, [r7, #8]
 8004736:	f362 1386 	bfi	r3, r2, #6, #1
 800473a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL3, (uint8_t *)&ctrl3, 1);
 800473c:	f107 0208 	add.w	r2, r7, #8
 8004740:	2301      	movs	r3, #1
 8004742:	2112      	movs	r1, #18
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f7ff fe0f 	bl	8004368 <lsm6dsv16x_write_reg>
 800474a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800474c:	68fb      	ldr	r3, [r7, #12]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <lsm6dsv16x_odr_trig_cfg_set>:
  * @param  val      number of data in the reference period.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_odr_trig_cfg_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b084      	sub	sp, #16
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
 800475e:	460b      	mov	r3, r1
 8004760:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_odr_trig_cfg_t odr_trig;
  int32_t ret;

  if (val >= 1U && val <= 3U) {
 8004762:	78fb      	ldrb	r3, [r7, #3]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <lsm6dsv16x_odr_trig_cfg_set+0x1e>
 8004768:	78fb      	ldrb	r3, [r7, #3]
 800476a:	2b03      	cmp	r3, #3
 800476c:	d802      	bhi.n	8004774 <lsm6dsv16x_odr_trig_cfg_set+0x1e>
    return -1;
 800476e:	f04f 33ff 	mov.w	r3, #4294967295
 8004772:	e015      	b.n	80047a0 <lsm6dsv16x_odr_trig_cfg_set+0x4a>
  }

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);
 8004774:	f107 0208 	add.w	r2, r7, #8
 8004778:	2301      	movs	r3, #1
 800477a:	2106      	movs	r1, #6
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f7ff fddb 	bl	8004338 <lsm6dsv16x_read_reg>
 8004782:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d109      	bne.n	800479e <lsm6dsv16x_odr_trig_cfg_set+0x48>
  {
    odr_trig.odr_trig_nodr = val;
 800478a:	78fb      	ldrb	r3, [r7, #3]
 800478c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_ODR_TRIG_CFG, (uint8_t *)&odr_trig, 1);
 800478e:	f107 0208 	add.w	r2, r7, #8
 8004792:	2301      	movs	r3, #1
 8004794:	2106      	movs	r1, #6
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7ff fde6 	bl	8004368 <lsm6dsv16x_write_reg>
 800479c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800479e:	68fb      	ldr	r3, [r7, #12]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <lsm6dsv16x_gy_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_gy_full_scale_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_gy_full_scale_t val)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	460b      	mov	r3, r1
 80047b2:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl6_t ctrl6;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 80047b4:	f107 0208 	add.w	r2, r7, #8
 80047b8:	2301      	movs	r3, #1
 80047ba:	2115      	movs	r1, #21
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7ff fdbb 	bl	8004338 <lsm6dsv16x_read_reg>
 80047c2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d10f      	bne.n	80047ea <lsm6dsv16x_gy_full_scale_set+0x42>
  {
    ctrl6.fs_g = (uint8_t)val & 0xfu;
 80047ca:	78fb      	ldrb	r3, [r7, #3]
 80047cc:	f003 030f 	and.w	r3, r3, #15
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	7a3b      	ldrb	r3, [r7, #8]
 80047d4:	f362 0303 	bfi	r3, r2, #0, #4
 80047d8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL6, (uint8_t *)&ctrl6, 1);
 80047da:	f107 0208 	add.w	r2, r7, #8
 80047de:	2301      	movs	r3, #1
 80047e0:	2115      	movs	r1, #21
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7ff fdc0 	bl	8004368 <lsm6dsv16x_write_reg>
 80047e8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80047ea:	68fb      	ldr	r3, [r7, #12]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <lsm6dsv16x_xl_full_scale_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_xl_full_scale_t val)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	460b      	mov	r3, r1
 80047fe:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl8_t ctrl8;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8004800:	f107 0208 	add.w	r2, r7, #8
 8004804:	2301      	movs	r3, #1
 8004806:	2117      	movs	r1, #23
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff fd95 	bl	8004338 <lsm6dsv16x_read_reg>
 800480e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10f      	bne.n	8004836 <lsm6dsv16x_xl_full_scale_set+0x42>
  {
    ctrl8.fs_xl = (uint8_t)val & 0x3U;
 8004816:	78fb      	ldrb	r3, [r7, #3]
 8004818:	f003 0303 	and.w	r3, r3, #3
 800481c:	b2da      	uxtb	r2, r3
 800481e:	7a3b      	ldrb	r3, [r7, #8]
 8004820:	f362 0301 	bfi	r3, r2, #0, #2
 8004824:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL8, (uint8_t *)&ctrl8, 1);
 8004826:	f107 0208 	add.w	r2, r7, #8
 800482a:	2301      	movs	r3, #1
 800482c:	2117      	movs	r1, #23
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7ff fd9a 	bl	8004368 <lsm6dsv16x_write_reg>
 8004834:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004836:	68fb      	ldr	r3, [r7, #12]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <lsm6dsv16x_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsv16x_pin_int1_route_set(stmdev_ctx_t *ctx,
                                      lsm6dsv16x_pin_int_route_t *val)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  lsm6dsv16x_int1_ctrl_t          int1_ctrl;
  lsm6dsv16x_md1_cfg_t            md1_cfg;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 800484a:	f107 0210 	add.w	r2, r7, #16
 800484e:	2301      	movs	r3, #1
 8004850:	210d      	movs	r1, #13
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7ff fd70 	bl	8004338 <lsm6dsv16x_read_reg>
 8004858:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <lsm6dsv16x_pin_int1_route_set+0x24>
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	e0a0      	b.n	80049a6 <lsm6dsv16x_pin_int1_route_set+0x166>

  int1_ctrl.int1_drdy_xl       = val->drdy_xl;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800486c:	b2da      	uxtb	r2, r3
 800486e:	7c3b      	ldrb	r3, [r7, #16]
 8004870:	f362 0300 	bfi	r3, r2, #0, #1
 8004874:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_drdy_g        = val->drdy_g;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800487e:	b2da      	uxtb	r2, r3
 8004880:	7c3b      	ldrb	r3, [r7, #16]
 8004882:	f362 0341 	bfi	r3, r2, #1, #1
 8004886:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_fifo_th       = val->fifo_th;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004890:	b2da      	uxtb	r2, r3
 8004892:	7c3b      	ldrb	r3, [r7, #16]
 8004894:	f362 03c3 	bfi	r3, r2, #3, #1
 8004898:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_fifo_ovr      = val->fifo_ovr;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80048a2:	b2da      	uxtb	r2, r3
 80048a4:	7c3b      	ldrb	r3, [r7, #16]
 80048a6:	f362 1304 	bfi	r3, r2, #4, #1
 80048aa:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_fifo_full     = val->fifo_full;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	7c3b      	ldrb	r3, [r7, #16]
 80048b8:	f362 1345 	bfi	r3, r2, #5, #1
 80048bc:	743b      	strb	r3, [r7, #16]
  int1_ctrl.int1_cnt_bdr       = val->cnt_bdr;
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	7c3b      	ldrb	r3, [r7, #16]
 80048ca:	f362 1386 	bfi	r3, r2, #6, #1
 80048ce:	743b      	strb	r3, [r7, #16]

  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 80048d0:	f107 0210 	add.w	r2, r7, #16
 80048d4:	2301      	movs	r3, #1
 80048d6:	210d      	movs	r1, #13
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7ff fd45 	bl	8004368 <lsm6dsv16x_write_reg>
 80048de:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <lsm6dsv16x_pin_int1_route_set+0xaa>
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	e05d      	b.n	80049a6 <lsm6dsv16x_pin_int1_route_set+0x166>

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 80048ea:	f107 020c 	add.w	r2, r7, #12
 80048ee:	2301      	movs	r3, #1
 80048f0:	215e      	movs	r1, #94	@ 0x5e
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff fd20 	bl	8004338 <lsm6dsv16x_read_reg>
 80048f8:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <lsm6dsv16x_pin_int1_route_set+0xc4>
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	e050      	b.n	80049a6 <lsm6dsv16x_pin_int1_route_set+0x166>

  md1_cfg.int1_shub            = val->shub;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	785b      	ldrb	r3, [r3, #1]
 8004908:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800490c:	b2da      	uxtb	r2, r3
 800490e:	7b3b      	ldrb	r3, [r7, #12]
 8004910:	f362 0300 	bfi	r3, r2, #0, #1
 8004914:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_emb_func        = val->emb_func;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	785b      	ldrb	r3, [r3, #1]
 800491a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800491e:	b2da      	uxtb	r2, r3
 8004920:	7b3b      	ldrb	r3, [r7, #12]
 8004922:	f362 0341 	bfi	r3, r2, #1, #1
 8004926:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_6d              = val->sixd;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	785b      	ldrb	r3, [r3, #1]
 800492c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004930:	b2da      	uxtb	r2, r3
 8004932:	7b3b      	ldrb	r3, [r7, #12]
 8004934:	f362 0382 	bfi	r3, r2, #2, #1
 8004938:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_single_tap      = val->single_tap;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	785b      	ldrb	r3, [r3, #1]
 800493e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004942:	b2da      	uxtb	r2, r3
 8004944:	7b3b      	ldrb	r3, [r7, #12]
 8004946:	f362 1386 	bfi	r3, r2, #6, #1
 800494a:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_double_tap      = val->double_tap;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	785b      	ldrb	r3, [r3, #1]
 8004950:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004954:	b2da      	uxtb	r2, r3
 8004956:	7b3b      	ldrb	r3, [r7, #12]
 8004958:	f362 03c3 	bfi	r3, r2, #3, #1
 800495c:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_wu              = val->wakeup;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	785b      	ldrb	r3, [r3, #1]
 8004962:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004966:	b2da      	uxtb	r2, r3
 8004968:	7b3b      	ldrb	r3, [r7, #12]
 800496a:	f362 1345 	bfi	r3, r2, #5, #1
 800496e:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_ff              = val->freefall;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	785b      	ldrb	r3, [r3, #1]
 8004974:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004978:	b2da      	uxtb	r2, r3
 800497a:	7b3b      	ldrb	r3, [r7, #12]
 800497c:	f362 1304 	bfi	r3, r2, #4, #1
 8004980:	733b      	strb	r3, [r7, #12]
  md1_cfg.int1_sleep_change    = val->sleep_change;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	789b      	ldrb	r3, [r3, #2]
 8004986:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800498a:	b2da      	uxtb	r2, r3
 800498c:	7b3b      	ldrb	r3, [r7, #12]
 800498e:	f362 13c7 	bfi	r3, r2, #7, #1
 8004992:	733b      	strb	r3, [r7, #12]

  ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8004994:	f107 020c 	add.w	r2, r7, #12
 8004998:	2301      	movs	r3, #1
 800499a:	215e      	movs	r1, #94	@ 0x5e
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f7ff fce3 	bl	8004368 <lsm6dsv16x_write_reg>
 80049a2:	6178      	str	r0, [r7, #20]

  return ret;
 80049a4:	697b      	ldr	r3, [r7, #20]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3718      	adds	r7, #24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <lsm6dsv16x_den_polarity_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_den_polarity_set(stmdev_ctx_t *ctx,
                                    lsm6dsv16x_den_polarity_t val)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	460b      	mov	r3, r1
 80049b8:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_ctrl4_t ctrl4;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_CTRL4, (uint8_t *)&ctrl4, 1);
 80049ba:	f107 0208 	add.w	r2, r7, #8
 80049be:	2301      	movs	r3, #1
 80049c0:	2113      	movs	r1, #19
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7ff fcb8 	bl	8004338 <lsm6dsv16x_read_reg>
 80049c8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10f      	bne.n	80049f0 <lsm6dsv16x_den_polarity_set+0x42>
  {
    ctrl4.int2_in_lh = (uint8_t)val & 0x1U;
 80049d0:	78fb      	ldrb	r3, [r7, #3]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	b2da      	uxtb	r2, r3
 80049d8:	7a3b      	ldrb	r3, [r7, #8]
 80049da:	f362 0300 	bfi	r3, r2, #0, #1
 80049de:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_CTRL4, (uint8_t *)&ctrl4, 1);
 80049e0:	f107 0208 	add.w	r2, r7, #8
 80049e4:	2301      	movs	r3, #1
 80049e6:	2113      	movs	r1, #19
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff fcbd 	bl	8004368 <lsm6dsv16x_write_reg>
 80049ee:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80049f0:	68fb      	ldr	r3, [r7, #12]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <lsm6dsv16x_fifo_watermark_set>:
  * @param  val      FIFO watermark threshold (1 LSb = TAG (1 Byte) + 1 sensor (6 Bytes) written in FIFO).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_watermark_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b084      	sub	sp, #16
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	460b      	mov	r3, r1
 8004a04:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl1_t fifo_ctrl1;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
 8004a06:	f107 0208 	add.w	r2, r7, #8
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	2107      	movs	r1, #7
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7ff fc92 	bl	8004338 <lsm6dsv16x_read_reg>
 8004a14:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d109      	bne.n	8004a30 <lsm6dsv16x_fifo_watermark_set+0x36>
  {
    fifo_ctrl1.wtm = val;
 8004a1c:	78fb      	ldrb	r3, [r7, #3]
 8004a1e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
 8004a20:	f107 0208 	add.w	r2, r7, #8
 8004a24:	2301      	movs	r3, #1
 8004a26:	2107      	movs	r1, #7
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7ff fc9d 	bl	8004368 <lsm6dsv16x_write_reg>
 8004a2e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004a30:	68fb      	ldr	r3, [r7, #12]
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <lsm6dsv16x_fifo_xl_batch_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_fifo_xl_batch_t val)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b084      	sub	sp, #16
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
 8004a42:	460b      	mov	r3, r1
 8004a44:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 8004a46:	f107 0208 	add.w	r2, r7, #8
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	2109      	movs	r1, #9
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7ff fc72 	bl	8004338 <lsm6dsv16x_read_reg>
 8004a54:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10f      	bne.n	8004a7c <lsm6dsv16x_fifo_xl_batch_set+0x42>
  {
    fifo_ctrl3.bdr_xl = (uint8_t)val & 0xFu;
 8004a5c:	78fb      	ldrb	r3, [r7, #3]
 8004a5e:	f003 030f 	and.w	r3, r3, #15
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	7a3b      	ldrb	r3, [r7, #8]
 8004a66:	f362 0303 	bfi	r3, r2, #0, #4
 8004a6a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 8004a6c:	f107 0208 	add.w	r2, r7, #8
 8004a70:	2301      	movs	r3, #1
 8004a72:	2109      	movs	r1, #9
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff fc77 	bl	8004368 <lsm6dsv16x_write_reg>
 8004a7a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <lsm6dsv16x_fifo_gy_batch_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                     lsm6dsv16x_fifo_gy_batch_t val)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b084      	sub	sp, #16
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 8004a92:	f107 0208 	add.w	r2, r7, #8
 8004a96:	2301      	movs	r3, #1
 8004a98:	2109      	movs	r1, #9
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7ff fc4c 	bl	8004338 <lsm6dsv16x_read_reg>
 8004aa0:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10f      	bne.n	8004ac8 <lsm6dsv16x_fifo_gy_batch_set+0x42>
  {
    fifo_ctrl3.bdr_gy = (uint8_t)val & 0x0Fu;
 8004aa8:	78fb      	ldrb	r3, [r7, #3]
 8004aaa:	f003 030f 	and.w	r3, r3, #15
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	7a3b      	ldrb	r3, [r7, #8]
 8004ab2:	f362 1307 	bfi	r3, r2, #4, #4
 8004ab6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL3, (uint8_t *)&fifo_ctrl3, 1);
 8004ab8:	f107 0208 	add.w	r2, r7, #8
 8004abc:	2301      	movs	r3, #1
 8004abe:	2109      	movs	r1, #9
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff fc51 	bl	8004368 <lsm6dsv16x_write_reg>
 8004ac6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <lsm6dsv16x_fifo_mode_set>:
  * @param  val      BYPASS_MODE, FIFO_MODE, STREAM_WTM_TO_FULL_MODE, STREAM_TO_FIFO_MODE, BYPASS_TO_STREAM_MODE, STREAM_MODE, BYPASS_TO_FIFO_MODE,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsv16x_fifo_mode_t val)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b084      	sub	sp, #16
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	460b      	mov	r3, r1
 8004adc:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
 8004ade:	f107 0208 	add.w	r2, r7, #8
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	210a      	movs	r1, #10
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7ff fc26 	bl	8004338 <lsm6dsv16x_read_reg>
 8004aec:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10f      	bne.n	8004b14 <lsm6dsv16x_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val & 0x07U;
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	7a3b      	ldrb	r3, [r7, #8]
 8004afe:	f362 0302 	bfi	r3, r2, #0, #3
 8004b02:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_FIFO_CTRL4, (uint8_t *)&fifo_ctrl4, 1);
 8004b04:	f107 0208 	add.w	r2, r7, #8
 8004b08:	2301      	movs	r3, #1
 8004b0a:	210a      	movs	r1, #10
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f7ff fc2b 	bl	8004368 <lsm6dsv16x_write_reg>
 8004b12:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004b14:	68fb      	ldr	r3, [r7, #12]
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <lsm6dsv16x_fifo_status_get>:
  return ret;
}

int32_t lsm6dsv16x_fifo_status_get(stmdev_ctx_t *ctx,
                                   lsm6dsv16x_fifo_status_t *val)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b086      	sub	sp, #24
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
 8004b26:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  lsm6dsv16x_fifo_status2_t status;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_FIFO_STATUS1, (uint8_t *)&buff[0], 2);
 8004b28:	f107 0210 	add.w	r2, r7, #16
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	211b      	movs	r1, #27
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7ff fc01 	bl	8004338 <lsm6dsv16x_read_reg>
 8004b36:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <lsm6dsv16x_fifo_status_get+0x24>
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	e04b      	b.n	8004bda <lsm6dsv16x_fifo_status_get+0xbc>

  bytecpy((uint8_t *)&status, &buff[1]);
 8004b42:	f107 0310 	add.w	r3, r7, #16
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	f107 030c 	add.w	r3, r7, #12
 8004b4c:	4611      	mov	r1, r2
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7ff fc22 	bl	8004398 <bytecpy>

  val->fifo_bdr = status.counter_bdr_ia;
 8004b54:	7b3b      	ldrb	r3, [r7, #12]
 8004b56:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004b5a:	b2d9      	uxtb	r1, r3
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	7853      	ldrb	r3, [r2, #1]
 8004b60:	f361 0341 	bfi	r3, r1, #1, #1
 8004b64:	7053      	strb	r3, [r2, #1]
  val->fifo_ovr = status.fifo_ovr_ia;
 8004b66:	7b3b      	ldrb	r3, [r7, #12]
 8004b68:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b6c:	b2d9      	uxtb	r1, r3
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	7853      	ldrb	r3, [r2, #1]
 8004b72:	f361 03c3 	bfi	r3, r1, #3, #1
 8004b76:	7053      	strb	r3, [r2, #1]
  val->fifo_full = status.fifo_full_ia;
 8004b78:	7b3b      	ldrb	r3, [r7, #12]
 8004b7a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004b7e:	b2d9      	uxtb	r1, r3
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	7853      	ldrb	r3, [r2, #1]
 8004b84:	f361 0382 	bfi	r3, r1, #2, #1
 8004b88:	7053      	strb	r3, [r2, #1]
  val->fifo_th = status.fifo_wtm_ia;
 8004b8a:	7b3b      	ldrb	r3, [r7, #12]
 8004b8c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004b90:	b2d9      	uxtb	r1, r3
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	7853      	ldrb	r3, [r2, #1]
 8004b96:	f361 1304 	bfi	r3, r1, #4, #1
 8004b9a:	7053      	strb	r3, [r2, #1]

  val->fifo_level = (uint16_t)buff[1] & 0x01U;
 8004b9c:	7c7b      	ldrb	r3, [r7, #17]
 8004b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	b299      	uxth	r1, r3
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	8813      	ldrh	r3, [r2, #0]
 8004bae:	f361 0308 	bfi	r3, r1, #0, #9
 8004bb2:	8013      	strh	r3, [r2, #0]
  val->fifo_level = (val->fifo_level * 256U) + buff[0];
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	881b      	ldrh	r3, [r3, #0]
 8004bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	7c3a      	ldrb	r2, [r7, #16]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bcc:	b299      	uxth	r1, r3
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	8813      	ldrh	r3, [r2, #0]
 8004bd2:	f361 0308 	bfi	r3, r1, #0, #9
 8004bd6:	8013      	strh	r3, [r2, #0]

  return ret;
 8004bd8:	697b      	ldr	r3, [r7, #20]
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <lsm6dsv16x_ui_i2c_i3c_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsv16x_ui_i2c_i3c_mode_set(stmdev_ctx_t *ctx,
                                       lsm6dsv16x_ui_i2c_i3c_mode_t val)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b084      	sub	sp, #16
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
 8004bea:	460b      	mov	r3, r1
 8004bec:	70fb      	strb	r3, [r7, #3]
  lsm6dsv16x_if_cfg_t if_cfg;
  int32_t ret;

  ret = lsm6dsv16x_read_reg(ctx, LSM6DSV16X_IF_CFG, (uint8_t *)&if_cfg, 1);
 8004bee:	f107 0208 	add.w	r2, r7, #8
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	2103      	movs	r1, #3
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7ff fb9e 	bl	8004338 <lsm6dsv16x_read_reg>
 8004bfc:	60f8      	str	r0, [r7, #12]
  if (ret == 0)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10f      	bne.n	8004c24 <lsm6dsv16x_ui_i2c_i3c_mode_set+0x42>
  {
    if_cfg.i2c_i3c_disable = (uint8_t)val & 0x1U;
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	7a3b      	ldrb	r3, [r7, #8]
 8004c0e:	f362 0300 	bfi	r3, r2, #0, #1
 8004c12:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsv16x_write_reg(ctx, LSM6DSV16X_IF_CFG, (uint8_t *)&if_cfg, 1);
 8004c14:	f107 0208 	add.w	r2, r7, #8
 8004c18:	2301      	movs	r3, #1
 8004c1a:	2103      	movs	r1, #3
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f7ff fba3 	bl	8004368 <lsm6dsv16x_write_reg>
 8004c22:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004c24:	68fb      	ldr	r3, [r7, #12]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <acc_write>:
#include "global_variables.h"
#include "peripherals.h"

/* -------------SCRITTURA ACCELEROMETRO-------------*/
int32_t acc_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	60f8      	str	r0, [r7, #12]
 8004c36:	607a      	str	r2, [r7, #4]
 8004c38:	461a      	mov	r2, r3
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	72fb      	strb	r3, [r7, #11]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	813b      	strh	r3, [r7, #8]
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_RESET);
 8004c42:	2200      	movs	r2, #0
 8004c44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c4c:	f00a fd48 	bl	800f6e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8004c50:	f107 010b 	add.w	r1, r7, #11
 8004c54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c58:	2201      	movs	r2, #1
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f00d ffe1 	bl	8012c22 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(handle, (uint8_t*) bufp, len, 1000);
 8004c60:	893a      	ldrh	r2, [r7, #8]
 8004c62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f00d ffda 	bl	8012c22 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_SET);
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c78:	f00a fd32 	bl	800f6e0 <HAL_GPIO_WritePin>
	return 0;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <acc_read>:

/* -------------LETTURA ACCELEROMETRO-------------*/
int32_t acc_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b084      	sub	sp, #16
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	60f8      	str	r0, [r7, #12]
 8004c8e:	607a      	str	r2, [r7, #4]
 8004c90:	461a      	mov	r2, r3
 8004c92:	460b      	mov	r3, r1
 8004c94:	72fb      	strb	r3, [r7, #11]
 8004c96:	4613      	mov	r3, r2
 8004c98:	813b      	strh	r3, [r7, #8]
	reg |= 0x80;
 8004c9a:	7afb      	ldrb	r3, [r7, #11]
 8004c9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_RESET);
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004caa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cae:	f00a fd17 	bl	800f6e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 1000);
 8004cb2:	f107 010b 	add.w	r1, r7, #11
 8004cb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004cba:	2201      	movs	r2, #1
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f00d ffb0 	bl	8012c22 <HAL_SPI_Transmit>
	HAL_SPI_Receive(handle, bufp, len, 1000);
 8004cc2:	893a      	ldrh	r2, [r7, #8]
 8004cc4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004cc8:	6879      	ldr	r1, [r7, #4]
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f00e f91f 	bl	8012f0e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ACC_nCS_GPIO_Port, ACC_nCS_Pin, GPIO_PIN_SET);
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004cd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cda:	f00a fd01 	bl	800f6e0 <HAL_GPIO_WritePin>
	return 0;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cea:	b0d5      	sub	sp, #340	@ 0x154
 8004cec:	af0c      	add	r7, sp, #48	@ 0x30
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004cee:	b672      	cpsid	i
}
 8004cf0:	bf00      	nop

  /* USER CODE BEGIN 1 */
  __disable_irq();
  SCB->VTOR = 0x08000000;
 8004cf2:	4b9f      	ldr	r3, [pc, #636]	@ (8004f70 <main+0x288>)
 8004cf4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004cf8:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004cfa:	f3bf 8f4f 	dsb	sy
}
 8004cfe:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8004d00:	b662      	cpsie	i
}
 8004d02:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d04:	f007 fa4d 	bl	800c1a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d08:	f000 fc3c 	bl	8005584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d0c:	f001 f910 	bl	8005f30 <MX_GPIO_Init>
  MX_DMA_Init();
 8004d10:	f001 f8e0 	bl	8005ed4 <MX_DMA_Init>
  MX_QUADSPI_Init();
 8004d14:	f000 fd62 	bl	80057dc <MX_QUADSPI_Init>
  MX_SPI2_Init();
 8004d18:	f000 fe18 	bl	800594c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8004d1c:	f001 f8aa 	bl	8005e74 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8004d20:	f000 fc82 	bl	8005628 <MX_ADC1_Init>
  MX_I2C3_Init();
 8004d24:	f000 fd1a 	bl	800575c <MX_I2C3_Init>
  MX_TIM2_Init();
 8004d28:	f000 ff34 	bl	8005b94 <MX_TIM2_Init>
  MX_UART4_Init();
 8004d2c:	f001 f872 	bl	8005e14 <MX_UART4_Init>
  MX_TIM1_Init();
 8004d30:	f000 fe88 	bl	8005a44 <MX_TIM1_Init>
  MX_CRC_Init();
 8004d34:	f000 fcf0 	bl	8005718 <MX_CRC_Init>
  MX_TIM4_Init();
 8004d38:	f000 fff8 	bl	8005d2c <MX_TIM4_Init>
  MX_RTC_Init();
 8004d3c:	f000 fd74 	bl	8005828 <MX_RTC_Init>
  MX_SPI3_Init();
 8004d40:	f000 fe42 	bl	80059c8 <MX_SPI3_Init>
  MX_TIM3_Init();
 8004d44:	f000 ff7a 	bl	8005c3c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	System_Init();
 8004d48:	f7fe ff30 	bl	8003bac <System_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		switch(state)
 8004d4c:	4b89      	ldr	r3, [pc, #548]	@ (8004f74 <main+0x28c>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	f200 83f0 	bhi.w	8005536 <main+0x84e>
 8004d56:	a201      	add	r2, pc, #4	@ (adr r2, 8004d5c <main+0x74>)
 8004d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d5c:	08004d6d 	.word	0x08004d6d
 8004d60:	08004f59 	.word	0x08004f59
 8004d64:	08004f9d 	.word	0x08004f9d
 8004d68:	08005405 	.word	0x08005405
		{
		case IDLE:
			if(flags.Message_Rx)
 8004d6c:	4b82      	ldr	r3, [pc, #520]	@ (8004f78 <main+0x290>)
 8004d6e:	781b      	ldrb	r3, [r3, #0]
 8004d70:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 80cd 	beq.w	8004f16 <main+0x22e>
			{
				LED_Start(RED_LED, MEDIUM, HIGH);
 8004d7c:	2205      	movs	r2, #5
 8004d7e:	2101      	movs	r1, #1
 8004d80:	2004      	movs	r0, #4
 8004d82:	f7ff f9e5 	bl	8004150 <LED_Start>
				SIM_Parse_Command();
 8004d86:	f7fd fb23 	bl	80023d0 <SIM_Parse_Command>
				flags.Message_Rx = 0;
 8004d8a:	4a7b      	ldr	r2, [pc, #492]	@ (8004f78 <main+0x290>)
 8004d8c:	7813      	ldrb	r3, [r2, #0]
 8004d8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d92:	7013      	strb	r3, [r2, #0]
				if(flags.CMD.Start_Meas)
 8004d94:	4b78      	ldr	r3, [pc, #480]	@ (8004f78 <main+0x290>)
 8004d96:	789b      	ldrb	r3, [r3, #2]
 8004d98:	f003 0320 	and.w	r3, r3, #32
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d008      	beq.n	8004db4 <main+0xcc>
				{
					state = MEASURE_INIT_STATE;
 8004da2:	4b74      	ldr	r3, [pc, #464]	@ (8004f74 <main+0x28c>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	701a      	strb	r2, [r3, #0]
					flags.CMD.Start_Meas = 0;
 8004da8:	4a73      	ldr	r2, [pc, #460]	@ (8004f78 <main+0x290>)
 8004daa:	7893      	ldrb	r3, [r2, #2]
 8004dac:	f023 0320 	bic.w	r3, r3, #32
 8004db0:	7093      	strb	r3, [r2, #2]
 8004db2:	e0a4      	b.n	8004efe <main+0x216>
				}
				else if(flags.CMD.Set_Config)
 8004db4:	4b70      	ldr	r3, [pc, #448]	@ (8004f78 <main+0x290>)
 8004db6:	789b      	ldrb	r3, [r3, #2]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <main+0xea>
				{
					Apply_Config();
 8004dc2:	f002 fd55 	bl	8007870 <Apply_Config>
					flags.CMD.Set_Config = 0;
 8004dc6:	4a6c      	ldr	r2, [pc, #432]	@ (8004f78 <main+0x290>)
 8004dc8:	7893      	ldrb	r3, [r2, #2]
 8004dca:	f023 0308 	bic.w	r3, r3, #8
 8004dce:	7093      	strb	r3, [r2, #2]
 8004dd0:	e095      	b.n	8004efe <main+0x216>
				}
				else if(flags.CMD.Get_Config)
 8004dd2:	4b69      	ldr	r3, [pc, #420]	@ (8004f78 <main+0x290>)
 8004dd4:	789b      	ldrb	r3, [r3, #2]
 8004dd6:	f003 0310 	and.w	r3, r3, #16
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d007      	beq.n	8004df0 <main+0x108>
				{
					Send_Config();
 8004de0:	f002 fef0 	bl	8007bc4 <Send_Config>
					flags.CMD.Get_Config = 0;
 8004de4:	4a64      	ldr	r2, [pc, #400]	@ (8004f78 <main+0x290>)
 8004de6:	7893      	ldrb	r3, [r2, #2]
 8004de8:	f023 0310 	bic.w	r3, r3, #16
 8004dec:	7093      	strb	r3, [r2, #2]
 8004dee:	e086      	b.n	8004efe <main+0x216>
				}
				else if(flags.CMD.Start_OTA)
 8004df0:	4b61      	ldr	r3, [pc, #388]	@ (8004f78 <main+0x290>)
 8004df2:	789b      	ldrb	r3, [r3, #2]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d015      	beq.n	8004e2a <main+0x142>
				{
					LED_Stop(GRN_LED);
 8004dfe:	2008      	movs	r0, #8
 8004e00:	f7ff fa72 	bl	80042e8 <LED_Stop>
					LED_Start(ORG_LED, FAST, FULL);
 8004e04:	2204      	movs	r2, #4
 8004e06:	2100      	movs	r1, #0
 8004e08:	2000      	movs	r0, #0
 8004e0a:	f7ff f9a1 	bl	8004150 <LED_Start>
					LED_Start(RED_LED, FAST, HIGH);
 8004e0e:	2205      	movs	r2, #5
 8004e10:	2100      	movs	r1, #0
 8004e12:	2004      	movs	r0, #4
 8004e14:	f7ff f99c 	bl	8004150 <LED_Start>
					state = OTA_STATE;
 8004e18:	4b56      	ldr	r3, [pc, #344]	@ (8004f74 <main+0x28c>)
 8004e1a:	2203      	movs	r2, #3
 8004e1c:	701a      	strb	r2, [r3, #0]
					flags.CMD.Start_OTA = 0;
 8004e1e:	4a56      	ldr	r2, [pc, #344]	@ (8004f78 <main+0x290>)
 8004e20:	7893      	ldrb	r3, [r2, #2]
 8004e22:	f023 0302 	bic.w	r3, r3, #2
 8004e26:	7093      	strb	r3, [r2, #2]
 8004e28:	e069      	b.n	8004efe <main+0x216>
				}
				else if(flags.CMD.Ping)
 8004e2a:	4b53      	ldr	r3, [pc, #332]	@ (8004f78 <main+0x290>)
 8004e2c:	789b      	ldrb	r3, [r3, #2]
 8004e2e:	f003 0304 	and.w	r3, r3, #4
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d007      	beq.n	8004e48 <main+0x160>
				{
					SIM_Send_Infos();
 8004e38:	f7fd fcea 	bl	8002810 <SIM_Send_Infos>
					flags.CMD.Ping = 0;
 8004e3c:	4a4e      	ldr	r2, [pc, #312]	@ (8004f78 <main+0x290>)
 8004e3e:	7893      	ldrb	r3, [r2, #2]
 8004e40:	f023 0304 	bic.w	r3, r3, #4
 8004e44:	7093      	strb	r3, [r2, #2]
 8004e46:	e05a      	b.n	8004efe <main+0x216>
				}
				else if(flags.TCP_Parameter_Changed)
 8004e48:	4b4b      	ldr	r3, [pc, #300]	@ (8004f78 <main+0x290>)
 8004e4a:	785b      	ldrb	r3, [r3, #1]
 8004e4c:	f003 0320 	and.w	r3, r3, #32
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d053      	beq.n	8004efe <main+0x216>
				{
				  char response[256];
				  LED_Start(ORG_LED, MEDIUM, HALF);
 8004e56:	2206      	movs	r2, #6
 8004e58:	2101      	movs	r1, #1
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	f7ff f978 	bl	8004150 <LED_Start>
				  SIM_Send_Command("AT+CIPCLOSE\n");
 8004e60:	4846      	ldr	r0, [pc, #280]	@ (8004f7c <main+0x294>)
 8004e62:	f7fd f9d3 	bl	800220c <SIM_Send_Command>
				  SIM_Receive_Response(response, 2000);
 8004e66:	f107 031c 	add.w	r3, r7, #28
 8004e6a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fd fa26 	bl	80022c0 <SIM_Receive_Response>
				  if(strstr(response, "CLOSE OK") == NULL && strstr(response, "ERROR") == NULL)
 8004e74:	f107 031c 	add.w	r3, r7, #28
 8004e78:	4941      	ldr	r1, [pc, #260]	@ (8004f80 <main+0x298>)
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f012 fe4a 	bl	8017b14 <strstr>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d131      	bne.n	8004eea <main+0x202>
 8004e86:	f107 031c 	add.w	r3, r7, #28
 8004e8a:	493e      	ldr	r1, [pc, #248]	@ (8004f84 <main+0x29c>)
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f012 fe41 	bl	8017b14 <strstr>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d128      	bne.n	8004eea <main+0x202>
				  {
					  memset(response, 0, sizeof(response));
 8004e98:	f107 031c 	add.w	r3, r7, #28
 8004e9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f012 fdfc 	bl	8017aa0 <memset>
					  SIM_Send_Command("AT+CIPSHUT\n");
 8004ea8:	4837      	ldr	r0, [pc, #220]	@ (8004f88 <main+0x2a0>)
 8004eaa:	f7fd f9af 	bl	800220c <SIM_Send_Command>
					  SIM_Receive_Response(response, 70000);
 8004eae:	f107 031c 	add.w	r3, r7, #28
 8004eb2:	4936      	ldr	r1, [pc, #216]	@ (8004f8c <main+0x2a4>)
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7fd fa03 	bl	80022c0 <SIM_Receive_Response>
					  if(strstr(response, "SHUT OK") == NULL && strstr(response, "ERROR") == NULL)
 8004eba:	f107 031c 	add.w	r3, r7, #28
 8004ebe:	4934      	ldr	r1, [pc, #208]	@ (8004f90 <main+0x2a8>)
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f012 fe27 	bl	8017b14 <strstr>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <main+0x1fa>
 8004ecc:	f107 031c 	add.w	r3, r7, #28
 8004ed0:	492c      	ldr	r1, [pc, #176]	@ (8004f84 <main+0x29c>)
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f012 fe1e 	bl	8017b14 <strstr>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <main+0x1fa>
					  {
						HAL_NVIC_SystemReset();
 8004ede:	f008 feae 	bl	800dc3e <HAL_NVIC_SystemReset>
					  }
					  HAL_Delay(1000);
 8004ee2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ee6:	f007 f9d1 	bl	800c28c <HAL_Delay>
				  }
				  SIM_Check_Connection();
 8004eea:	f7fd fdb3 	bl	8002a54 <SIM_Check_Connection>
				  LED_Stop(ORG_LED);
 8004eee:	2000      	movs	r0, #0
 8004ef0:	f7ff f9fa 	bl	80042e8 <LED_Stop>
				  flags.TCP_Parameter_Changed = 0;
 8004ef4:	4a20      	ldr	r2, [pc, #128]	@ (8004f78 <main+0x290>)
 8004ef6:	7853      	ldrb	r3, [r2, #1]
 8004ef8:	f023 0320 	bic.w	r3, r3, #32
 8004efc:	7053      	strb	r3, [r2, #1]
				}
				sys.SIM_Connection_Status = HAL_GetTick();
 8004efe:	f007 f9b9 	bl	800c274 <HAL_GetTick>
 8004f02:	4603      	mov	r3, r0
 8004f04:	4a23      	ldr	r2, [pc, #140]	@ (8004f94 <main+0x2ac>)
 8004f06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
				LED_Stop(RED_LED);
 8004f0e:	2004      	movs	r0, #4
 8004f10:	f7ff f9ea 	bl	80042e8 <LED_Stop>
				LED_Start(ORG_LED, MEDIUM, HALF);
				SIM_Check_Connection();
				sys.SIM_Connection_Status = HAL_GetTick();
				LED_Stop(ORG_LED);
			}
			break;
 8004f14:	e311      	b.n	800553a <main+0x852>
			else if(HAL_GetTick() - sys.SIM_Connection_Status > config.connection_timeout_ms)                  // Controllo connessione al server TCP ogni config.connection_timeout_ms millisecondi
 8004f16:	f007 f9ad 	bl	800c274 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004f94 <main+0x2ac>)
 8004f1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f26:	1ad2      	subs	r2, r2, r3
 8004f28:	4b1b      	ldr	r3, [pc, #108]	@ (8004f98 <main+0x2b0>)
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	f240 8304 	bls.w	800553a <main+0x852>
				LED_Start(ORG_LED, MEDIUM, HALF);
 8004f32:	2206      	movs	r2, #6
 8004f34:	2101      	movs	r1, #1
 8004f36:	2000      	movs	r0, #0
 8004f38:	f7ff f90a 	bl	8004150 <LED_Start>
				SIM_Check_Connection();
 8004f3c:	f7fd fd8a 	bl	8002a54 <SIM_Check_Connection>
				sys.SIM_Connection_Status = HAL_GetTick();
 8004f40:	f007 f998 	bl	800c274 <HAL_GetTick>
 8004f44:	4603      	mov	r3, r0
 8004f46:	4a13      	ldr	r2, [pc, #76]	@ (8004f94 <main+0x2ac>)
 8004f48:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
				LED_Stop(ORG_LED);
 8004f50:	2000      	movs	r0, #0
 8004f52:	f7ff f9c9 	bl	80042e8 <LED_Stop>
			break;
 8004f56:	e2f0      	b.n	800553a <main+0x852>

		case MEASURE_INIT_STATE:
			Start_Measure();
 8004f58:	f001 fe72 	bl	8006c40 <Start_Measure>
			LED_Start(GRN_LED, FAST, FULL);
 8004f5c:	2204      	movs	r2, #4
 8004f5e:	2100      	movs	r1, #0
 8004f60:	2008      	movs	r0, #8
 8004f62:	f7ff f8f5 	bl	8004150 <LED_Start>
			state = MEASURING_STATE;
 8004f66:	4b03      	ldr	r3, [pc, #12]	@ (8004f74 <main+0x28c>)
 8004f68:	2202      	movs	r2, #2
 8004f6a:	701a      	strb	r2, [r3, #0]
			break;
 8004f6c:	e2e8      	b.n	8005540 <main+0x858>
 8004f6e:	bf00      	nop
 8004f70:	e000ed00 	.word	0xe000ed00
 8004f74:	200005d4 	.word	0x200005d4
 8004f78:	20001790 	.word	0x20001790
 8004f7c:	08018fe8 	.word	0x08018fe8
 8004f80:	08018ff8 	.word	0x08018ff8
 8004f84:	08019004 	.word	0x08019004
 8004f88:	0801900c 	.word	0x0801900c
 8004f8c:	00011170 	.word	0x00011170
 8004f90:	08019018 	.word	0x08019018
 8004f94:	200005d8 	.word	0x200005d8
 8004f98:	20001794 	.word	0x20001794

		case MEASURING_STATE:
			if(flags.ADC_Complete && flags.ACC_Complete)
 8004f9c:	4ba5      	ldr	r3, [pc, #660]	@ (8005234 <main+0x54c>)
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f000 82c9 	beq.w	800553e <main+0x856>
 8004fac:	4ba1      	ldr	r3, [pc, #644]	@ (8005234 <main+0x54c>)
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f000 82c1 	beq.w	800553e <main+0x856>
			{
				Save_Data();
 8004fbc:	f001 fbb4 	bl	8006728 <Save_Data>
				if(flags.BC_Interrupt)
 8004fc0:	4b9c      	ldr	r3, [pc, #624]	@ (8005234 <main+0x54c>)
 8004fc2:	781b      	ldrb	r3, [r3, #0]
 8004fc4:	f003 0320 	and.w	r3, r3, #32
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d010      	beq.n	8004ff0 <main+0x308>
				{
					BC_Read_Flags(&sys.BC_Flags);
 8004fce:	489a      	ldr	r0, [pc, #616]	@ (8005238 <main+0x550>)
 8004fd0:	f7fd fff0 	bl	8002fb4 <BC_Read_Flags>
					BC_Manage_Interrupts(sys.BC_Flags);
 8004fd4:	4b99      	ldr	r3, [pc, #612]	@ (800523c <main+0x554>)
 8004fd6:	f503 5382 	add.w	r3, r3, #4160	@ 0x1040
 8004fda:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004fde:	4610      	mov	r0, r2
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	f7fe f895 	bl	8003110 <BC_Manage_Interrupts>
					flags.BC_Interrupt = 0;
 8004fe6:	4a93      	ldr	r2, [pc, #588]	@ (8005234 <main+0x54c>)
 8004fe8:	7813      	ldrb	r3, [r2, #0]
 8004fea:	f023 0320 	bic.w	r3, r3, #32
 8004fee:	7013      	strb	r3, [r2, #0]
				}
				if(flags.Message_Rx)
 8004ff0:	4b90      	ldr	r3, [pc, #576]	@ (8005234 <main+0x54c>)
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <main+0x32e>
				{
					SIM_Parse_Command();
 8004ffe:	f7fd f9e7 	bl	80023d0 <SIM_Parse_Command>
					flags.SIM_isConnected = 1;
 8005002:	4a8c      	ldr	r2, [pc, #560]	@ (8005234 <main+0x54c>)
 8005004:	7853      	ldrb	r3, [r2, #1]
 8005006:	f043 0310 	orr.w	r3, r3, #16
 800500a:	7053      	strb	r3, [r2, #1]
					flags.Message_Rx = 0;
 800500c:	4a89      	ldr	r2, [pc, #548]	@ (8005234 <main+0x54c>)
 800500e:	7813      	ldrb	r3, [r2, #0]
 8005010:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005014:	7013      	strb	r3, [r2, #0]
				}
				if(flags.CMD.Idle)
 8005016:	4b87      	ldr	r3, [pc, #540]	@ (8005234 <main+0x54c>)
 8005018:	789b      	ldrb	r3, [r3, #2]
 800501a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800501e:	b2db      	uxtb	r3, r3
 8005020:	2b00      	cmp	r3, #0
 8005022:	d023      	beq.n	800506c <main+0x384>
				{
					if(!flags.Log_TransferInProgress && !flags.Meas_TransferInProgress)
 8005024:	4b83      	ldr	r3, [pc, #524]	@ (8005234 <main+0x54c>)
 8005026:	785b      	ldrb	r3, [r3, #1]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d11c      	bne.n	800506c <main+0x384>
 8005032:	4b80      	ldr	r3, [pc, #512]	@ (8005234 <main+0x54c>)
 8005034:	785b      	ldrb	r3, [r3, #1]
 8005036:	f003 0304 	and.w	r3, r3, #4
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b00      	cmp	r3, #0
 800503e:	d115      	bne.n	800506c <main+0x384>
					{
						Stop_Measure();
 8005040:	f001 fed4 	bl	8006dec <Stop_Measure>
						LED_Stop(ORG_LED);
 8005044:	2000      	movs	r0, #0
 8005046:	f7ff f94f 	bl	80042e8 <LED_Stop>
						LED_Stop(RED_LED);
 800504a:	2004      	movs	r0, #4
 800504c:	f7ff f94c 	bl	80042e8 <LED_Stop>
						LED_Start(GRN_LED, MEDIUM, HALF);
 8005050:	2206      	movs	r2, #6
 8005052:	2101      	movs	r1, #1
 8005054:	2008      	movs	r0, #8
 8005056:	f7ff f87b 	bl	8004150 <LED_Start>
						state = IDLE;
 800505a:	4b79      	ldr	r3, [pc, #484]	@ (8005240 <main+0x558>)
 800505c:	2200      	movs	r2, #0
 800505e:	701a      	strb	r2, [r3, #0]
						flags.CMD.Idle = 0;
 8005060:	4a74      	ldr	r2, [pc, #464]	@ (8005234 <main+0x54c>)
 8005062:	7893      	ldrb	r3, [r2, #2]
 8005064:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005068:	7093      	strb	r3, [r2, #2]
						break;
 800506a:	e269      	b.n	8005540 <main+0x858>
					}
				}
				if(sys.Log_Request)
 800506c:	4b73      	ldr	r3, [pc, #460]	@ (800523c <main+0x554>)
 800506e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005072:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	f000 8095 	beq.w	80051ac <main+0x4c4>
				{
					if(HAL_GetTick() - sys.Log_Status > config.log_period_ms && !flags.Log_TransferInProgress && !flags.Meas_TransferInProgress)
 8005082:	f007 f8f7 	bl	800c274 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	4b6c      	ldr	r3, [pc, #432]	@ (800523c <main+0x554>)
 800508a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800508e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005092:	1ad2      	subs	r2, r2, r3
 8005094:	4b6b      	ldr	r3, [pc, #428]	@ (8005244 <main+0x55c>)
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	429a      	cmp	r2, r3
 800509a:	d970      	bls.n	800517e <main+0x496>
 800509c:	4b65      	ldr	r3, [pc, #404]	@ (8005234 <main+0x54c>)
 800509e:	785b      	ldrb	r3, [r3, #1]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d169      	bne.n	800517e <main+0x496>
 80050aa:	4b62      	ldr	r3, [pc, #392]	@ (8005234 <main+0x54c>)
 80050ac:	785b      	ldrb	r3, [r3, #1]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d162      	bne.n	800517e <main+0x496>
					{
						LED_Start(ORG_LED, FAST, HIGH);
 80050b8:	2205      	movs	r2, #5
 80050ba:	2100      	movs	r1, #0
 80050bc:	2000      	movs	r0, #0
 80050be:	f7ff f847 	bl	8004150 <LED_Start>
						sprintf(Data_Logging, "L:%u,%u,%lu,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u", config.device_id, Last_Pressure, Last_Volume, Last_Acceleration.x, Last_Acceleration.y, Last_Acceleration.z, Vbatt, Supply.i1, Supply.i2, Supply.i3, Supply.v1, Supply.v2, Supply.v3, Temperature);
 80050c2:	4b60      	ldr	r3, [pc, #384]	@ (8005244 <main+0x55c>)
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	469c      	mov	ip, r3
 80050c8:	4b5f      	ldr	r3, [pc, #380]	@ (8005248 <main+0x560>)
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	469e      	mov	lr, r3
 80050ce:	4b5f      	ldr	r3, [pc, #380]	@ (800524c <main+0x564>)
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	4b5f      	ldr	r3, [pc, #380]	@ (8005250 <main+0x568>)
 80050d4:	885b      	ldrh	r3, [r3, #2]
 80050d6:	4619      	mov	r1, r3
 80050d8:	4b5d      	ldr	r3, [pc, #372]	@ (8005250 <main+0x568>)
 80050da:	889b      	ldrh	r3, [r3, #4]
 80050dc:	4618      	mov	r0, r3
 80050de:	4b5c      	ldr	r3, [pc, #368]	@ (8005250 <main+0x568>)
 80050e0:	88db      	ldrh	r3, [r3, #6]
 80050e2:	461c      	mov	r4, r3
 80050e4:	4b5b      	ldr	r3, [pc, #364]	@ (8005254 <main+0x56c>)
 80050e6:	881b      	ldrh	r3, [r3, #0]
 80050e8:	461d      	mov	r5, r3
 80050ea:	4b5b      	ldr	r3, [pc, #364]	@ (8005258 <main+0x570>)
 80050ec:	88db      	ldrh	r3, [r3, #6]
 80050ee:	461e      	mov	r6, r3
 80050f0:	4b59      	ldr	r3, [pc, #356]	@ (8005258 <main+0x570>)
 80050f2:	891b      	ldrh	r3, [r3, #8]
 80050f4:	617b      	str	r3, [r7, #20]
 80050f6:	4b58      	ldr	r3, [pc, #352]	@ (8005258 <main+0x570>)
 80050f8:	895b      	ldrh	r3, [r3, #10]
 80050fa:	613b      	str	r3, [r7, #16]
 80050fc:	4b56      	ldr	r3, [pc, #344]	@ (8005258 <main+0x570>)
 80050fe:	881b      	ldrh	r3, [r3, #0]
 8005100:	60fb      	str	r3, [r7, #12]
 8005102:	4b55      	ldr	r3, [pc, #340]	@ (8005258 <main+0x570>)
 8005104:	885b      	ldrh	r3, [r3, #2]
 8005106:	60bb      	str	r3, [r7, #8]
 8005108:	4b53      	ldr	r3, [pc, #332]	@ (8005258 <main+0x570>)
 800510a:	889b      	ldrh	r3, [r3, #4]
 800510c:	607b      	str	r3, [r7, #4]
 800510e:	4b53      	ldr	r3, [pc, #332]	@ (800525c <main+0x574>)
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	930a      	str	r3, [sp, #40]	@ 0x28
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	9309      	str	r3, [sp, #36]	@ 0x24
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	9308      	str	r3, [sp, #32]
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	9307      	str	r3, [sp, #28]
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	9306      	str	r3, [sp, #24]
 8005128:	9605      	str	r6, [sp, #20]
 800512a:	9504      	str	r5, [sp, #16]
 800512c:	9403      	str	r4, [sp, #12]
 800512e:	9002      	str	r0, [sp, #8]
 8005130:	9101      	str	r1, [sp, #4]
 8005132:	9200      	str	r2, [sp, #0]
 8005134:	4673      	mov	r3, lr
 8005136:	4662      	mov	r2, ip
 8005138:	4949      	ldr	r1, [pc, #292]	@ (8005260 <main+0x578>)
 800513a:	484a      	ldr	r0, [pc, #296]	@ (8005264 <main+0x57c>)
 800513c:	f012 fc50 	bl	80179e0 <siprintf>
						SIM_Send_TCP_Chunk((uint16_t)strlen(Data_Logging));
 8005140:	4848      	ldr	r0, [pc, #288]	@ (8005264 <main+0x57c>)
 8005142:	f7fb f84f 	bl	80001e4 <strlen>
 8005146:	4603      	mov	r3, r0
 8005148:	b29b      	uxth	r3, r3
 800514a:	4618      	mov	r0, r3
 800514c:	f7fd fb48 	bl	80027e0 <SIM_Send_TCP_Chunk>
						sys.SIM_Prompt_Status = HAL_GetTick();
 8005150:	f007 f890 	bl	800c274 <HAL_GetTick>
 8005154:	4603      	mov	r3, r0
 8005156:	4a39      	ldr	r2, [pc, #228]	@ (800523c <main+0x554>)
 8005158:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800515c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
						sys.Log_Status = sys.SIM_Prompt_Status;
 8005160:	4b36      	ldr	r3, [pc, #216]	@ (800523c <main+0x554>)
 8005162:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005166:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800516a:	4a34      	ldr	r2, [pc, #208]	@ (800523c <main+0x554>)
 800516c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005170:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
						flags.Log_TransferInProgress = 1;
 8005174:	4a2f      	ldr	r2, [pc, #188]	@ (8005234 <main+0x54c>)
 8005176:	7853      	ldrb	r3, [r2, #1]
 8005178:	f043 0308 	orr.w	r3, r3, #8
 800517c:	7053      	strb	r3, [r2, #1]
					}
					if(flags.Log_ReadytoSend)
 800517e:	4b2d      	ldr	r3, [pc, #180]	@ (8005234 <main+0x54c>)
 8005180:	785b      	ldrb	r3, [r3, #1]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00f      	beq.n	80051ac <main+0x4c4>
					{
						SIM_Send_Command_DMA(Data_Logging);
 800518c:	4835      	ldr	r0, [pc, #212]	@ (8005264 <main+0x57c>)
 800518e:	f7fd f853 	bl	8002238 <SIM_Send_Command_DMA>
						LED_Stop(ORG_LED);
 8005192:	2000      	movs	r0, #0
 8005194:	f7ff f8a8 	bl	80042e8 <LED_Stop>
						flags.SIM_isConnected = 1;
 8005198:	4a26      	ldr	r2, [pc, #152]	@ (8005234 <main+0x54c>)
 800519a:	7853      	ldrb	r3, [r2, #1]
 800519c:	f043 0310 	orr.w	r3, r3, #16
 80051a0:	7053      	strb	r3, [r2, #1]
						flags.Log_ReadytoSend = 0;
 80051a2:	4a24      	ldr	r2, [pc, #144]	@ (8005234 <main+0x54c>)
 80051a4:	7853      	ldrb	r3, [r2, #1]
 80051a6:	f023 0301 	bic.w	r3, r3, #1
 80051aa:	7053      	strb	r3, [r2, #1]
					}
				}
				if(flags.CMD.Measure_Request)
 80051ac:	4b21      	ldr	r3, [pc, #132]	@ (8005234 <main+0x54c>)
 80051ae:	789b      	ldrb	r3, [r3, #2]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f000 80bf 	beq.w	800533a <main+0x652>
				{
					if(!flags.Meas_TransferInProgress && !flags.Log_TransferInProgress && !flags.Measure_ReadytoSend)
 80051bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005234 <main+0x54c>)
 80051be:	785b      	ldrb	r3, [r3, #1]
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f040 80a8 	bne.w	800531c <main+0x634>
 80051cc:	4b19      	ldr	r3, [pc, #100]	@ (8005234 <main+0x54c>)
 80051ce:	785b      	ldrb	r3, [r3, #1]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f040 80a0 	bne.w	800531c <main+0x634>
 80051dc:	4b15      	ldr	r3, [pc, #84]	@ (8005234 <main+0x54c>)
 80051de:	785b      	ldrb	r3, [r3, #1]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f040 8098 	bne.w	800531c <main+0x634>
					{
						if (Send_Measure_Addr == (uint32_t)-1 || Measure_Bytes_Sent >= sys.Inactive_RAM_Len)
 80051ec:	4b1e      	ldr	r3, [pc, #120]	@ (8005268 <main+0x580>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f4:	d008      	beq.n	8005208 <main+0x520>
 80051f6:	4b11      	ldr	r3, [pc, #68]	@ (800523c <main+0x554>)
 80051f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051fc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8005200:	4b1a      	ldr	r3, [pc, #104]	@ (800526c <main+0x584>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	429a      	cmp	r2, r3
 8005206:	d835      	bhi.n	8005274 <main+0x58c>
						{
							memset(tcp_chunk, 0, 1460);
 8005208:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 800520c:	2100      	movs	r1, #0
 800520e:	4818      	ldr	r0, [pc, #96]	@ (8005270 <main+0x588>)
 8005210:	f012 fc46 	bl	8017aa0 <memset>
							LED_Stop(RED_LED);
 8005214:	2004      	movs	r0, #4
 8005216:	f7ff f867 	bl	80042e8 <LED_Stop>
							flags.CMD.Measure_Request = 0;
 800521a:	4a06      	ldr	r2, [pc, #24]	@ (8005234 <main+0x54c>)
 800521c:	7893      	ldrb	r3, [r2, #2]
 800521e:	f023 0301 	bic.w	r3, r3, #1
 8005222:	7093      	strb	r3, [r2, #2]
							Measure_Bytes_Sent = 0;
 8005224:	4b11      	ldr	r3, [pc, #68]	@ (800526c <main+0x584>)
 8005226:	2200      	movs	r2, #0
 8005228:	601a      	str	r2, [r3, #0]
							Send_Measure_Addr = 0;
 800522a:	4b0f      	ldr	r3, [pc, #60]	@ (8005268 <main+0x580>)
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	e074      	b.n	800531c <main+0x634>
 8005232:	bf00      	nop
 8005234:	20001790 	.word	0x20001790
 8005238:	20001610 	.word	0x20001610
 800523c:	200005d8 	.word	0x200005d8
 8005240:	200005d4 	.word	0x200005d4
 8005244:	20001794 	.word	0x20001794
 8005248:	200041cc 	.word	0x200041cc
 800524c:	200041d0 	.word	0x200041d0
 8005250:	200041d4 	.word	0x200041d4
 8005254:	200041de 	.word	0x200041de
 8005258:	200038fc 	.word	0x200038fc
 800525c:	200041dc 	.word	0x200041dc
 8005260:	08019020 	.word	0x08019020
 8005264:	200041e0 	.word	0x200041e0
 8005268:	20004984 	.word	0x20004984
 800526c:	20004f3c 	.word	0x20004f3c
 8005270:	20004988 	.word	0x20004988
						}
						else
						{
							uint32_t old_addr = Send_Measure_Addr;
 8005274:	4bb3      	ldr	r3, [pc, #716]	@ (8005544 <main+0x85c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
							Send_Measure_Addr = Send_Measure_Chunk(sys.Inactive_RAM_Base, sys.Inactive_RAM_Len, Send_Measure_Addr);
 800527c:	4bb2      	ldr	r3, [pc, #712]	@ (8005548 <main+0x860>)
 800527e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005282:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8005286:	4ab0      	ldr	r2, [pc, #704]	@ (8005548 <main+0x860>)
 8005288:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800528c:	f8d2 10d4 	ldr.w	r1, [r2, #212]	@ 0xd4
 8005290:	4aac      	ldr	r2, [pc, #688]	@ (8005544 <main+0x85c>)
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	4618      	mov	r0, r3
 8005296:	f001 ff1f 	bl	80070d8 <Send_Measure_Chunk>
 800529a:	4603      	mov	r3, r0
 800529c:	4aa9      	ldr	r2, [pc, #676]	@ (8005544 <main+0x85c>)
 800529e:	6013      	str	r3, [r2, #0]
							if (Send_Measure_Addr != (uint32_t)-1 && Send_Measure_Addr > old_addr)
 80052a0:	4ba8      	ldr	r3, [pc, #672]	@ (8005544 <main+0x85c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a8:	d010      	beq.n	80052cc <main+0x5e4>
 80052aa:	4ba6      	ldr	r3, [pc, #664]	@ (8005544 <main+0x85c>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d20a      	bcs.n	80052cc <main+0x5e4>
							{
								Measure_Bytes_Sent += (Send_Measure_Addr - old_addr);
 80052b6:	4ba3      	ldr	r3, [pc, #652]	@ (8005544 <main+0x85c>)
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052be:	1ad2      	subs	r2, r2, r3
 80052c0:	4ba2      	ldr	r3, [pc, #648]	@ (800554c <main+0x864>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4413      	add	r3, r2
 80052c6:	4aa1      	ldr	r2, [pc, #644]	@ (800554c <main+0x864>)
 80052c8:	6013      	str	r3, [r2, #0]
 80052ca:	e01a      	b.n	8005302 <main+0x61a>
							}
							else if (Send_Measure_Addr != (uint32_t)-1 && Send_Measure_Addr < old_addr)
 80052cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005544 <main+0x85c>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d4:	d015      	beq.n	8005302 <main+0x61a>
 80052d6:	4b9b      	ldr	r3, [pc, #620]	@ (8005544 <main+0x85c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80052de:	429a      	cmp	r2, r3
 80052e0:	d90f      	bls.n	8005302 <main+0x61a>
							{
								Measure_Bytes_Sent += (Send_Measure_Addr + sys.Inactive_RAM_Len) - old_addr;
 80052e2:	4b99      	ldr	r3, [pc, #612]	@ (8005548 <main+0x860>)
 80052e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052e8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80052ec:	4b95      	ldr	r3, [pc, #596]	@ (8005544 <main+0x85c>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	441a      	add	r2, r3
 80052f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052f6:	1ad2      	subs	r2, r2, r3
 80052f8:	4b94      	ldr	r3, [pc, #592]	@ (800554c <main+0x864>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4413      	add	r3, r2
 80052fe:	4a93      	ldr	r2, [pc, #588]	@ (800554c <main+0x864>)
 8005300:	6013      	str	r3, [r2, #0]
							}
							sys.SIM_Prompt_Status = HAL_GetTick();
 8005302:	f006 ffb7 	bl	800c274 <HAL_GetTick>
 8005306:	4603      	mov	r3, r0
 8005308:	4a8f      	ldr	r2, [pc, #572]	@ (8005548 <main+0x860>)
 800530a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800530e:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
							flags.Meas_TransferInProgress = 1;
 8005312:	4a8f      	ldr	r2, [pc, #572]	@ (8005550 <main+0x868>)
 8005314:	7853      	ldrb	r3, [r2, #1]
 8005316:	f043 0304 	orr.w	r3, r3, #4
 800531a:	7053      	strb	r3, [r2, #1]
						}
					}
					if(flags.Measure_ReadytoSend)
 800531c:	4b8c      	ldr	r3, [pc, #560]	@ (8005550 <main+0x868>)
 800531e:	785b      	ldrb	r3, [r3, #1]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d007      	beq.n	800533a <main+0x652>
					{
						SIM_Send_Command_DMA((char*)tcp_chunk);
 800532a:	488a      	ldr	r0, [pc, #552]	@ (8005554 <main+0x86c>)
 800532c:	f7fc ff84 	bl	8002238 <SIM_Send_Command_DMA>
						flags.Measure_ReadytoSend = 0;
 8005330:	4a87      	ldr	r2, [pc, #540]	@ (8005550 <main+0x868>)
 8005332:	7853      	ldrb	r3, [r2, #1]
 8005334:	f023 0302 	bic.w	r3, r3, #2
 8005338:	7053      	strb	r3, [r2, #1]
					}
				}
				if(sys.SIM_Prompt_Status > 0 && (HAL_GetTick() - sys.SIM_Prompt_Status) > SIM_PROMPT_TIMEOUT_MS)
 800533a:	4b83      	ldr	r3, [pc, #524]	@ (8005548 <main+0x860>)
 800533c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005340:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005344:	2b00      	cmp	r3, #0
 8005346:	d02a      	beq.n	800539e <main+0x6b6>
 8005348:	f006 ff94 	bl	800c274 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	4b7e      	ldr	r3, [pc, #504]	@ (8005548 <main+0x860>)
 8005350:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005354:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800535e:	4293      	cmp	r3, r2
 8005360:	d91d      	bls.n	800539e <main+0x6b6>
				{
					  SIM_Send_Command_DMA("\x1A");
 8005362:	487d      	ldr	r0, [pc, #500]	@ (8005558 <main+0x870>)
 8005364:	f7fc ff68 	bl	8002238 <SIM_Send_Command_DMA>
					  flags.Log_TransferInProgress = 0;
 8005368:	4a79      	ldr	r2, [pc, #484]	@ (8005550 <main+0x868>)
 800536a:	7853      	ldrb	r3, [r2, #1]
 800536c:	f023 0308 	bic.w	r3, r3, #8
 8005370:	7053      	strb	r3, [r2, #1]
					  flags.Meas_TransferInProgress = 0;
 8005372:	4a77      	ldr	r2, [pc, #476]	@ (8005550 <main+0x868>)
 8005374:	7853      	ldrb	r3, [r2, #1]
 8005376:	f023 0304 	bic.w	r3, r3, #4
 800537a:	7053      	strb	r3, [r2, #1]
					  flags.Measure_ReadytoSend = 0;
 800537c:	4a74      	ldr	r2, [pc, #464]	@ (8005550 <main+0x868>)
 800537e:	7853      	ldrb	r3, [r2, #1]
 8005380:	f023 0302 	bic.w	r3, r3, #2
 8005384:	7053      	strb	r3, [r2, #1]
					  flags.Log_ReadytoSend = 0;
 8005386:	4a72      	ldr	r2, [pc, #456]	@ (8005550 <main+0x868>)
 8005388:	7853      	ldrb	r3, [r2, #1]
 800538a:	f023 0301 	bic.w	r3, r3, #1
 800538e:	7053      	strb	r3, [r2, #1]
					  sys.SIM_Prompt_Status = 0;
 8005390:	4b6d      	ldr	r3, [pc, #436]	@ (8005548 <main+0x860>)
 8005392:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005396:	461a      	mov	r2, r3
 8005398:	2300      	movs	r3, #0
 800539a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
				}
				if(HAL_GetTick() - sys.SIM_Connection_Status > config.connection_timeout_ms)
 800539e:	f006 ff69 	bl	800c274 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	4b68      	ldr	r3, [pc, #416]	@ (8005548 <main+0x860>)
 80053a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053ae:	1ad2      	subs	r2, r2, r3
 80053b0:	4b6a      	ldr	r3, [pc, #424]	@ (800555c <main+0x874>)
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	f240 80c2 	bls.w	800553e <main+0x856>
				{
					sys.SIM_Connection_Status = HAL_GetTick();
 80053ba:	f006 ff5b 	bl	800c274 <HAL_GetTick>
 80053be:	4603      	mov	r3, r0
 80053c0:	4a61      	ldr	r2, [pc, #388]	@ (8005548 <main+0x860>)
 80053c2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80053c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
					if(flags.SIM_isConnected)
 80053ca:	4b61      	ldr	r3, [pc, #388]	@ (8005550 <main+0x868>)
 80053cc:	785b      	ldrb	r3, [r3, #1]
 80053ce:	f003 0310 	and.w	r3, r3, #16
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d005      	beq.n	80053e4 <main+0x6fc>
					{
						flags.SIM_isConnected = 0;
 80053d8:	4a5d      	ldr	r2, [pc, #372]	@ (8005550 <main+0x868>)
 80053da:	7853      	ldrb	r3, [r2, #1]
 80053dc:	f023 0310 	bic.w	r3, r3, #16
 80053e0:	7053      	strb	r3, [r2, #1]
						flags.Meas_TransferInProgress = 0;
						flags.CMD.Idle = 1;
					}
				}
			}
			break;
 80053e2:	e0ac      	b.n	800553e <main+0x856>
						flags.Log_TransferInProgress = 0;
 80053e4:	4a5a      	ldr	r2, [pc, #360]	@ (8005550 <main+0x868>)
 80053e6:	7853      	ldrb	r3, [r2, #1]
 80053e8:	f023 0308 	bic.w	r3, r3, #8
 80053ec:	7053      	strb	r3, [r2, #1]
						flags.Meas_TransferInProgress = 0;
 80053ee:	4a58      	ldr	r2, [pc, #352]	@ (8005550 <main+0x868>)
 80053f0:	7853      	ldrb	r3, [r2, #1]
 80053f2:	f023 0304 	bic.w	r3, r3, #4
 80053f6:	7053      	strb	r3, [r2, #1]
						flags.CMD.Idle = 1;
 80053f8:	4a55      	ldr	r2, [pc, #340]	@ (8005550 <main+0x868>)
 80053fa:	7893      	ldrb	r3, [r2, #2]
 80053fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005400:	7093      	strb	r3, [r2, #2]
			break;
 8005402:	e09c      	b.n	800553e <main+0x856>

		case OTA_STATE:
			if(OTA_Init() == HAL_OK)
 8005404:	f000 fe9a 	bl	800613c <OTA_Init>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d177      	bne.n	80054fe <main+0x816>
			{
				SIM_DMA_Stop();
 800540e:	f7fc ff29 	bl	8002264 <SIM_DMA_Stop>

				SIM_Send_TCP("R:OTA_READY");
 8005412:	4853      	ldr	r0, [pc, #332]	@ (8005560 <main+0x878>)
 8005414:	f7fd f9b6 	bl	8002784 <SIM_Send_TCP>
				if(OTA_Receive() == HAL_OK)
 8005418:	f000 fec2 	bl	80061a0 <OTA_Receive>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d151      	bne.n	80054c6 <main+0x7de>
				{
					SIM_Send_TCP("R:OTA_RECEIVED");
 8005422:	4850      	ldr	r0, [pc, #320]	@ (8005564 <main+0x87c>)
 8005424:	f7fd f9ae 	bl	8002784 <SIM_Send_TCP>
					if(OTA_CRC_Check() == HAL_OK)
 8005428:	f000 ffa8 	bl	800637c <OTA_CRC_Check>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d12d      	bne.n	800548e <main+0x7a6>
					{
						SIM_Send_TCP("R:OTA_CRC_OK");
 8005432:	484d      	ldr	r0, [pc, #308]	@ (8005568 <main+0x880>)
 8005434:	f7fd f9a6 	bl	8002784 <SIM_Send_TCP>
						if(OTA_Apply() == HAL_OK)
 8005438:	f001 f878 	bl	800652c <OTA_Apply>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d109      	bne.n	8005456 <main+0x76e>
						{
							SIM_Send_TCP("R:OTA_SUCCESS");
 8005442:	484a      	ldr	r0, [pc, #296]	@ (800556c <main+0x884>)
 8005444:	f7fd f99e 	bl	8002784 <SIM_Send_TCP>
							HAL_Delay(500);
 8005448:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800544c:	f006 ff1e 	bl	800c28c <HAL_Delay>
							HAL_NVIC_SystemReset();
 8005450:	f008 fbf5 	bl	800dc3e <HAL_NVIC_SystemReset>
				LED_Start(GRN_LED, MEDIUM, HALF);
				sys.SIM_Connection_Status = HAL_GetTick();
				SIM_DMA_Start();
				state = IDLE;
			}
			break;
 8005454:	e074      	b.n	8005540 <main+0x858>
							SIM_Send_TCP("R:OTA_APPLY_ERROR");
 8005456:	4846      	ldr	r0, [pc, #280]	@ (8005570 <main+0x888>)
 8005458:	f7fd f994 	bl	8002784 <SIM_Send_TCP>
							LED_Stop(ORG_LED);
 800545c:	2000      	movs	r0, #0
 800545e:	f7fe ff43 	bl	80042e8 <LED_Stop>
							LED_Stop(RED_LED);
 8005462:	2004      	movs	r0, #4
 8005464:	f7fe ff40 	bl	80042e8 <LED_Stop>
							LED_Start(GRN_LED, MEDIUM, HALF);
 8005468:	2206      	movs	r2, #6
 800546a:	2101      	movs	r1, #1
 800546c:	2008      	movs	r0, #8
 800546e:	f7fe fe6f 	bl	8004150 <LED_Start>
							sys.SIM_Connection_Status = HAL_GetTick();
 8005472:	f006 feff 	bl	800c274 <HAL_GetTick>
 8005476:	4603      	mov	r3, r0
 8005478:	4a33      	ldr	r2, [pc, #204]	@ (8005548 <main+0x860>)
 800547a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800547e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
							SIM_DMA_Start();
 8005482:	f7fc ff09 	bl	8002298 <SIM_DMA_Start>
							state = IDLE;
 8005486:	4b3b      	ldr	r3, [pc, #236]	@ (8005574 <main+0x88c>)
 8005488:	2200      	movs	r2, #0
 800548a:	701a      	strb	r2, [r3, #0]
			break;
 800548c:	e058      	b.n	8005540 <main+0x858>
						SIM_Send_TCP("R:OTA_CRC_ERROR");
 800548e:	483a      	ldr	r0, [pc, #232]	@ (8005578 <main+0x890>)
 8005490:	f7fd f978 	bl	8002784 <SIM_Send_TCP>
						LED_Stop(ORG_LED);
 8005494:	2000      	movs	r0, #0
 8005496:	f7fe ff27 	bl	80042e8 <LED_Stop>
						LED_Stop(RED_LED);
 800549a:	2004      	movs	r0, #4
 800549c:	f7fe ff24 	bl	80042e8 <LED_Stop>
						LED_Start(GRN_LED, MEDIUM, HALF);
 80054a0:	2206      	movs	r2, #6
 80054a2:	2101      	movs	r1, #1
 80054a4:	2008      	movs	r0, #8
 80054a6:	f7fe fe53 	bl	8004150 <LED_Start>
						sys.SIM_Connection_Status = HAL_GetTick();
 80054aa:	f006 fee3 	bl	800c274 <HAL_GetTick>
 80054ae:	4603      	mov	r3, r0
 80054b0:	4a25      	ldr	r2, [pc, #148]	@ (8005548 <main+0x860>)
 80054b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
						SIM_DMA_Start();
 80054ba:	f7fc feed 	bl	8002298 <SIM_DMA_Start>
						state = IDLE;
 80054be:	4b2d      	ldr	r3, [pc, #180]	@ (8005574 <main+0x88c>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	701a      	strb	r2, [r3, #0]
						break;
 80054c4:	e03c      	b.n	8005540 <main+0x858>
					SIM_Send_TCP("R:OTA_RECEIVE_ERROR");
 80054c6:	482d      	ldr	r0, [pc, #180]	@ (800557c <main+0x894>)
 80054c8:	f7fd f95c 	bl	8002784 <SIM_Send_TCP>
					LED_Stop(ORG_LED);
 80054cc:	2000      	movs	r0, #0
 80054ce:	f7fe ff0b 	bl	80042e8 <LED_Stop>
					LED_Stop(RED_LED);
 80054d2:	2004      	movs	r0, #4
 80054d4:	f7fe ff08 	bl	80042e8 <LED_Stop>
					LED_Start(GRN_LED, MEDIUM, HALF);
 80054d8:	2206      	movs	r2, #6
 80054da:	2101      	movs	r1, #1
 80054dc:	2008      	movs	r0, #8
 80054de:	f7fe fe37 	bl	8004150 <LED_Start>
					sys.SIM_Connection_Status = HAL_GetTick();
 80054e2:	f006 fec7 	bl	800c274 <HAL_GetTick>
 80054e6:	4603      	mov	r3, r0
 80054e8:	4a17      	ldr	r2, [pc, #92]	@ (8005548 <main+0x860>)
 80054ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
					SIM_DMA_Start();
 80054f2:	f7fc fed1 	bl	8002298 <SIM_DMA_Start>
					state = IDLE;
 80054f6:	4b1f      	ldr	r3, [pc, #124]	@ (8005574 <main+0x88c>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	701a      	strb	r2, [r3, #0]
			break;
 80054fc:	e020      	b.n	8005540 <main+0x858>
				SIM_Send_TCP("R:OTA_INIT_ERROR");
 80054fe:	4820      	ldr	r0, [pc, #128]	@ (8005580 <main+0x898>)
 8005500:	f7fd f940 	bl	8002784 <SIM_Send_TCP>
				LED_Stop(ORG_LED);
 8005504:	2000      	movs	r0, #0
 8005506:	f7fe feef 	bl	80042e8 <LED_Stop>
				LED_Stop(RED_LED);
 800550a:	2004      	movs	r0, #4
 800550c:	f7fe feec 	bl	80042e8 <LED_Stop>
				LED_Start(GRN_LED, MEDIUM, HALF);
 8005510:	2206      	movs	r2, #6
 8005512:	2101      	movs	r1, #1
 8005514:	2008      	movs	r0, #8
 8005516:	f7fe fe1b 	bl	8004150 <LED_Start>
				sys.SIM_Connection_Status = HAL_GetTick();
 800551a:	f006 feab 	bl	800c274 <HAL_GetTick>
 800551e:	4603      	mov	r3, r0
 8005520:	4a09      	ldr	r2, [pc, #36]	@ (8005548 <main+0x860>)
 8005522:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005526:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
				SIM_DMA_Start();
 800552a:	f7fc feb5 	bl	8002298 <SIM_DMA_Start>
				state = IDLE;
 800552e:	4b11      	ldr	r3, [pc, #68]	@ (8005574 <main+0x88c>)
 8005530:	2200      	movs	r2, #0
 8005532:	701a      	strb	r2, [r3, #0]
			break;
 8005534:	e004      	b.n	8005540 <main+0x858>

		default:
			break;
 8005536:	bf00      	nop
 8005538:	e408      	b.n	8004d4c <main+0x64>
			break;
 800553a:	bf00      	nop
 800553c:	e406      	b.n	8004d4c <main+0x64>
			break;
 800553e:	bf00      	nop
		switch(state)
 8005540:	e404      	b.n	8004d4c <main+0x64>
 8005542:	bf00      	nop
 8005544:	20004984 	.word	0x20004984
 8005548:	200005d8 	.word	0x200005d8
 800554c:	20004f3c 	.word	0x20004f3c
 8005550:	20001790 	.word	0x20001790
 8005554:	20004988 	.word	0x20004988
 8005558:	08019050 	.word	0x08019050
 800555c:	20001794 	.word	0x20001794
 8005560:	08019054 	.word	0x08019054
 8005564:	08019060 	.word	0x08019060
 8005568:	08019070 	.word	0x08019070
 800556c:	08019080 	.word	0x08019080
 8005570:	08019090 	.word	0x08019090
 8005574:	200005d4 	.word	0x200005d4
 8005578:	080190a4 	.word	0x080190a4
 800557c:	080190b4 	.word	0x080190b4
 8005580:	080190c8 	.word	0x080190c8

08005584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b096      	sub	sp, #88	@ 0x58
 8005588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800558a:	f107 0314 	add.w	r3, r7, #20
 800558e:	2244      	movs	r2, #68	@ 0x44
 8005590:	2100      	movs	r1, #0
 8005592:	4618      	mov	r0, r3
 8005594:	f012 fa84 	bl	8017aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005598:	463b      	mov	r3, r7
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	605a      	str	r2, [r3, #4]
 80055a0:	609a      	str	r2, [r3, #8]
 80055a2:	60da      	str	r2, [r3, #12]
 80055a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80055a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80055aa:	f00a febf 	bl	801032c <HAL_PWREx_ControlVoltageScaling>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80055b4:	f000 fdbc 	bl	8006130 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80055b8:	2309      	movs	r3, #9
 80055ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80055bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80055c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80055c2:	2301      	movs	r3, #1
 80055c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80055c6:	2302      	movs	r3, #2
 80055c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80055ca:	2303      	movs	r3, #3
 80055cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80055ce:	2301      	movs	r3, #1
 80055d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80055d2:	2314      	movs	r3, #20
 80055d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80055d6:	2307      	movs	r3, #7
 80055d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80055da:	2302      	movs	r3, #2
 80055dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80055de:	2302      	movs	r3, #2
 80055e0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055e2:	f107 0314 	add.w	r3, r7, #20
 80055e6:	4618      	mov	r0, r3
 80055e8:	f00b fb58 	bl	8010c9c <HAL_RCC_OscConfig>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80055f2:	f000 fd9d 	bl	8006130 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80055f6:	230f      	movs	r3, #15
 80055f8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80055fa:	2303      	movs	r3, #3
 80055fc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80055fe:	2300      	movs	r3, #0
 8005600:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005602:	2300      	movs	r3, #0
 8005604:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005606:	2300      	movs	r3, #0
 8005608:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800560a:	463b      	mov	r3, r7
 800560c:	2104      	movs	r1, #4
 800560e:	4618      	mov	r0, r3
 8005610:	f00b ff20 	bl	8011454 <HAL_RCC_ClockConfig>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d001      	beq.n	800561e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800561a:	f000 fd89 	bl	8006130 <Error_Handler>
  }
}
 800561e:	bf00      	nop
 8005620:	3758      	adds	r7, #88	@ 0x58
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
	...

08005628 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	@ 0x28
 800562c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800562e:	f107 031c 	add.w	r3, r7, #28
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]
 8005636:	605a      	str	r2, [r3, #4]
 8005638:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800563a:	1d3b      	adds	r3, r7, #4
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]
 8005640:	605a      	str	r2, [r3, #4]
 8005642:	609a      	str	r2, [r3, #8]
 8005644:	60da      	str	r2, [r3, #12]
 8005646:	611a      	str	r2, [r3, #16]
 8005648:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800564a:	4b30      	ldr	r3, [pc, #192]	@ (800570c <MX_ADC1_Init+0xe4>)
 800564c:	4a30      	ldr	r2, [pc, #192]	@ (8005710 <MX_ADC1_Init+0xe8>)
 800564e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8005650:	4b2e      	ldr	r3, [pc, #184]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005652:	2200      	movs	r2, #0
 8005654:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005656:	4b2d      	ldr	r3, [pc, #180]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005658:	2200      	movs	r2, #0
 800565a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800565c:	4b2b      	ldr	r3, [pc, #172]	@ (800570c <MX_ADC1_Init+0xe4>)
 800565e:	2200      	movs	r2, #0
 8005660:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005662:	4b2a      	ldr	r3, [pc, #168]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005664:	2200      	movs	r2, #0
 8005666:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8005668:	4b28      	ldr	r3, [pc, #160]	@ (800570c <MX_ADC1_Init+0xe4>)
 800566a:	2208      	movs	r2, #8
 800566c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800566e:	4b27      	ldr	r3, [pc, #156]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005670:	2200      	movs	r2, #0
 8005672:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005674:	4b25      	ldr	r3, [pc, #148]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005676:	2200      	movs	r2, #0
 8005678:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800567a:	4b24      	ldr	r3, [pc, #144]	@ (800570c <MX_ADC1_Init+0xe4>)
 800567c:	2201      	movs	r2, #1
 800567e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005680:	4b22      	ldr	r3, [pc, #136]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005682:	2200      	movs	r2, #0
 8005684:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8005688:	4b20      	ldr	r3, [pc, #128]	@ (800570c <MX_ADC1_Init+0xe4>)
 800568a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800568e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8005690:	4b1e      	ldr	r3, [pc, #120]	@ (800570c <MX_ADC1_Init+0xe4>)
 8005692:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005698:	4b1c      	ldr	r3, [pc, #112]	@ (800570c <MX_ADC1_Init+0xe4>)
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80056a0:	4b1a      	ldr	r3, [pc, #104]	@ (800570c <MX_ADC1_Init+0xe4>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80056a6:	4b19      	ldr	r3, [pc, #100]	@ (800570c <MX_ADC1_Init+0xe4>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80056ae:	4817      	ldr	r0, [pc, #92]	@ (800570c <MX_ADC1_Init+0xe4>)
 80056b0:	f007 f834 	bl	800c71c <HAL_ADC_Init>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80056ba:	f000 fd39 	bl	8006130 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80056be:	2300      	movs	r3, #0
 80056c0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80056c2:	f107 031c 	add.w	r3, r7, #28
 80056c6:	4619      	mov	r1, r3
 80056c8:	4810      	ldr	r0, [pc, #64]	@ (800570c <MX_ADC1_Init+0xe4>)
 80056ca:	f008 f8ed 	bl	800d8a8 <HAL_ADCEx_MultiModeConfigChannel>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80056d4:	f000 fd2c 	bl	8006130 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80056d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005714 <MX_ADC1_Init+0xec>)
 80056da:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80056dc:	2306      	movs	r3, #6
 80056de:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80056e4:	237f      	movs	r3, #127	@ 0x7f
 80056e6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80056e8:	2304      	movs	r3, #4
 80056ea:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80056ec:	2300      	movs	r3, #0
 80056ee:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80056f0:	1d3b      	adds	r3, r7, #4
 80056f2:	4619      	mov	r1, r3
 80056f4:	4805      	ldr	r0, [pc, #20]	@ (800570c <MX_ADC1_Init+0xe4>)
 80056f6:	f007 fa89 	bl	800cc0c <HAL_ADC_ConfigChannel>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8005700:	f000 fd16 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005704:	bf00      	nop
 8005706:	3728      	adds	r7, #40	@ 0x28
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	200000b0 	.word	0x200000b0
 8005710:	50040000 	.word	0x50040000
 8005714:	25b00200 	.word	0x25b00200

08005718 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800571c:	4b0d      	ldr	r3, [pc, #52]	@ (8005754 <MX_CRC_Init+0x3c>)
 800571e:	4a0e      	ldr	r2, [pc, #56]	@ (8005758 <MX_CRC_Init+0x40>)
 8005720:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8005722:	4b0c      	ldr	r3, [pc, #48]	@ (8005754 <MX_CRC_Init+0x3c>)
 8005724:	2200      	movs	r2, #0
 8005726:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8005728:	4b0a      	ldr	r3, [pc, #40]	@ (8005754 <MX_CRC_Init+0x3c>)
 800572a:	2200      	movs	r2, #0
 800572c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800572e:	4b09      	ldr	r3, [pc, #36]	@ (8005754 <MX_CRC_Init+0x3c>)
 8005730:	2200      	movs	r2, #0
 8005732:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8005734:	4b07      	ldr	r3, [pc, #28]	@ (8005754 <MX_CRC_Init+0x3c>)
 8005736:	2200      	movs	r2, #0
 8005738:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800573a:	4b06      	ldr	r3, [pc, #24]	@ (8005754 <MX_CRC_Init+0x3c>)
 800573c:	2201      	movs	r2, #1
 800573e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005740:	4804      	ldr	r0, [pc, #16]	@ (8005754 <MX_CRC_Init+0x3c>)
 8005742:	f008 fa8d 	bl	800dc60 <HAL_CRC_Init>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d001      	beq.n	8005750 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800574c:	f000 fcf0 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8005750:	bf00      	nop
 8005752:	bd80      	pop	{r7, pc}
 8005754:	2000015c 	.word	0x2000015c
 8005758:	40023000 	.word	0x40023000

0800575c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8005760:	4b1b      	ldr	r3, [pc, #108]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005762:	4a1c      	ldr	r2, [pc, #112]	@ (80057d4 <MX_I2C3_Init+0x78>)
 8005764:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10D19CE4;
 8005766:	4b1a      	ldr	r3, [pc, #104]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005768:	4a1b      	ldr	r2, [pc, #108]	@ (80057d8 <MX_I2C3_Init+0x7c>)
 800576a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800576c:	4b18      	ldr	r3, [pc, #96]	@ (80057d0 <MX_I2C3_Init+0x74>)
 800576e:	2200      	movs	r2, #0
 8005770:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005772:	4b17      	ldr	r3, [pc, #92]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005774:	2201      	movs	r2, #1
 8005776:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005778:	4b15      	ldr	r3, [pc, #84]	@ (80057d0 <MX_I2C3_Init+0x74>)
 800577a:	2200      	movs	r2, #0
 800577c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800577e:	4b14      	ldr	r3, [pc, #80]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005780:	2200      	movs	r2, #0
 8005782:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005784:	4b12      	ldr	r3, [pc, #72]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005786:	2200      	movs	r2, #0
 8005788:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800578a:	4b11      	ldr	r3, [pc, #68]	@ (80057d0 <MX_I2C3_Init+0x74>)
 800578c:	2200      	movs	r2, #0
 800578e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005790:	4b0f      	ldr	r3, [pc, #60]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005792:	2200      	movs	r2, #0
 8005794:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8005796:	480e      	ldr	r0, [pc, #56]	@ (80057d0 <MX_I2C3_Init+0x74>)
 8005798:	f009 ffd2 	bl	800f740 <HAL_I2C_Init>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80057a2:	f000 fcc5 	bl	8006130 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80057a6:	2100      	movs	r1, #0
 80057a8:	4809      	ldr	r0, [pc, #36]	@ (80057d0 <MX_I2C3_Init+0x74>)
 80057aa:	f00a fd19 	bl	80101e0 <HAL_I2CEx_ConfigAnalogFilter>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d001      	beq.n	80057b8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80057b4:	f000 fcbc 	bl	8006130 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80057b8:	2100      	movs	r1, #0
 80057ba:	4805      	ldr	r0, [pc, #20]	@ (80057d0 <MX_I2C3_Init+0x74>)
 80057bc:	f00a fd5b 	bl	8010276 <HAL_I2CEx_ConfigDigitalFilter>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80057c6:	f000 fcb3 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80057ca:	bf00      	nop
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	20000180 	.word	0x20000180
 80057d4:	40005c00 	.word	0x40005c00
 80057d8:	10d19ce4 	.word	0x10d19ce4

080057dc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80057e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 80057e2:	4a10      	ldr	r2, [pc, #64]	@ (8005824 <MX_QUADSPI_Init+0x48>)
 80057e4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 80057e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 80057e8:	2201      	movs	r2, #1
 80057ea:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80057ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 80057ee:	2201      	movs	r2, #1
 80057f0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80057f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 80057f8:	4b09      	ldr	r3, [pc, #36]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 80057fa:	2218      	movs	r2, #24
 80057fc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80057fe:	4b08      	ldr	r3, [pc, #32]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 8005800:	2200      	movs	r2, #0
 8005802:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8005804:	4b06      	ldr	r3, [pc, #24]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 8005806:	2200      	movs	r2, #0
 8005808:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800580a:	4805      	ldr	r0, [pc, #20]	@ (8005820 <MX_QUADSPI_Init+0x44>)
 800580c:	f00a fde4 	bl	80103d8 <HAL_QSPI_Init>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8005816:	f000 fc8b 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800581a:	bf00      	nop
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	200001d4 	.word	0x200001d4
 8005824:	a0001000 	.word	0xa0001000

08005828 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b092      	sub	sp, #72	@ 0x48
 800582c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800582e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005832:	2200      	movs	r2, #0
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	605a      	str	r2, [r3, #4]
 8005838:	609a      	str	r2, [r3, #8]
 800583a:	60da      	str	r2, [r3, #12]
 800583c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800583e:	2300      	movs	r3, #0
 8005840:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8005842:	1d3b      	adds	r3, r7, #4
 8005844:	222c      	movs	r2, #44	@ 0x2c
 8005846:	2100      	movs	r1, #0
 8005848:	4618      	mov	r0, r3
 800584a:	f012 f929 	bl	8017aa0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800584e:	4b3c      	ldr	r3, [pc, #240]	@ (8005940 <MX_RTC_Init+0x118>)
 8005850:	4a3c      	ldr	r2, [pc, #240]	@ (8005944 <MX_RTC_Init+0x11c>)
 8005852:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005854:	4b3a      	ldr	r3, [pc, #232]	@ (8005940 <MX_RTC_Init+0x118>)
 8005856:	2200      	movs	r2, #0
 8005858:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800585a:	4b39      	ldr	r3, [pc, #228]	@ (8005940 <MX_RTC_Init+0x118>)
 800585c:	227f      	movs	r2, #127	@ 0x7f
 800585e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8005860:	4b37      	ldr	r3, [pc, #220]	@ (8005940 <MX_RTC_Init+0x118>)
 8005862:	22ff      	movs	r2, #255	@ 0xff
 8005864:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005866:	4b36      	ldr	r3, [pc, #216]	@ (8005940 <MX_RTC_Init+0x118>)
 8005868:	2200      	movs	r2, #0
 800586a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800586c:	4b34      	ldr	r3, [pc, #208]	@ (8005940 <MX_RTC_Init+0x118>)
 800586e:	2200      	movs	r2, #0
 8005870:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005872:	4b33      	ldr	r3, [pc, #204]	@ (8005940 <MX_RTC_Init+0x118>)
 8005874:	2200      	movs	r2, #0
 8005876:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005878:	4b31      	ldr	r3, [pc, #196]	@ (8005940 <MX_RTC_Init+0x118>)
 800587a:	2200      	movs	r2, #0
 800587c:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800587e:	4830      	ldr	r0, [pc, #192]	@ (8005940 <MX_RTC_Init+0x118>)
 8005880:	f00c fcc8 	bl	8012214 <HAL_RTC_Init>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800588a:	f000 fc51 	bl	8006130 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 800588e:	2300      	movs	r3, #0
 8005890:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0;
 8005894:	2300      	movs	r3, #0
 8005896:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0;
 800589a:	2300      	movs	r3, #0
 800589c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80058a0:	2300      	movs	r3, #0
 80058a2:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80058a4:	2300      	movs	r3, #0
 80058a6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80058a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80058ac:	2200      	movs	r2, #0
 80058ae:	4619      	mov	r1, r3
 80058b0:	4823      	ldr	r0, [pc, #140]	@ (8005940 <MX_RTC_Init+0x118>)
 80058b2:	f00c fd37 	bl	8012324 <HAL_RTC_SetTime>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 80058bc:	f000 fc38 	bl	8006130 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80058c0:	2301      	movs	r3, #1
 80058c2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 80058c6:	2301      	movs	r3, #1
 80058c8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 1;
 80058cc:	2301      	movs	r3, #1
 80058ce:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80058d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80058dc:	2200      	movs	r2, #0
 80058de:	4619      	mov	r1, r3
 80058e0:	4817      	ldr	r0, [pc, #92]	@ (8005940 <MX_RTC_Init+0x118>)
 80058e2:	f00c fe18 	bl	8012516 <HAL_RTC_SetDate>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d001      	beq.n	80058f0 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80058ec:	f000 fc20 	bl	8006130 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 80058f0:	2300      	movs	r3, #0
 80058f2:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 80058f4:	2300      	movs	r3, #0
 80058f6:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 80058f8:	2300      	movs	r3, #0
 80058fa:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0;
 80058fc:	2300      	movs	r3, #0
 80058fe:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005900:	2300      	movs	r3, #0
 8005902:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005904:	2300      	movs	r3, #0
 8005906:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8005908:	4b0f      	ldr	r3, [pc, #60]	@ (8005948 <MX_RTC_Init+0x120>)
 800590a:	61bb      	str	r3, [r7, #24]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800590c:	2300      	movs	r3, #0
 800590e:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8005910:	2300      	movs	r3, #0
 8005912:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 1;
 8005914:	2301      	movs	r3, #1
 8005916:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 800591a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800591e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8005920:	1d3b      	adds	r3, r7, #4
 8005922:	2200      	movs	r2, #0
 8005924:	4619      	mov	r1, r3
 8005926:	4806      	ldr	r0, [pc, #24]	@ (8005940 <MX_RTC_Init+0x118>)
 8005928:	f00c fe7c 	bl	8012624 <HAL_RTC_SetAlarm_IT>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8005932:	f000 fbfd 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005936:	bf00      	nop
 8005938:	3748      	adds	r7, #72	@ 0x48
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	20000218 	.word	0x20000218
 8005944:	40002800 	.word	0x40002800
 8005948:	80800080 	.word	0x80800080

0800594c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8005950:	4b1b      	ldr	r3, [pc, #108]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005952:	4a1c      	ldr	r2, [pc, #112]	@ (80059c4 <MX_SPI2_Init+0x78>)
 8005954:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005956:	4b1a      	ldr	r3, [pc, #104]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005958:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800595c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800595e:	4b18      	ldr	r3, [pc, #96]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005960:	2200      	movs	r2, #0
 8005962:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005964:	4b16      	ldr	r3, [pc, #88]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005966:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800596a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800596c:	4b14      	ldr	r3, [pc, #80]	@ (80059c0 <MX_SPI2_Init+0x74>)
 800596e:	2200      	movs	r2, #0
 8005970:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005972:	4b13      	ldr	r3, [pc, #76]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005974:	2200      	movs	r2, #0
 8005976:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005978:	4b11      	ldr	r3, [pc, #68]	@ (80059c0 <MX_SPI2_Init+0x74>)
 800597a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800597e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005980:	4b0f      	ldr	r3, [pc, #60]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005982:	2200      	movs	r2, #0
 8005984:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005986:	4b0e      	ldr	r3, [pc, #56]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005988:	2200      	movs	r2, #0
 800598a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800598c:	4b0c      	ldr	r3, [pc, #48]	@ (80059c0 <MX_SPI2_Init+0x74>)
 800598e:	2200      	movs	r2, #0
 8005990:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005992:	4b0b      	ldr	r3, [pc, #44]	@ (80059c0 <MX_SPI2_Init+0x74>)
 8005994:	2200      	movs	r2, #0
 8005996:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005998:	4b09      	ldr	r3, [pc, #36]	@ (80059c0 <MX_SPI2_Init+0x74>)
 800599a:	2207      	movs	r2, #7
 800599c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800599e:	4b08      	ldr	r3, [pc, #32]	@ (80059c0 <MX_SPI2_Init+0x74>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80059a4:	4b06      	ldr	r3, [pc, #24]	@ (80059c0 <MX_SPI2_Init+0x74>)
 80059a6:	2208      	movs	r2, #8
 80059a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80059aa:	4805      	ldr	r0, [pc, #20]	@ (80059c0 <MX_SPI2_Init+0x74>)
 80059ac:	f00d f896 	bl	8012adc <HAL_SPI_Init>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80059b6:	f000 fbbb 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80059ba:	bf00      	nop
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	2000023c 	.word	0x2000023c
 80059c4:	40003800 	.word	0x40003800

080059c8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80059cc:	4b1b      	ldr	r3, [pc, #108]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005a40 <MX_SPI3_Init+0x78>)
 80059d0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80059d2:	4b1a      	ldr	r3, [pc, #104]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80059d8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80059da:	4b18      	ldr	r3, [pc, #96]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059dc:	2200      	movs	r2, #0
 80059de:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80059e0:	4b16      	ldr	r3, [pc, #88]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059e2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80059e6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80059e8:	4b14      	ldr	r3, [pc, #80]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059ea:	2200      	movs	r2, #0
 80059ec:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80059ee:	4b13      	ldr	r3, [pc, #76]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80059f4:	4b11      	ldr	r3, [pc, #68]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059fa:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80059fc:	4b0f      	ldr	r3, [pc, #60]	@ (8005a3c <MX_SPI3_Init+0x74>)
 80059fe:	2218      	movs	r2, #24
 8005a00:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a02:	4b0e      	ldr	r3, [pc, #56]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a08:	4b0c      	ldr	r3, [pc, #48]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005a14:	4b09      	ldr	r3, [pc, #36]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a16:	2207      	movs	r2, #7
 8005a18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005a1a:	4b08      	ldr	r3, [pc, #32]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005a20:	4b06      	ldr	r3, [pc, #24]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a22:	2208      	movs	r2, #8
 8005a24:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005a26:	4805      	ldr	r0, [pc, #20]	@ (8005a3c <MX_SPI3_Init+0x74>)
 8005a28:	f00d f858 	bl	8012adc <HAL_SPI_Init>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8005a32:	f000 fb7d 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005a36:	bf00      	nop
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	200002a0 	.word	0x200002a0
 8005a40:	40003c00 	.word	0x40003c00

08005a44 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b096      	sub	sp, #88	@ 0x58
 8005a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a4a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	605a      	str	r2, [r3, #4]
 8005a54:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	605a      	str	r2, [r3, #4]
 8005a60:	609a      	str	r2, [r3, #8]
 8005a62:	60da      	str	r2, [r3, #12]
 8005a64:	611a      	str	r2, [r3, #16]
 8005a66:	615a      	str	r2, [r3, #20]
 8005a68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005a6a:	1d3b      	adds	r3, r7, #4
 8005a6c:	222c      	movs	r2, #44	@ 0x2c
 8005a6e:	2100      	movs	r1, #0
 8005a70:	4618      	mov	r0, r3
 8005a72:	f012 f815 	bl	8017aa0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005a76:	4b45      	ldr	r3, [pc, #276]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005a78:	4a45      	ldr	r2, [pc, #276]	@ (8005b90 <MX_TIM1_Init+0x14c>)
 8005a7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1599;
 8005a7c:	4b43      	ldr	r3, [pc, #268]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005a7e:	f240 623f 	movw	r2, #1599	@ 0x63f
 8005a82:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a84:	4b41      	ldr	r3, [pc, #260]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8005a8a:	4b40      	ldr	r3, [pc, #256]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005a8c:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8005a90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a92:	4b3e      	ldr	r3, [pc, #248]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005a98:	4b3c      	ldr	r3, [pc, #240]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005aa4:	4839      	ldr	r0, [pc, #228]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005aa6:	f00e f88d 	bl	8013bc4 <HAL_TIM_PWM_Init>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8005ab0:	f000 fb3e 	bl	8006130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005abc:	2300      	movs	r3, #0
 8005abe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005ac0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4831      	ldr	r0, [pc, #196]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005ac8:	f00f ff2a 	bl	8015920 <HAL_TIMEx_MasterConfigSynchronization>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8005ad2:	f000 fb2d 	bl	8006130 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ad6:	2360      	movs	r3, #96	@ 0x60
 8005ad8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8005ada:	2300      	movs	r3, #0
 8005adc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005aea:	2300      	movs	r3, #0
 8005aec:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005aee:	2300      	movs	r3, #0
 8005af0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005af2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005af6:	2200      	movs	r2, #0
 8005af8:	4619      	mov	r1, r3
 8005afa:	4824      	ldr	r0, [pc, #144]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005afc:	f00e fed4 	bl	80148a8 <HAL_TIM_PWM_ConfigChannel>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8005b06:	f000 fb13 	bl	8006130 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005b0a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b0e:	2204      	movs	r2, #4
 8005b10:	4619      	mov	r1, r3
 8005b12:	481e      	ldr	r0, [pc, #120]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005b14:	f00e fec8 	bl	80148a8 <HAL_TIM_PWM_ConfigChannel>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8005b1e:	f000 fb07 	bl	8006130 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005b22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005b26:	2208      	movs	r2, #8
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4818      	ldr	r0, [pc, #96]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005b2c:	f00e febc 	bl	80148a8 <HAL_TIM_PWM_ConfigChannel>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8005b36:	f000 fafb 	bl	8006130 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005b42:	2300      	movs	r3, #0
 8005b44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005b46:	2300      	movs	r3, #0
 8005b48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005b4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005b52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005b54:	2300      	movs	r3, #0
 8005b56:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005b5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b60:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005b62:	2300      	movs	r3, #0
 8005b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005b66:	2300      	movs	r3, #0
 8005b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b6a:	1d3b      	adds	r3, r7, #4
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	4807      	ldr	r0, [pc, #28]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005b70:	f00f ff5e 	bl	8015a30 <HAL_TIMEx_ConfigBreakDeadTime>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8005b7a:	f000 fad9 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005b7e:	4803      	ldr	r0, [pc, #12]	@ (8005b8c <MX_TIM1_Init+0x148>)
 8005b80:	f002 ff04 	bl	800898c <HAL_TIM_MspPostInit>

}
 8005b84:	bf00      	nop
 8005b86:	3758      	adds	r7, #88	@ 0x58
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	20000304 	.word	0x20000304
 8005b90:	40012c00 	.word	0x40012c00

08005b94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b088      	sub	sp, #32
 8005b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b9a:	f107 0314 	add.w	r3, r7, #20
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	605a      	str	r2, [r3, #4]
 8005ba4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005ba6:	1d3b      	adds	r3, r7, #4
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]
 8005bac:	605a      	str	r2, [r3, #4]
 8005bae:	609a      	str	r2, [r3, #8]
 8005bb0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005bb2:	4b21      	ldr	r3, [pc, #132]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bb4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005bb8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005bba:	4b1f      	ldr	r3, [pc, #124]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8005bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bcc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bce:	4b1a      	ldr	r3, [pc, #104]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bd4:	4b18      	ldr	r3, [pc, #96]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8005bda:	4817      	ldr	r0, [pc, #92]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bdc:	f00e f9e6 	bl	8013fac <HAL_TIM_IC_Init>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005be6:	f000 faa3 	bl	8006130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bea:	2300      	movs	r3, #0
 8005bec:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bf2:	f107 0314 	add.w	r3, r7, #20
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	480f      	ldr	r0, [pc, #60]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005bfa:	f00f fe91 	bl	8015920 <HAL_TIMEx_MasterConfigSynchronization>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8005c04:	f000 fa94 	bl	8006130 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005c10:	2300      	movs	r3, #0
 8005c12:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8005c14:	2300      	movs	r3, #0
 8005c16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005c18:	1d3b      	adds	r3, r7, #4
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	4806      	ldr	r0, [pc, #24]	@ (8005c38 <MX_TIM2_Init+0xa4>)
 8005c20:	f00e fda6 	bl	8014770 <HAL_TIM_IC_ConfigChannel>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005c2a:	f000 fa81 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005c2e:	bf00      	nop
 8005c30:	3720      	adds	r7, #32
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20000350 	.word	0x20000350

08005c3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b090      	sub	sp, #64	@ 0x40
 8005c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005c42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005c46:	2200      	movs	r2, #0
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	605a      	str	r2, [r3, #4]
 8005c4c:	609a      	str	r2, [r3, #8]
 8005c4e:	60da      	str	r2, [r3, #12]
 8005c50:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c52:	f107 0320 	add.w	r3, r7, #32
 8005c56:	2200      	movs	r2, #0
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	605a      	str	r2, [r3, #4]
 8005c5c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005c5e:	1d3b      	adds	r3, r7, #4
 8005c60:	2200      	movs	r2, #0
 8005c62:	601a      	str	r2, [r3, #0]
 8005c64:	605a      	str	r2, [r3, #4]
 8005c66:	609a      	str	r2, [r3, #8]
 8005c68:	60da      	str	r2, [r3, #12]
 8005c6a:	611a      	str	r2, [r3, #16]
 8005c6c:	615a      	str	r2, [r3, #20]
 8005c6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005c70:	4b2c      	ldr	r3, [pc, #176]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c72:	4a2d      	ldr	r2, [pc, #180]	@ (8005d28 <MX_TIM3_Init+0xec>)
 8005c74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005c76:	4b2b      	ldr	r3, [pc, #172]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c7c:	4b29      	ldr	r3, [pc, #164]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 31;
 8005c82:	4b28      	ldr	r3, [pc, #160]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c84:	221f      	movs	r2, #31
 8005c86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c88:	4b26      	ldr	r3, [pc, #152]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c8e:	4b25      	ldr	r3, [pc, #148]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c90:	2200      	movs	r2, #0
 8005c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005c94:	4823      	ldr	r0, [pc, #140]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005c96:	f00d fe4d 	bl	8013934 <HAL_TIM_Base_Init>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d001      	beq.n	8005ca4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8005ca0:	f000 fa46 	bl	8006130 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005ca4:	481f      	ldr	r0, [pc, #124]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005ca6:	f00d ff8d 	bl	8013bc4 <HAL_TIM_PWM_Init>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d001      	beq.n	8005cb4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8005cb0:	f000 fa3e 	bl	8006130 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8005cb4:	2307      	movs	r3, #7
 8005cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8005cb8:	2330      	movs	r3, #48	@ 0x30
 8005cba:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8005cbc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	4818      	ldr	r0, [pc, #96]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005cc4:	f00e ffcd 	bl	8014c62 <HAL_TIM_SlaveConfigSynchro>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8005cce:	f000 fa2f 	bl	8006130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005cda:	f107 0320 	add.w	r3, r7, #32
 8005cde:	4619      	mov	r1, r3
 8005ce0:	4810      	ldr	r0, [pc, #64]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005ce2:	f00f fe1d 	bl	8015920 <HAL_TIMEx_MasterConfigSynchronization>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d001      	beq.n	8005cf0 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8005cec:	f000 fa20 	bl	8006130 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005cf0:	2360      	movs	r3, #96	@ 0x60
 8005cf2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 15;
 8005cf4:	230f      	movs	r3, #15
 8005cf6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005d00:	1d3b      	adds	r3, r7, #4
 8005d02:	2208      	movs	r2, #8
 8005d04:	4619      	mov	r1, r3
 8005d06:	4807      	ldr	r0, [pc, #28]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005d08:	f00e fdce 	bl	80148a8 <HAL_TIM_PWM_ConfigChannel>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8005d12:	f000 fa0d 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005d16:	4803      	ldr	r0, [pc, #12]	@ (8005d24 <MX_TIM3_Init+0xe8>)
 8005d18:	f002 fe38 	bl	800898c <HAL_TIM_MspPostInit>

}
 8005d1c:	bf00      	nop
 8005d1e:	3740      	adds	r7, #64	@ 0x40
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	2000039c 	.word	0x2000039c
 8005d28:	40000400 	.word	0x40000400

08005d2c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08e      	sub	sp, #56	@ 0x38
 8005d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d36:	2200      	movs	r2, #0
 8005d38:	601a      	str	r2, [r3, #0]
 8005d3a:	605a      	str	r2, [r3, #4]
 8005d3c:	609a      	str	r2, [r3, #8]
 8005d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d40:	f107 031c 	add.w	r3, r7, #28
 8005d44:	2200      	movs	r2, #0
 8005d46:	601a      	str	r2, [r3, #0]
 8005d48:	605a      	str	r2, [r3, #4]
 8005d4a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005d4c:	463b      	mov	r3, r7
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]
 8005d52:	605a      	str	r2, [r3, #4]
 8005d54:	609a      	str	r2, [r3, #8]
 8005d56:	60da      	str	r2, [r3, #12]
 8005d58:	611a      	str	r2, [r3, #16]
 8005d5a:	615a      	str	r2, [r3, #20]
 8005d5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d60:	4a2b      	ldr	r2, [pc, #172]	@ (8005e10 <MX_TIM4_Init+0xe4>)
 8005d62:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 8005d64:	4b29      	ldr	r3, [pc, #164]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d66:	2263      	movs	r2, #99	@ 0x63
 8005d68:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d6a:	4b28      	ldr	r3, [pc, #160]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8005d70:	4b26      	ldr	r3, [pc, #152]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d72:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005d76:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d78:	4b24      	ldr	r3, [pc, #144]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005d7e:	4b23      	ldr	r3, [pc, #140]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d80:	2280      	movs	r2, #128	@ 0x80
 8005d82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005d84:	4821      	ldr	r0, [pc, #132]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005d86:	f00d fdd5 	bl	8013934 <HAL_TIM_Base_Init>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8005d90:	f000 f9ce 	bl	8006130 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005d9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d9e:	4619      	mov	r1, r3
 8005da0:	481a      	ldr	r0, [pc, #104]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005da2:	f00e fe95 	bl	8014ad0 <HAL_TIM_ConfigClockSource>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d001      	beq.n	8005db0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8005dac:	f000 f9c0 	bl	8006130 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8005db0:	4816      	ldr	r0, [pc, #88]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005db2:	f00d fea6 	bl	8013b02 <HAL_TIM_OC_Init>
 8005db6:	4603      	mov	r3, r0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d001      	beq.n	8005dc0 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005dbc:	f000 f9b8 	bl	8006130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005dc0:	2320      	movs	r3, #32
 8005dc2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005dc8:	f107 031c 	add.w	r3, r7, #28
 8005dcc:	4619      	mov	r1, r3
 8005dce:	480f      	ldr	r0, [pc, #60]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005dd0:	f00f fda6 	bl	8015920 <HAL_TIMEx_MasterConfigSynchronization>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d001      	beq.n	8005dde <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8005dda:	f000 f9a9 	bl	8006130 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8005dde:	2300      	movs	r3, #0
 8005de0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8005de2:	2301      	movs	r3, #1
 8005de4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005de6:	2300      	movs	r3, #0
 8005de8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005dea:	2300      	movs	r3, #0
 8005dec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005dee:	463b      	mov	r3, r7
 8005df0:	2208      	movs	r2, #8
 8005df2:	4619      	mov	r1, r3
 8005df4:	4805      	ldr	r0, [pc, #20]	@ (8005e0c <MX_TIM4_Init+0xe0>)
 8005df6:	f00e fc41 	bl	801467c <HAL_TIM_OC_ConfigChannel>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8005e00:	f000 f996 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005e04:	bf00      	nop
 8005e06:	3738      	adds	r7, #56	@ 0x38
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	200003e8 	.word	0x200003e8
 8005e10:	40000800 	.word	0x40000800

08005e14 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005e18:	4b14      	ldr	r3, [pc, #80]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e1a:	4a15      	ldr	r2, [pc, #84]	@ (8005e70 <MX_UART4_Init+0x5c>)
 8005e1c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005e1e:	4b13      	ldr	r3, [pc, #76]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005e24:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005e26:	4b11      	ldr	r3, [pc, #68]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005e32:	4b0e      	ldr	r3, [pc, #56]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005e38:	4b0c      	ldr	r3, [pc, #48]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e3a:	220c      	movs	r2, #12
 8005e3c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e44:	4b09      	ldr	r3, [pc, #36]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e46:	2200      	movs	r2, #0
 8005e48:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e4a:	4b08      	ldr	r3, [pc, #32]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e50:	4b06      	ldr	r3, [pc, #24]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 8005e56:	4805      	ldr	r0, [pc, #20]	@ (8005e6c <MX_UART4_Init+0x58>)
 8005e58:	f00f fed4 	bl	8015c04 <HAL_HalfDuplex_Init>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8005e62:	f000 f965 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005e66:	bf00      	nop
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	20000434 	.word	0x20000434
 8005e70:	40004c00 	.word	0x40004c00

08005e74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005e78:	4b14      	ldr	r3, [pc, #80]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005e7a:	4a15      	ldr	r2, [pc, #84]	@ (8005ed0 <MX_USART1_UART_Init+0x5c>)
 8005e7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8005e7e:	4b13      	ldr	r3, [pc, #76]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005e80:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8005e84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005e86:	4b11      	ldr	r3, [pc, #68]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005e92:	4b0e      	ldr	r3, [pc, #56]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005e98:	4b0c      	ldr	r3, [pc, #48]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005e9a:	220c      	movs	r2, #12
 8005e9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ea4:	4b09      	ldr	r3, [pc, #36]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005eaa:	4b08      	ldr	r3, [pc, #32]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005eb0:	4b06      	ldr	r3, [pc, #24]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005eb6:	4805      	ldr	r0, [pc, #20]	@ (8005ecc <MX_USART1_UART_Init+0x58>)
 8005eb8:	f00f fe56 	bl	8015b68 <HAL_UART_Init>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d001      	beq.n	8005ec6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005ec2:	f000 f935 	bl	8006130 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ec6:	bf00      	nop
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	200004bc 	.word	0x200004bc
 8005ed0:	40013800 	.word	0x40013800

08005ed4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005eda:	4b14      	ldr	r3, [pc, #80]	@ (8005f2c <MX_DMA_Init+0x58>)
 8005edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ede:	4a13      	ldr	r2, [pc, #76]	@ (8005f2c <MX_DMA_Init+0x58>)
 8005ee0:	f043 0301 	orr.w	r3, r3, #1
 8005ee4:	6493      	str	r3, [r2, #72]	@ 0x48
 8005ee6:	4b11      	ldr	r3, [pc, #68]	@ (8005f2c <MX_DMA_Init+0x58>)
 8005ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eea:	f003 0301 	and.w	r3, r3, #1
 8005eee:	607b      	str	r3, [r7, #4]
 8005ef0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	200b      	movs	r0, #11
 8005ef8:	f007 fe77 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005efc:	200b      	movs	r0, #11
 8005efe:	f007 fe90 	bl	800dc22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8005f02:	2200      	movs	r2, #0
 8005f04:	2100      	movs	r1, #0
 8005f06:	200e      	movs	r0, #14
 8005f08:	f007 fe6f 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8005f0c:	200e      	movs	r0, #14
 8005f0e:	f007 fe88 	bl	800dc22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8005f12:	2200      	movs	r2, #0
 8005f14:	2100      	movs	r1, #0
 8005f16:	200f      	movs	r0, #15
 8005f18:	f007 fe67 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8005f1c:	200f      	movs	r0, #15
 8005f1e:	f007 fe80 	bl	800dc22 <HAL_NVIC_EnableIRQ>

}
 8005f22:	bf00      	nop
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	40021000 	.word	0x40021000

08005f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b08a      	sub	sp, #40	@ 0x28
 8005f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f36:	f107 0314 	add.w	r3, r7, #20
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	601a      	str	r2, [r3, #0]
 8005f3e:	605a      	str	r2, [r3, #4]
 8005f40:	609a      	str	r2, [r3, #8]
 8005f42:	60da      	str	r2, [r3, #12]
 8005f44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f46:	4b76      	ldr	r3, [pc, #472]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f4a:	4a75      	ldr	r2, [pc, #468]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f4c:	f043 0304 	orr.w	r3, r3, #4
 8005f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f52:	4b73      	ldr	r3, [pc, #460]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f56:	f003 0304 	and.w	r3, r3, #4
 8005f5a:	613b      	str	r3, [r7, #16]
 8005f5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005f5e:	4b70      	ldr	r3, [pc, #448]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f62:	4a6f      	ldr	r2, [pc, #444]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f6a:	4b6d      	ldr	r3, [pc, #436]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f76:	4b6a      	ldr	r3, [pc, #424]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f7a:	4a69      	ldr	r2, [pc, #420]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f7c:	f043 0301 	orr.w	r3, r3, #1
 8005f80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f82:	4b67      	ldr	r3, [pc, #412]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	60bb      	str	r3, [r7, #8]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f8e:	4b64      	ldr	r3, [pc, #400]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f92:	4a63      	ldr	r2, [pc, #396]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f94:	f043 0302 	orr.w	r3, r3, #2
 8005f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f9a:	4b61      	ldr	r3, [pc, #388]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	607b      	str	r3, [r7, #4]
 8005fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005fa6:	4b5e      	ldr	r3, [pc, #376]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005faa:	4a5d      	ldr	r2, [pc, #372]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005fac:	f043 0308 	orr.w	r3, r3, #8
 8005fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005fb2:	4b5b      	ldr	r3, [pc, #364]	@ (8006120 <MX_GPIO_Init+0x1f0>)
 8005fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fb6:	f003 0308 	and.w	r3, r3, #8
 8005fba:	603b      	str	r3, [r7, #0]
 8005fbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG_GPIO_Port, DBG_Pin, GPIO_PIN_RESET);
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	2108      	movs	r1, #8
 8005fc2:	4858      	ldr	r0, [pc, #352]	@ (8006124 <MX_GPIO_Init+0x1f4>)
 8005fc4:	f009 fb8c 	bl	800f6e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_nCS_GPIO_Port, FLASH_nCS_Pin, GPIO_PIN_SET);
 8005fc8:	2201      	movs	r2, #1
 8005fca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005fce:	4856      	ldr	r0, [pc, #344]	@ (8006128 <MX_GPIO_Init+0x1f8>)
 8005fd0:	f009 fb86 	bl	800f6e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLASH_nWP_Pin|FLASH_nRESET_Pin, GPIO_PIN_SET);
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	21c0      	movs	r1, #192	@ 0xc0
 8005fd8:	4852      	ldr	r0, [pc, #328]	@ (8006124 <MX_GPIO_Init+0x1f4>)
 8005fda:	f009 fb81 	bl	800f6e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LTE_POWER_ON_Pin|LTE_RESET_Pin|ACC_nCS_Pin, GPIO_PIN_RESET);
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8005fe4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005fe8:	f009 fb7a 	bl	800f6e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DTR_GPIO_Port, DTR_Pin, GPIO_PIN_RESET);
 8005fec:	2200      	movs	r2, #0
 8005fee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005ff2:	484d      	ldr	r0, [pc, #308]	@ (8006128 <MX_GPIO_Init+0x1f8>)
 8005ff4:	f009 fb74 	bl	800f6e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USR_BTN_Pin PC4 */
  GPIO_InitStruct.Pin = USR_BTN_Pin|GPIO_PIN_4;
 8005ff8:	f242 0310 	movw	r3, #8208	@ 0x2010
 8005ffc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005ffe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006004:	2300      	movs	r3, #0
 8006006:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006008:	f107 0314 	add.w	r3, r7, #20
 800600c:	4619      	mov	r1, r3
 800600e:	4845      	ldr	r0, [pc, #276]	@ (8006124 <MX_GPIO_Init+0x1f4>)
 8006010:	f009 f9a4 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG_Pin FLASH_nWP_Pin FLASH_nRESET_Pin */
  GPIO_InitStruct.Pin = DBG_Pin|FLASH_nWP_Pin|FLASH_nRESET_Pin;
 8006014:	23c8      	movs	r3, #200	@ 0xc8
 8006016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006018:	2301      	movs	r3, #1
 800601a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800601c:	2300      	movs	r3, #0
 800601e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006020:	2300      	movs	r3, #0
 8006022:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006024:	f107 0314 	add.w	r3, r7, #20
 8006028:	4619      	mov	r1, r3
 800602a:	483e      	ldr	r0, [pc, #248]	@ (8006124 <MX_GPIO_Init+0x1f4>)
 800602c:	f009 f996 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pin : LTE_STATUS_Pin */
  GPIO_InitStruct.Pin = LTE_STATUS_Pin;
 8006030:	2308      	movs	r3, #8
 8006032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006034:	2300      	movs	r3, #0
 8006036:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006038:	2300      	movs	r3, #0
 800603a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTE_STATUS_GPIO_Port, &GPIO_InitStruct);
 800603c:	f107 0314 	add.w	r3, r7, #20
 8006040:	4619      	mov	r1, r3
 8006042:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006046:	f009 f989 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_nCS_Pin DTR_Pin */
  GPIO_InitStruct.Pin = FLASH_nCS_Pin|DTR_Pin;
 800604a:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800604e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006050:	2301      	movs	r3, #1
 8006052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006054:	2300      	movs	r3, #0
 8006056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006058:	2300      	movs	r3, #0
 800605a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800605c:	f107 0314 	add.w	r3, r7, #20
 8006060:	4619      	mov	r1, r3
 8006062:	4831      	ldr	r0, [pc, #196]	@ (8006128 <MX_GPIO_Init+0x1f8>)
 8006064:	f009 f97a 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pins : LTE_POWER_ON_Pin LTE_RESET_Pin ACC_nCS_Pin */
  GPIO_InitStruct.Pin = LTE_POWER_ON_Pin|LTE_RESET_Pin|ACC_nCS_Pin;
 8006068:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 800606c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800606e:	2301      	movs	r3, #1
 8006070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006076:	2300      	movs	r3, #0
 8006078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800607a:	f107 0314 	add.w	r3, r7, #20
 800607e:	4619      	mov	r1, r3
 8006080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006084:	f009 f96a 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006088:	2304      	movs	r3, #4
 800608a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800608c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006092:	2300      	movs	r3, #0
 8006094:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006096:	f107 0314 	add.w	r3, r7, #20
 800609a:	4619      	mov	r1, r3
 800609c:	4823      	ldr	r0, [pc, #140]	@ (800612c <MX_GPIO_Init+0x1fc>)
 800609e:	f009 f95d 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCD_Pin */
  GPIO_InitStruct.Pin = DCD_Pin;
 80060a2:	2320      	movs	r3, #32
 80060a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060a6:	2300      	movs	r3, #0
 80060a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060aa:	2300      	movs	r3, #0
 80060ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DCD_GPIO_Port, &GPIO_InitStruct);
 80060ae:	f107 0314 	add.w	r3, r7, #20
 80060b2:	4619      	mov	r1, r3
 80060b4:	481c      	ldr	r0, [pc, #112]	@ (8006128 <MX_GPIO_Init+0x1f8>)
 80060b6:	f009 f951 	bl	800f35c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80060ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80060be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80060c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80060c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060ca:	f107 0314 	add.w	r3, r7, #20
 80060ce:	4619      	mov	r1, r3
 80060d0:	4815      	ldr	r0, [pc, #84]	@ (8006128 <MX_GPIO_Init+0x1f8>)
 80060d2:	f009 f943 	bl	800f35c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80060d6:	2200      	movs	r2, #0
 80060d8:	2100      	movs	r1, #0
 80060da:	2008      	movs	r0, #8
 80060dc:	f007 fd85 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80060e0:	2008      	movs	r0, #8
 80060e2:	f007 fd9e 	bl	800dc22 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 80060e6:	2200      	movs	r2, #0
 80060e8:	2101      	movs	r1, #1
 80060ea:	200a      	movs	r0, #10
 80060ec:	f007 fd7d 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80060f0:	200a      	movs	r0, #10
 80060f2:	f007 fd96 	bl	800dc22 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 80060f6:	2200      	movs	r2, #0
 80060f8:	2103      	movs	r1, #3
 80060fa:	2017      	movs	r0, #23
 80060fc:	f007 fd75 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006100:	2017      	movs	r0, #23
 8006102:	f007 fd8e 	bl	800dc22 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8006106:	2200      	movs	r2, #0
 8006108:	2102      	movs	r1, #2
 800610a:	2028      	movs	r0, #40	@ 0x28
 800610c:	f007 fd6d 	bl	800dbea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006110:	2028      	movs	r0, #40	@ 0x28
 8006112:	f007 fd86 	bl	800dc22 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8006116:	bf00      	nop
 8006118:	3728      	adds	r7, #40	@ 0x28
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	40021000 	.word	0x40021000
 8006124:	48000800 	.word	0x48000800
 8006128:	48000400 	.word	0x48000400
 800612c:	48000c00 	.word	0x48000c00

08006130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006134:	b672      	cpsid	i
}
 8006136:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1)
 8006138:	bf00      	nop
 800613a:	e7fd      	b.n	8006138 <Error_Handler+0x8>

0800613c <OTA_Init>:
#include "base64.h"


/*-----INIZIALIZZAZIONE OTA-----*/
int OTA_Init(void)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 8006142:	2300      	movs	r3, #0
 8006144:	71fb      	strb	r3, [r7, #7]

	if (sys.OTA_File_isOpen)
 8006146:	4b13      	ldr	r3, [pc, #76]	@ (8006194 <OTA_Init+0x58>)
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d002      	beq.n	800615a <OTA_Init+0x1e>
	{
		f_close(&sys.OTA_File);
 8006154:	4810      	ldr	r0, [pc, #64]	@ (8006198 <OTA_Init+0x5c>)
 8006156:	f005 f9c9 	bl	800b4ec <f_close>
	}

	sys.OTA_File_isOpen = 0;
 800615a:	4a0e      	ldr	r2, [pc, #56]	@ (8006194 <OTA_Init+0x58>)
 800615c:	7813      	ldrb	r3, [r2, #0]
 800615e:	f023 0301 	bic.w	r3, r3, #1
 8006162:	7013      	strb	r3, [r2, #0]

	fRes = f_open(&sys.OTA_File, OTA_FILE_NAME, FA_READ | FA_WRITE | FA_CREATE_ALWAYS);
 8006164:	220b      	movs	r2, #11
 8006166:	490d      	ldr	r1, [pc, #52]	@ (800619c <OTA_Init+0x60>)
 8006168:	480b      	ldr	r0, [pc, #44]	@ (8006198 <OTA_Init+0x5c>)
 800616a:	f004 fccb 	bl	800ab04 <f_open>
 800616e:	4603      	mov	r3, r0
 8006170:	71fb      	strb	r3, [r7, #7]

	if (fRes != FR_OK)
 8006172:	79fb      	ldrb	r3, [r7, #7]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <OTA_Init+0x42>
	{
		return -1;
 8006178:	f04f 33ff 	mov.w	r3, #4294967295
 800617c:	e005      	b.n	800618a <OTA_Init+0x4e>
	}

	sys.OTA_File_isOpen = 1;
 800617e:	4a05      	ldr	r2, [pc, #20]	@ (8006194 <OTA_Init+0x58>)
 8006180:	7813      	ldrb	r3, [r2, #0]
 8006182:	f043 0301 	orr.w	r3, r3, #1
 8006186:	7013      	strb	r3, [r2, #0]
	return 0;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	200005d8 	.word	0x200005d8
 8006198:	200005dc 	.word	0x200005dc
 800619c:	080190dc 	.word	0x080190dc

080061a0 <OTA_Receive>:

/*-----RICEZIONE FILE OTA-----*/
int OTA_Receive(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	f5ad 6da7 	sub.w	sp, sp, #1336	@ 0x538
 80061a6:	af00      	add	r7, sp, #0
    uint8_t rx_buffer[800];
    uint8_t len_buffer[5];  
    UINT bytes_written = 0;
 80061a8:	f507 63a7 	add.w	r3, r7, #1336	@ 0x538
 80061ac:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80061b0:	2200      	movs	r2, #0
 80061b2:	601a      	str	r2, [r3, #0]
    uint8_t bin_buffer[512];
    uint16_t Rx_Len = 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	f8a7 3534 	strh.w	r3, [r7, #1332]	@ 0x534
    uint16_t expected_len = 0;
 80061ba:	2300      	movs	r3, #0
 80061bc:	f8a7 3532 	strh.w	r3, [r7, #1330]	@ 0x532

    if (!sys.OTA_File_isOpen) 
 80061c0:	4b69      	ldr	r3, [pc, #420]	@ (8006368 <OTA_Receive+0x1c8>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d102      	bne.n	80061d4 <OTA_Receive+0x34>
    {
        return -1; 
 80061ce:	f04f 33ff 	mov.w	r3, #4294967295
 80061d2:	e0c3      	b.n	800635c <OTA_Receive+0x1bc>
    }

    while (1)
    {
        Rx_Len = SIM_Receive_OTA((char*)len_buffer, 10000);
 80061d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80061d8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80061dc:	4618      	mov	r0, r3
 80061de:	f7fc f899 	bl	8002314 <SIM_Receive_OTA>
 80061e2:	4603      	mov	r3, r0
 80061e4:	f8a7 3534 	strh.w	r3, [r7, #1332]	@ 0x534
        if (Rx_Len == 0)
 80061e8:	f8b7 3534 	ldrh.w	r3, [r7, #1332]	@ 0x534
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10a      	bne.n	8006206 <OTA_Receive+0x66>
        {
            f_close(&sys.OTA_File);
 80061f0:	485e      	ldr	r0, [pc, #376]	@ (800636c <OTA_Receive+0x1cc>)
 80061f2:	f005 f97b 	bl	800b4ec <f_close>
            sys.OTA_File_isOpen = 0;
 80061f6:	4a5c      	ldr	r2, [pc, #368]	@ (8006368 <OTA_Receive+0x1c8>)
 80061f8:	7813      	ldrb	r3, [r2, #0]
 80061fa:	f023 0301 	bic.w	r3, r3, #1
 80061fe:	7013      	strb	r3, [r2, #0]
            return -1;
 8006200:	f04f 33ff 	mov.w	r3, #4294967295
 8006204:	e0aa      	b.n	800635c <OTA_Receive+0x1bc>
        }
        
        len_buffer[4] = '\0';
 8006206:	f507 63a7 	add.w	r3, r7, #1336	@ 0x538
 800620a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800620e:	2200      	movs	r2, #0
 8006210:	711a      	strb	r2, [r3, #4]
        
        if(strncmp((char*)len_buffer, "EOF", 3) == 0)
 8006212:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8006216:	2203      	movs	r2, #3
 8006218:	4955      	ldr	r1, [pc, #340]	@ (8006370 <OTA_Receive+0x1d0>)
 800621a:	4618      	mov	r0, r3
 800621c:	f011 fc55 	bl	8017aca <strncmp>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 8090 	beq.w	8006348 <OTA_Receive+0x1a8>
        {
            break;
        }

        expected_len = atoi((char*)len_buffer);
 8006228:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800622c:	4618      	mov	r0, r3
 800622e:	f011 fb4d 	bl	80178cc <atoi>
 8006232:	4603      	mov	r3, r0
 8006234:	f8a7 3532 	strh.w	r3, [r7, #1330]	@ 0x532
        if (expected_len == 0 || expected_len > 512)
 8006238:	f8b7 3532 	ldrh.w	r3, [r7, #1330]	@ 0x532
 800623c:	2b00      	cmp	r3, #0
 800623e:	d004      	beq.n	800624a <OTA_Receive+0xaa>
 8006240:	f8b7 3532 	ldrh.w	r3, [r7, #1330]	@ 0x532
 8006244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006248:	d90a      	bls.n	8006260 <OTA_Receive+0xc0>
        {
            f_close(&sys.OTA_File);
 800624a:	4848      	ldr	r0, [pc, #288]	@ (800636c <OTA_Receive+0x1cc>)
 800624c:	f005 f94e 	bl	800b4ec <f_close>
            sys.OTA_File_isOpen = 0;
 8006250:	4a45      	ldr	r2, [pc, #276]	@ (8006368 <OTA_Receive+0x1c8>)
 8006252:	7813      	ldrb	r3, [r2, #0]
 8006254:	f023 0301 	bic.w	r3, r3, #1
 8006258:	7013      	strb	r3, [r2, #0]
            return -1;
 800625a:	f04f 33ff 	mov.w	r3, #4294967295
 800625e:	e07d      	b.n	800635c <OTA_Receive+0x1bc>
        }

        uint16_t expected_base64_len = ((expected_len + 2) / 3) * 4;
 8006260:	f8b7 3532 	ldrh.w	r3, [r7, #1330]	@ 0x532
 8006264:	3302      	adds	r3, #2
 8006266:	4a43      	ldr	r2, [pc, #268]	@ (8006374 <OTA_Receive+0x1d4>)
 8006268:	fb82 1203 	smull	r1, r2, r2, r3
 800626c:	17db      	asrs	r3, r3, #31
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	b29b      	uxth	r3, r3
 8006272:	009b      	lsls	r3, r3, #2
 8006274:	f8a7 3530 	strh.w	r3, [r7, #1328]	@ 0x530
        uint16_t total_received = 0;
 8006278:	2300      	movs	r3, #0
 800627a:	f8a7 3536 	strh.w	r3, [r7, #1334]	@ 0x536
        memset(rx_buffer, 0, sizeof(rx_buffer));
 800627e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8006282:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8006286:	2100      	movs	r1, #0
 8006288:	4618      	mov	r0, r3
 800628a:	f011 fc09 	bl	8017aa0 <memset>
        
        while (total_received < expected_base64_len)
 800628e:	e022      	b.n	80062d6 <OTA_Receive+0x136>
        {
            Rx_Len = SIM_Receive_OTA((char*)&rx_buffer[total_received], 10000);
 8006290:	f8b7 3536 	ldrh.w	r3, [r7, #1334]	@ 0x536
 8006294:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8006298:	4413      	add	r3, r2
 800629a:	f242 7110 	movw	r1, #10000	@ 0x2710
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fc f838 	bl	8002314 <SIM_Receive_OTA>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f8a7 3534 	strh.w	r3, [r7, #1332]	@ 0x534
            
            if (Rx_Len == 0)
 80062aa:	f8b7 3534 	ldrh.w	r3, [r7, #1332]	@ 0x534
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d10a      	bne.n	80062c8 <OTA_Receive+0x128>
            {
                f_close(&sys.OTA_File);
 80062b2:	482e      	ldr	r0, [pc, #184]	@ (800636c <OTA_Receive+0x1cc>)
 80062b4:	f005 f91a 	bl	800b4ec <f_close>
                sys.OTA_File_isOpen = 0;
 80062b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006368 <OTA_Receive+0x1c8>)
 80062ba:	7813      	ldrb	r3, [r2, #0]
 80062bc:	f023 0301 	bic.w	r3, r3, #1
 80062c0:	7013      	strb	r3, [r2, #0]
                return -1;
 80062c2:	f04f 33ff 	mov.w	r3, #4294967295
 80062c6:	e049      	b.n	800635c <OTA_Receive+0x1bc>
            }
            
            total_received += Rx_Len;
 80062c8:	f8b7 2536 	ldrh.w	r2, [r7, #1334]	@ 0x536
 80062cc:	f8b7 3534 	ldrh.w	r3, [r7, #1332]	@ 0x534
 80062d0:	4413      	add	r3, r2
 80062d2:	f8a7 3536 	strh.w	r3, [r7, #1334]	@ 0x536
        while (total_received < expected_base64_len)
 80062d6:	f8b7 2536 	ldrh.w	r2, [r7, #1334]	@ 0x536
 80062da:	f8b7 3530 	ldrh.w	r3, [r7, #1328]	@ 0x530
 80062de:	429a      	cmp	r2, r3
 80062e0:	d3d6      	bcc.n	8006290 <OTA_Receive+0xf0>
        }
        
        rx_buffer[expected_base64_len] = '\0';  // Termina stringa
 80062e2:	f8b7 3530 	ldrh.w	r3, [r7, #1328]	@ 0x530
 80062e6:	f507 62a7 	add.w	r2, r7, #1336	@ 0x538
 80062ea:	f5a2 724a 	sub.w	r2, r2, #808	@ 0x328
 80062ee:	2100      	movs	r1, #0
 80062f0:	54d1      	strb	r1, [r2, r3]
        
        Base64_Decode((char*)rx_buffer, bin_buffer, sizeof(bin_buffer));
 80062f2:	1d39      	adds	r1, r7, #4
 80062f4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80062f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062fc:	4618      	mov	r0, r3
 80062fe:	f7fc fc87 	bl	8002c10 <Base64_Decode>

        f_write(&sys.OTA_File, bin_buffer, expected_len, &bytes_written);
 8006302:	f8b7 2532 	ldrh.w	r2, [r7, #1330]	@ 0x532
 8006306:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800630a:	1d39      	adds	r1, r7, #4
 800630c:	4817      	ldr	r0, [pc, #92]	@ (800636c <OTA_Receive+0x1cc>)
 800630e:	f004 fee4 	bl	800b0da <f_write>
        if (bytes_written != expected_len)
 8006312:	f8b7 2532 	ldrh.w	r2, [r7, #1330]	@ 0x532
 8006316:	f507 63a7 	add.w	r3, r7, #1336	@ 0x538
 800631a:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	429a      	cmp	r2, r3
 8006322:	d00a      	beq.n	800633a <OTA_Receive+0x19a>
        {
            f_close(&sys.OTA_File);
 8006324:	4811      	ldr	r0, [pc, #68]	@ (800636c <OTA_Receive+0x1cc>)
 8006326:	f005 f8e1 	bl	800b4ec <f_close>
            sys.OTA_File_isOpen = 0;
 800632a:	4a0f      	ldr	r2, [pc, #60]	@ (8006368 <OTA_Receive+0x1c8>)
 800632c:	7813      	ldrb	r3, [r2, #0]
 800632e:	f023 0301 	bic.w	r3, r3, #1
 8006332:	7013      	strb	r3, [r2, #0]
            return -1;
 8006334:	f04f 33ff 	mov.w	r3, #4294967295
 8006338:	e010      	b.n	800635c <OTA_Receive+0x1bc>
        }
        
        f_sync(&sys.OTA_File);
 800633a:	480c      	ldr	r0, [pc, #48]	@ (800636c <OTA_Receive+0x1cc>)
 800633c:	f005 f856 	bl	800b3ec <f_sync>
        SIM_Send_TCP("R:ACK");
 8006340:	480d      	ldr	r0, [pc, #52]	@ (8006378 <OTA_Receive+0x1d8>)
 8006342:	f7fc fa1f 	bl	8002784 <SIM_Send_TCP>
    {
 8006346:	e745      	b.n	80061d4 <OTA_Receive+0x34>
            break;
 8006348:	bf00      	nop
    }

    f_close(&sys.OTA_File);
 800634a:	4808      	ldr	r0, [pc, #32]	@ (800636c <OTA_Receive+0x1cc>)
 800634c:	f005 f8ce 	bl	800b4ec <f_close>
    sys.OTA_File_isOpen = 0;
 8006350:	4a05      	ldr	r2, [pc, #20]	@ (8006368 <OTA_Receive+0x1c8>)
 8006352:	7813      	ldrb	r3, [r2, #0]
 8006354:	f023 0301 	bic.w	r3, r3, #1
 8006358:	7013      	strb	r3, [r2, #0]
    return 0;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	f507 67a7 	add.w	r7, r7, #1336	@ 0x538
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	200005d8 	.word	0x200005d8
 800636c:	200005dc 	.word	0x200005dc
 8006370:	080190ec 	.word	0x080190ec
 8006374:	55555556 	.word	0x55555556
 8006378:	080190f0 	.word	0x080190f0

0800637c <OTA_CRC_Check>:

int OTA_CRC_Check(void)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	f5ad 6d8d 	sub.w	sp, sp, #1128	@ 0x468
 8006382:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 8006384:	2300      	movs	r3, #0
 8006386:	f887 345b 	strb.w	r3, [r7, #1115]	@ 0x45b
	UINT read = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
	uint32_t ota_crc = 0;
 8006390:	2300      	movs	r3, #0
 8006392:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
	uint8_t rx_buffer[64];
	uint32_t calc_crc = 0;
 8006396:	2300      	movs	r3, #0
 8006398:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464

	SIM_Receive_Response((char*)rx_buffer, 5000);
 800639c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80063a0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7fb ff8b 	bl	80022c0 <SIM_Receive_Response>
	uint8_t crc_bin[4];
	size_t crc_len = Base64_Decode((char*)rx_buffer, crc_bin, sizeof(crc_bin));
 80063aa:	f207 4104 	addw	r1, r7, #1028	@ 0x404
 80063ae:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80063b2:	2204      	movs	r2, #4
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7fc fc2b 	bl	8002c10 <Base64_Decode>
 80063ba:	f8c7 0450 	str.w	r0, [r7, #1104]	@ 0x450
	if (crc_len == 4)
 80063be:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 80063c2:	2b04      	cmp	r3, #4
 80063c4:	d11c      	bne.n	8006400 <OTA_CRC_Check+0x84>
	{
		ota_crc = (crc_bin[0] << 24) | (crc_bin[1] << 16) | (crc_bin[2] << 8) | crc_bin[3];
 80063c6:	f897 3404 	ldrb.w	r3, [r7, #1028]	@ 0x404
 80063ca:	061a      	lsls	r2, r3, #24
 80063cc:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 80063d0:	041b      	lsls	r3, r3, #16
 80063d2:	431a      	orrs	r2, r3
 80063d4:	f897 3406 	ldrb.w	r3, [r7, #1030]	@ 0x406
 80063d8:	021b      	lsls	r3, r3, #8
 80063da:	4313      	orrs	r3, r2
 80063dc:	f897 2407 	ldrb.w	r2, [r7, #1031]	@ 0x407
 80063e0:	4313      	orrs	r3, r2
 80063e2:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
	else
	{
		return -1;
	}

	fRes = f_open(&sys.OTA_File, OTA_FILE_NAME, FA_READ);
 80063e6:	2201      	movs	r2, #1
 80063e8:	494b      	ldr	r1, [pc, #300]	@ (8006518 <OTA_CRC_Check+0x19c>)
 80063ea:	484c      	ldr	r0, [pc, #304]	@ (800651c <OTA_CRC_Check+0x1a0>)
 80063ec:	f004 fb8a 	bl	800ab04 <f_open>
 80063f0:	4603      	mov	r3, r0
 80063f2:	f887 345b 	strb.w	r3, [r7, #1115]	@ 0x45b
	if (fRes != FR_OK)
 80063f6:	f897 345b 	ldrb.w	r3, [r7, #1115]	@ 0x45b
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d006      	beq.n	800640c <OTA_CRC_Check+0x90>
 80063fe:	e002      	b.n	8006406 <OTA_CRC_Check+0x8a>
		return -1;
 8006400:	f04f 33ff 	mov.w	r3, #4294967295
 8006404:	e083      	b.n	800650e <OTA_CRC_Check+0x192>
	{
		return -1;
 8006406:	f04f 33ff 	mov.w	r3, #4294967295
 800640a:	e080      	b.n	800650e <OTA_CRC_Check+0x192>
	}
	sys.OTA_File_isOpen = 1;
 800640c:	4a44      	ldr	r2, [pc, #272]	@ (8006520 <OTA_CRC_Check+0x1a4>)
 800640e:	7813      	ldrb	r3, [r2, #0]
 8006410:	f043 0301 	orr.w	r3, r3, #1
 8006414:	7013      	strb	r3, [r2, #0]

	uint32_t size = f_size(&sys.OTA_File);
 8006416:	4b42      	ldr	r3, [pc, #264]	@ (8006520 <OTA_CRC_Check+0x1a4>)
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f8c7 3460 	str.w	r3, [r7, #1120]	@ 0x460

	__HAL_CRC_DR_RESET(HCRC);
 800641e:	4b41      	ldr	r3, [pc, #260]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689a      	ldr	r2, [r3, #8]
 8006424:	4b3f      	ldr	r3, [pc, #252]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0201 	orr.w	r2, r2, #1
 800642c:	609a      	str	r2, [r3, #8]
    HAL_CRCEx_Polynomial_Set(HCRC, 0x04c11db7, CRC_POLYLENGTH_32B);
 800642e:	2200      	movs	r2, #0
 8006430:	493d      	ldr	r1, [pc, #244]	@ (8006528 <OTA_CRC_Check+0x1ac>)
 8006432:	483c      	ldr	r0, [pc, #240]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 8006434:	f007 fd86 	bl	800df44 <HAL_CRCEx_Polynomial_Set>
    HAL_CRCEx_Input_Data_Reverse(HCRC, CRC_INPUTDATA_INVERSION_BYTE);
 8006438:	2120      	movs	r1, #32
 800643a:	483a      	ldr	r0, [pc, #232]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 800643c:	f007 fe10 	bl	800e060 <HAL_CRCEx_Input_Data_Reverse>
    HAL_CRCEx_Output_Data_Reverse(HCRC, CRC_OUTPUTDATA_INVERSION_ENABLE);
 8006440:	2180      	movs	r1, #128	@ 0x80
 8006442:	4838      	ldr	r0, [pc, #224]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 8006444:	f007 fe28 	bl	800e098 <HAL_CRCEx_Output_Data_Reverse>
    HCRC->Instance->INIT = 0xFFFFFFFF;
 8006448:	4b36      	ldr	r3, [pc, #216]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f04f 32ff 	mov.w	r2, #4294967295
 8006450:	611a      	str	r2, [r3, #16]
	__HAL_CRC_DR_RESET(HCRC);
 8006452:	4b34      	ldr	r3, [pc, #208]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	4b32      	ldr	r3, [pc, #200]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f042 0201 	orr.w	r2, r2, #1
 8006460:	609a      	str	r2, [r3, #8]

	while (size > 0)
 8006462:	e03e      	b.n	80064e2 <OTA_CRC_Check+0x166>
	{
		uint8_t buffer[1024];
		UINT to_read = (size > sizeof(buffer)) ? sizeof(buffer) : size;
 8006464:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 8006468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800646c:	bf28      	it	cs
 800646e:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8006472:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
		if (f_read(&sys.OTA_File, buffer, to_read, &read) != FR_OK || read == 0)
 8006476:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800647a:	1d39      	adds	r1, r7, #4
 800647c:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8006480:	4826      	ldr	r0, [pc, #152]	@ (800651c <OTA_CRC_Check+0x1a0>)
 8006482:	f004 fcd7 	bl	800ae34 <f_read>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d103      	bne.n	8006494 <OTA_CRC_Check+0x118>
 800648c:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8006490:	2b00      	cmp	r3, #0
 8006492:	d105      	bne.n	80064a0 <OTA_CRC_Check+0x124>
		{
			f_close(&sys.OTA_File);
 8006494:	4821      	ldr	r0, [pc, #132]	@ (800651c <OTA_CRC_Check+0x1a0>)
 8006496:	f005 f829 	bl	800b4ec <f_close>
			return -1;
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	e036      	b.n	800650e <OTA_CRC_Check+0x192>
		}
		for (UINT i = 0; i < read; i++)
 80064a0:	2300      	movs	r3, #0
 80064a2:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 80064a6:	e00f      	b.n	80064c8 <OTA_CRC_Check+0x14c>
        {
            calc_crc = HAL_CRC_Accumulate(HCRC, (uint32_t*)&buffer[i], 1);
 80064a8:	1d3a      	adds	r2, r7, #4
 80064aa:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 80064ae:	4413      	add	r3, r2
 80064b0:	2201      	movs	r2, #1
 80064b2:	4619      	mov	r1, r3
 80064b4:	481b      	ldr	r0, [pc, #108]	@ (8006524 <OTA_CRC_Check+0x1a8>)
 80064b6:	f007 fc37 	bl	800dd28 <HAL_CRC_Accumulate>
 80064ba:	f8c7 0464 	str.w	r0, [r7, #1124]	@ 0x464
		for (UINT i = 0; i < read; i++)
 80064be:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 80064c2:	3301      	adds	r3, #1
 80064c4:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 80064c8:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80064cc:	f8d7 245c 	ldr.w	r2, [r7, #1116]	@ 0x45c
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d3e9      	bcc.n	80064a8 <OTA_CRC_Check+0x12c>
        }
		size -= read;
 80064d4:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80064d8:	f8d7 2460 	ldr.w	r2, [r7, #1120]	@ 0x460
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	f8c7 3460 	str.w	r3, [r7, #1120]	@ 0x460
	while (size > 0)
 80064e2:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1bc      	bne.n	8006464 <OTA_CRC_Check+0xe8>
	}

	f_close(&sys.OTA_File);
 80064ea:	480c      	ldr	r0, [pc, #48]	@ (800651c <OTA_CRC_Check+0x1a0>)
 80064ec:	f004 fffe 	bl	800b4ec <f_close>
	sys.OTA_File_isOpen = 0;
 80064f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006520 <OTA_CRC_Check+0x1a4>)
 80064f2:	7813      	ldrb	r3, [r2, #0]
 80064f4:	f023 0301 	bic.w	r3, r3, #1
 80064f8:	7013      	strb	r3, [r2, #0]

	if (calc_crc != ota_crc)
 80064fa:	f8d7 2464 	ldr.w	r2, [r7, #1124]	@ 0x464
 80064fe:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8006502:	429a      	cmp	r2, r3
 8006504:	d002      	beq.n	800650c <OTA_CRC_Check+0x190>
	{
		return -1; // CRC non corrisponde
 8006506:	f04f 33ff 	mov.w	r3, #4294967295
 800650a:	e000      	b.n	800650e <OTA_CRC_Check+0x192>
	}
	
	return 0; // CRC OK
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	f507 678d 	add.w	r7, r7, #1128	@ 0x468
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	080190dc 	.word	0x080190dc
 800651c:	200005dc 	.word	0x200005dc
 8006520:	200005d8 	.word	0x200005d8
 8006524:	2000015c 	.word	0x2000015c
 8006528:	04c11db7 	.word	0x04c11db7

0800652c <OTA_Apply>:


/*-----APPLICAZIONE UPDATE-----*/
int OTA_Apply(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b098      	sub	sp, #96	@ 0x60
 8006530:	af00      	add	r7, sp, #0
	FRESULT fRes = 0;
 8006532:	2300      	movs	r3, #0
 8006534:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	int32_t result = 0;
 8006538:	2300      	movs	r3, #0
 800653a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint8_t ota_bank = 0;
 800653c:	2300      	movs	r3, #0
 800653e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
	uint32_t faddr = 0;
 8006542:	2300      	movs	r3, #0
 8006544:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t size = 0;
 8006546:	2300      	movs	r3, #0
 8006548:	65bb      	str	r3, [r7, #88]	@ 0x58
	uint64_t pword = 0;
 800654a:	f04f 0200 	mov.w	r2, #0
 800654e:	f04f 0300 	mov.w	r3, #0
 8006552:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	uint32_t faddr_off = 0;
 8006556:	2300      	movs	r3, #0
 8006558:	657b      	str	r3, [r7, #84]	@ 0x54
	UINT read = 0;
 800655a:	2300      	movs	r3, #0
 800655c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t PageError = 0;
 800655e:	2300      	movs	r3, #0
 8006560:	63bb      	str	r3, [r7, #56]	@ 0x38
	FLASH_EraseInitTypeDef erase_cfg = {0};
 8006562:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006566:	2200      	movs	r2, #0
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	605a      	str	r2, [r3, #4]
 800656c:	609a      	str	r2, [r3, #8]
 800656e:	60da      	str	r2, [r3, #12]

	const uint32_t BANKSIZE = FLASH_SIZE >> 1;
 8006570:	4b68      	ldr	r3, [pc, #416]	@ (8006714 <OTA_Apply+0x1e8>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	b29b      	uxth	r3, r3
 8006576:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800657a:	4293      	cmp	r3, r2
 800657c:	d006      	beq.n	800658c <OTA_Apply+0x60>
 800657e:	4b65      	ldr	r3, [pc, #404]	@ (8006714 <OTA_Apply+0x1e8>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	029b      	lsls	r3, r3, #10
 8006584:	085a      	lsrs	r2, r3, #1
 8006586:	4b64      	ldr	r3, [pc, #400]	@ (8006718 <OTA_Apply+0x1ec>)
 8006588:	4013      	ands	r3, r2
 800658a:	e001      	b.n	8006590 <OTA_Apply+0x64>
 800658c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006590:	64bb      	str	r3, [r7, #72]	@ 0x48

	FLASH_OBProgramInitTypeDef ob = {0};
 8006592:	463b      	mov	r3, r7
 8006594:	2228      	movs	r2, #40	@ 0x28
 8006596:	2100      	movs	r1, #0
 8006598:	4618      	mov	r0, r3
 800659a:	f011 fa81 	bl	8017aa0 <memset>

	HAL_FLASHEx_OBGetConfig(&ob);
 800659e:	463b      	mov	r3, r7
 80065a0:	4618      	mov	r0, r3
 80065a2:	f008 faaf 	bl	800eb04 <HAL_FLASHEx_OBGetConfig>

	if ((ob.USERConfig & FLASH_OPTR_DUALBANK) == 0)
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d102      	bne.n	80065b6 <OTA_Apply+0x8a>
	{
		return -1;
 80065b0:	f04f 33ff 	mov.w	r3, #4294967295
 80065b4:	e0aa      	b.n	800670c <OTA_Apply+0x1e0>
	}

	ota_bank = (ob.USERConfig & FLASH_OPTR_BFB2) ? FLASH_BANK_1 : FLASH_BANK_2;
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d001      	beq.n	80065c4 <OTA_Apply+0x98>
 80065c0:	2301      	movs	r3, #1
 80065c2:	e000      	b.n	80065c6 <OTA_Apply+0x9a>
 80065c4:	2302      	movs	r3, #2
 80065c6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

	// L'indirizzo deve essere sempre quello del banco 2 (se fa il boot da BANK2 il BANK1 viene rimappato)
	faddr = FLASH_BASE + BANKSIZE;
 80065ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065cc:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80065d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_FLASH_Unlock() != HAL_OK)
 80065d2:	f008 f86b 	bl	800e6ac <HAL_FLASH_Unlock>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d002      	beq.n	80065e2 <OTA_Apply+0xb6>
	{
		return -1;
 80065dc:	f04f 33ff 	mov.w	r3, #4294967295
 80065e0:	e094      	b.n	800670c <OTA_Apply+0x1e0>
	}

	f_close(&sys.OTA_File);
 80065e2:	484e      	ldr	r0, [pc, #312]	@ (800671c <OTA_Apply+0x1f0>)
 80065e4:	f004 ff82 	bl	800b4ec <f_close>
	fRes = f_open(&sys.OTA_File, OTA_FILE_NAME, FA_READ);
 80065e8:	2201      	movs	r2, #1
 80065ea:	494d      	ldr	r1, [pc, #308]	@ (8006720 <OTA_Apply+0x1f4>)
 80065ec:	484b      	ldr	r0, [pc, #300]	@ (800671c <OTA_Apply+0x1f0>)
 80065ee:	f004 fa89 	bl	800ab04 <f_open>
 80065f2:	4603      	mov	r3, r0
 80065f4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if (fRes != FR_OK)
 80065f8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d003      	beq.n	8006608 <OTA_Apply+0xdc>
	{
		result = -1;
 8006600:	f04f 33ff 	mov.w	r3, #4294967295
 8006604:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 8006606:	e07b      	b.n	8006700 <OTA_Apply+0x1d4>
	}

	if ((size = f_size(&sys.OTA_File)) > BANKSIZE)
 8006608:	4b46      	ldr	r3, [pc, #280]	@ (8006724 <OTA_Apply+0x1f8>)
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800660e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006610:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006612:	429a      	cmp	r2, r3
 8006614:	d903      	bls.n	800661e <OTA_Apply+0xf2>
	{
		result = -1;
 8006616:	f04f 33ff 	mov.w	r3, #4294967295
 800661a:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 800661c:	e070      	b.n	8006700 <OTA_Apply+0x1d4>
	}

	erase_cfg.TypeErase = FLASH_TYPEERASE_MASSERASE;
 800661e:	2301      	movs	r3, #1
 8006620:	62bb      	str	r3, [r7, #40]	@ 0x28
	erase_cfg.Banks = ota_bank;
 8006622:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8006626:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_FLASHEx_Erase(&erase_cfg, &PageError) != HAL_OK)
 8006628:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800662c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006630:	4611      	mov	r1, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f008 f95c 	bl	800e8f0 <HAL_FLASHEx_Erase>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d026      	beq.n	800668c <OTA_Apply+0x160>
	{
		result = -1;
 800663e:	f04f 33ff 	mov.w	r3, #4294967295
 8006642:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 8006644:	e05c      	b.n	8006700 <OTA_Apply+0x1d4>
	}

	while (size > 0)
	{
		pword = 0;
 8006646:	f04f 0200 	mov.w	r2, #0
 800664a:	f04f 0300 	mov.w	r3, #0
 800664e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		if (f_read(&sys.OTA_File, (uint8_t *)&pword, sizeof(pword), &read) < 0)
 8006652:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006656:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800665a:	2208      	movs	r2, #8
 800665c:	482f      	ldr	r0, [pc, #188]	@ (800671c <OTA_Apply+0x1f0>)
 800665e:	f004 fbe9 	bl	800ae34 <f_read>
			break;
		if (read == 0)
 8006662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006664:	2b00      	cmp	r3, #0
 8006666:	d015      	beq.n	8006694 <OTA_Apply+0x168>
			break;
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, faddr + faddr_off, pword) != HAL_OK)
 8006668:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800666a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800666c:	18d1      	adds	r1, r2, r3
 800666e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006672:	2000      	movs	r0, #0
 8006674:	f007 ffae 	bl	800e5d4 <HAL_FLASH_Program>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10c      	bne.n	8006698 <OTA_Apply+0x16c>
			break;
		faddr_off += sizeof(pword);
 800667e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006680:	3308      	adds	r3, #8
 8006682:	657b      	str	r3, [r7, #84]	@ 0x54
		size -= read;
 8006684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006686:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	65bb      	str	r3, [r7, #88]	@ 0x58
	while (size > 0)
 800668c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1d9      	bne.n	8006646 <OTA_Apply+0x11a>
 8006692:	e002      	b.n	800669a <OTA_Apply+0x16e>
			break;
 8006694:	bf00      	nop
 8006696:	e000      	b.n	800669a <OTA_Apply+0x16e>
			break;
 8006698:	bf00      	nop
	}

	if (size > 0)
 800669a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <OTA_Apply+0x17c>
	{
		result = -1;
 80066a0:	f04f 33ff 	mov.w	r3, #4294967295
 80066a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 80066a6:	e02b      	b.n	8006700 <OTA_Apply+0x1d4>
	}

	HAL_FLASH_Lock();
 80066a8:	f008 f822 	bl	800e6f0 <HAL_FLASH_Lock>

	HAL_FLASHEx_OBGetConfig(&ob);
 80066ac:	463b      	mov	r3, r7
 80066ae:	4618      	mov	r0, r3
 80066b0:	f008 fa28 	bl	800eb04 <HAL_FLASHEx_OBGetConfig>
	HAL_FLASH_Unlock();
 80066b4:	f007 fffa 	bl	800e6ac <HAL_FLASH_Unlock>
	HAL_FLASH_OB_Unlock();
 80066b8:	f008 f82a 	bl	800e710 <HAL_FLASH_OB_Unlock>

	ob.OptionType = OPTIONBYTE_USER;
 80066bc:	2304      	movs	r3, #4
 80066be:	603b      	str	r3, [r7, #0]
	ob.USERType = OB_USER_BFB2;
 80066c0:	2380      	movs	r3, #128	@ 0x80
 80066c2:	617b      	str	r3, [r7, #20]
	ob.USERConfig = (ota_bank == FLASH_BANK_2) ? FLASH_OPTR_BFB2 : 0;
 80066c4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d102      	bne.n	80066d2 <OTA_Apply+0x1a6>
 80066cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80066d0:	e000      	b.n	80066d4 <OTA_Apply+0x1a8>
 80066d2:	2300      	movs	r3, #0
 80066d4:	61bb      	str	r3, [r7, #24]

	if (HAL_FLASHEx_OBProgram(&ob) != HAL_OK)
 80066d6:	463b      	mov	r3, r7
 80066d8:	4618      	mov	r0, r3
 80066da:	f008 f9a5 	bl	800ea28 <HAL_FLASHEx_OBProgram>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d007      	beq.n	80066f4 <OTA_Apply+0x1c8>
	{
		HAL_FLASH_OB_Lock();
 80066e4:	f008 f830 	bl	800e748 <HAL_FLASH_OB_Lock>
		HAL_FLASH_Lock();
 80066e8:	f008 f802 	bl	800e6f0 <HAL_FLASH_Lock>
		result = -1;
 80066ec:	f04f 33ff 	mov.w	r3, #4294967295
 80066f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
		goto DONE;
 80066f2:	e005      	b.n	8006700 <OTA_Apply+0x1d4>
	}

	HAL_FLASH_OB_Launch();
 80066f4:	f008 f838 	bl	800e768 <HAL_FLASH_OB_Launch>
	HAL_FLASH_OB_Lock();
 80066f8:	f008 f826 	bl	800e748 <HAL_FLASH_OB_Lock>
	HAL_FLASH_Lock();
 80066fc:	f007 fff8 	bl	800e6f0 <HAL_FLASH_Lock>

	DONE:

	f_close(&sys.OTA_File);
 8006700:	4806      	ldr	r0, [pc, #24]	@ (800671c <OTA_Apply+0x1f0>)
 8006702:	f004 fef3 	bl	800b4ec <f_close>

	HAL_FLASH_Lock();
 8006706:	f007 fff3 	bl	800e6f0 <HAL_FLASH_Lock>

	return result;
 800670a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800670c:	4618      	mov	r0, r3
 800670e:	3760      	adds	r7, #96	@ 0x60
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}
 8006714:	1fff75e0 	.word	0x1fff75e0
 8006718:	01fffe00 	.word	0x01fffe00
 800671c:	200005dc 	.word	0x200005dc
 8006720:	080190dc 	.word	0x080190dc
 8006724:	200005d8 	.word	0x200005d8

08006728 <Save_Data>:
#include "init.h"


/*-----ACQUISIZIONE MISURE E LOG DEI DATI-----*/
void Save_Data(void)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b08c      	sub	sp, #48	@ 0x30
 800672c:	af00      	add	r7, sp, #0
	if(flags.ADC_Half_Buffer)
 800672e:	4b6d      	ldr	r3, [pc, #436]	@ (80068e4 <Save_Data+0x1bc>)
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	b2db      	uxtb	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d032      	beq.n	80067a2 <Save_Data+0x7a>
	{
		memcpy(Saving_Buffer + Address_Offset, &Pressure[0], PRESS_HALF_LEN);
 800673c:	4b6a      	ldr	r3, [pc, #424]	@ (80068e8 <Save_Data+0x1c0>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	4b6a      	ldr	r3, [pc, #424]	@ (80068ec <Save_Data+0x1c4>)
 8006744:	4413      	add	r3, r2
 8006746:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800674a:	4969      	ldr	r1, [pc, #420]	@ (80068f0 <Save_Data+0x1c8>)
 800674c:	4618      	mov	r0, r3
 800674e:	f011 fa2b 	bl	8017ba8 <memcpy>
		Last_Pressure = 0;
 8006752:	4b68      	ldr	r3, [pc, #416]	@ (80068f4 <Save_Data+0x1cc>)
 8006754:	2200      	movs	r2, #0
 8006756:	801a      	strh	r2, [r3, #0]
		for(int i = 0; i < PRESS_HALF_SAMPLES; i++)
 8006758:	2300      	movs	r3, #0
 800675a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800675c:	e00c      	b.n	8006778 <Save_Data+0x50>
		{
			Last_Pressure += Pressure[i];
 800675e:	4a64      	ldr	r2, [pc, #400]	@ (80068f0 <Save_Data+0x1c8>)
 8006760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006762:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8006766:	4b63      	ldr	r3, [pc, #396]	@ (80068f4 <Save_Data+0x1cc>)
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	4413      	add	r3, r2
 800676c:	b29a      	uxth	r2, r3
 800676e:	4b61      	ldr	r3, [pc, #388]	@ (80068f4 <Save_Data+0x1cc>)
 8006770:	801a      	strh	r2, [r3, #0]
		for(int i = 0; i < PRESS_HALF_SAMPLES; i++)
 8006772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006774:	3301      	adds	r3, #1
 8006776:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800677a:	2bc7      	cmp	r3, #199	@ 0xc7
 800677c:	ddef      	ble.n	800675e <Save_Data+0x36>
		}
		Last_Pressure = (uint16_t)(Last_Pressure / PRESS_HALF_SAMPLES);
 800677e:	4b5d      	ldr	r3, [pc, #372]	@ (80068f4 <Save_Data+0x1cc>)
 8006780:	881b      	ldrh	r3, [r3, #0]
 8006782:	4a5d      	ldr	r2, [pc, #372]	@ (80068f8 <Save_Data+0x1d0>)
 8006784:	fba2 2303 	umull	r2, r3, r2, r3
 8006788:	099b      	lsrs	r3, r3, #6
 800678a:	b29a      	uxth	r2, r3
 800678c:	4b59      	ldr	r3, [pc, #356]	@ (80068f4 <Save_Data+0x1cc>)
 800678e:	801a      	strh	r2, [r3, #0]
		Warning_Detection(&Pressure[0]);
 8006790:	4857      	ldr	r0, [pc, #348]	@ (80068f0 <Save_Data+0x1c8>)
 8006792:	f000 fb4f 	bl	8006e34 <Warning_Detection>
		flags.ADC_Half_Buffer = 0;
 8006796:	4a53      	ldr	r2, [pc, #332]	@ (80068e4 <Save_Data+0x1bc>)
 8006798:	7813      	ldrb	r3, [r2, #0]
 800679a:	f023 0302 	bic.w	r3, r3, #2
 800679e:	7013      	strb	r3, [r2, #0]
 80067a0:	e039      	b.n	8006816 <Save_Data+0xee>
	}
	else if(flags.ADC_Full_Buffer)
 80067a2:	4b50      	ldr	r3, [pc, #320]	@ (80068e4 <Save_Data+0x1bc>)
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	f003 0304 	and.w	r3, r3, #4
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d032      	beq.n	8006816 <Save_Data+0xee>
	{
		memcpy(Saving_Buffer + Address_Offset, &Pressure[PRESS_HALF_SAMPLES], PRESS_HALF_LEN);
 80067b0:	4b4d      	ldr	r3, [pc, #308]	@ (80068e8 <Save_Data+0x1c0>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	4b4d      	ldr	r3, [pc, #308]	@ (80068ec <Save_Data+0x1c4>)
 80067b8:	4413      	add	r3, r2
 80067ba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80067be:	494f      	ldr	r1, [pc, #316]	@ (80068fc <Save_Data+0x1d4>)
 80067c0:	4618      	mov	r0, r3
 80067c2:	f011 f9f1 	bl	8017ba8 <memcpy>
		Last_Pressure = 0;
 80067c6:	4b4b      	ldr	r3, [pc, #300]	@ (80068f4 <Save_Data+0x1cc>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	801a      	strh	r2, [r3, #0]
		for(int i = PRESS_HALF_SAMPLES; i < PRESS_FULL_SAMPLES; i++)
 80067cc:	23c8      	movs	r3, #200	@ 0xc8
 80067ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067d0:	e00c      	b.n	80067ec <Save_Data+0xc4>
		{
			Last_Pressure += Pressure[i];
 80067d2:	4a47      	ldr	r2, [pc, #284]	@ (80068f0 <Save_Data+0x1c8>)
 80067d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80067da:	4b46      	ldr	r3, [pc, #280]	@ (80068f4 <Save_Data+0x1cc>)
 80067dc:	881b      	ldrh	r3, [r3, #0]
 80067de:	4413      	add	r3, r2
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	4b44      	ldr	r3, [pc, #272]	@ (80068f4 <Save_Data+0x1cc>)
 80067e4:	801a      	strh	r2, [r3, #0]
		for(int i = PRESS_HALF_SAMPLES; i < PRESS_FULL_SAMPLES; i++)
 80067e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e8:	3301      	adds	r3, #1
 80067ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ee:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80067f2:	dbee      	blt.n	80067d2 <Save_Data+0xaa>
		}
		Last_Pressure = (uint16_t)(Last_Pressure / PRESS_HALF_SAMPLES);
 80067f4:	4b3f      	ldr	r3, [pc, #252]	@ (80068f4 <Save_Data+0x1cc>)
 80067f6:	881b      	ldrh	r3, [r3, #0]
 80067f8:	4a3f      	ldr	r2, [pc, #252]	@ (80068f8 <Save_Data+0x1d0>)
 80067fa:	fba2 2303 	umull	r2, r3, r2, r3
 80067fe:	099b      	lsrs	r3, r3, #6
 8006800:	b29a      	uxth	r2, r3
 8006802:	4b3c      	ldr	r3, [pc, #240]	@ (80068f4 <Save_Data+0x1cc>)
 8006804:	801a      	strh	r2, [r3, #0]
		Warning_Detection(&Pressure[PRESS_HALF_SAMPLES]);
 8006806:	483d      	ldr	r0, [pc, #244]	@ (80068fc <Save_Data+0x1d4>)
 8006808:	f000 fb14 	bl	8006e34 <Warning_Detection>
		flags.ADC_Full_Buffer = 0;
 800680c:	4a35      	ldr	r2, [pc, #212]	@ (80068e4 <Save_Data+0x1bc>)
 800680e:	7813      	ldrb	r3, [r2, #0]
 8006810:	f023 0304 	bic.w	r3, r3, #4
 8006814:	7013      	strb	r3, [r2, #0]
	}
	flags.ADC_Complete = 0;
 8006816:	4a33      	ldr	r2, [pc, #204]	@ (80068e4 <Save_Data+0x1bc>)
 8006818:	7813      	ldrb	r3, [r2, #0]
 800681a:	f023 0301 	bic.w	r3, r3, #1
 800681e:	7013      	strb	r3, [r2, #0]
	Address_Offset += PRESS_HALF_LEN;
 8006820:	4b31      	ldr	r3, [pc, #196]	@ (80068e8 <Save_Data+0x1c0>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8006828:	4a2f      	ldr	r2, [pc, #188]	@ (80068e8 <Save_Data+0x1c0>)
 800682a:	6013      	str	r3, [r2, #0]

	memcpy(Saving_Buffer + Address_Offset, Volume_Period, MAX_VOLUME_LEN);
 800682c:	4b2e      	ldr	r3, [pc, #184]	@ (80068e8 <Save_Data+0x1c0>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	461a      	mov	r2, r3
 8006832:	4b2e      	ldr	r3, [pc, #184]	@ (80068ec <Save_Data+0x1c4>)
 8006834:	4413      	add	r3, r2
 8006836:	2228      	movs	r2, #40	@ 0x28
 8006838:	4931      	ldr	r1, [pc, #196]	@ (8006900 <Save_Data+0x1d8>)
 800683a:	4618      	mov	r0, r3
 800683c:	f011 f9b4 	bl	8017ba8 <memcpy>
	uint8_t current_period_cnt = Period_cnt;
 8006840:	4b30      	ldr	r3, [pc, #192]	@ (8006904 <Save_Data+0x1dc>)
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	74fb      	strb	r3, [r7, #19]
	Last_Volume = 0;
 8006846:	4b30      	ldr	r3, [pc, #192]	@ (8006908 <Save_Data+0x1e0>)
 8006848:	2200      	movs	r2, #0
 800684a:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < current_period_cnt; i++)
 800684c:	2300      	movs	r3, #0
 800684e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006850:	e00b      	b.n	800686a <Save_Data+0x142>
	{
		Last_Volume += Volume_Period[i];
 8006852:	4a2b      	ldr	r2, [pc, #172]	@ (8006900 <Save_Data+0x1d8>)
 8006854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006856:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800685a:	4b2b      	ldr	r3, [pc, #172]	@ (8006908 <Save_Data+0x1e0>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4413      	add	r3, r2
 8006860:	4a29      	ldr	r2, [pc, #164]	@ (8006908 <Save_Data+0x1e0>)
 8006862:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < current_period_cnt; i++)
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	3301      	adds	r3, #1
 8006868:	627b      	str	r3, [r7, #36]	@ 0x24
 800686a:	7cfb      	ldrb	r3, [r7, #19]
 800686c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800686e:	429a      	cmp	r2, r3
 8006870:	dbef      	blt.n	8006852 <Save_Data+0x12a>
	}
	if(current_period_cnt != 0)
 8006872:	7cfb      	ldrb	r3, [r7, #19]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d006      	beq.n	8006886 <Save_Data+0x15e>
	{
		Last_Volume = (uint32_t)(Last_Volume / current_period_cnt);
 8006878:	4b23      	ldr	r3, [pc, #140]	@ (8006908 <Save_Data+0x1e0>)
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	7cfb      	ldrb	r3, [r7, #19]
 800687e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006882:	4a21      	ldr	r2, [pc, #132]	@ (8006908 <Save_Data+0x1e0>)
 8006884:	6013      	str	r3, [r2, #0]
	}
	memset(Volume_Period, 0, sizeof(Volume_Period));
 8006886:	2228      	movs	r2, #40	@ 0x28
 8006888:	2100      	movs	r1, #0
 800688a:	481d      	ldr	r0, [pc, #116]	@ (8006900 <Save_Data+0x1d8>)
 800688c:	f011 f908 	bl	8017aa0 <memset>
	Period_cnt = 0;
 8006890:	4b1c      	ldr	r3, [pc, #112]	@ (8006904 <Save_Data+0x1dc>)
 8006892:	2200      	movs	r2, #0
 8006894:	701a      	strb	r2, [r3, #0]
	Address_Offset += MAX_VOLUME_LEN;
 8006896:	4b14      	ldr	r3, [pc, #80]	@ (80068e8 <Save_Data+0x1c0>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	3328      	adds	r3, #40	@ 0x28
 800689c:	4a12      	ldr	r2, [pc, #72]	@ (80068e8 <Save_Data+0x1c0>)
 800689e:	6013      	str	r3, [r2, #0]

	if(sys.ACC_Present)
 80068a0:	4b1a      	ldr	r3, [pc, #104]	@ (800690c <Save_Data+0x1e4>)
 80068a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068a6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 8083 	beq.w	80069bc <Save_Data+0x294>
	{
		memcpy(Saving_Buffer + Address_Offset, Acceleration, ACCELERATION_LEN);
 80068b6:	4b0c      	ldr	r3, [pc, #48]	@ (80068e8 <Save_Data+0x1c0>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	4b0b      	ldr	r3, [pc, #44]	@ (80068ec <Save_Data+0x1c4>)
 80068be:	4413      	add	r3, r2
 80068c0:	4a13      	ldr	r2, [pc, #76]	@ (8006910 <Save_Data+0x1e8>)
 80068c2:	4618      	mov	r0, r3
 80068c4:	4611      	mov	r1, r2
 80068c6:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 80068ca:	461a      	mov	r2, r3
 80068cc:	f011 f96c 	bl	8017ba8 <memcpy>
		int32_t temp_x = 0;
 80068d0:	2300      	movs	r3, #0
 80068d2:	623b      	str	r3, [r7, #32]
		int32_t temp_y = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61fb      	str	r3, [r7, #28]
		int32_t temp_z = 0;
 80068d8:	2300      	movs	r3, #0
 80068da:	61bb      	str	r3, [r7, #24]
		for(int i = 0; i < ACCELERATION_LEN; i += 7)
 80068dc:	2300      	movs	r3, #0
 80068de:	617b      	str	r3, [r7, #20]
 80068e0:	e045      	b.n	800696e <Save_Data+0x246>
 80068e2:	bf00      	nop
 80068e4:	20001790 	.word	0x20001790
 80068e8:	20004974 	.word	0x20004974
 80068ec:	20004244 	.word	0x20004244
 80068f0:	2000390c 	.word	0x2000390c
 80068f4:	200041cc 	.word	0x200041cc
 80068f8:	51eb851f 	.word	0x51eb851f
 80068fc:	20003a9c 	.word	0x20003a9c
 8006900:	20003c2c 	.word	0x20003c2c
 8006904:	20003908 	.word	0x20003908
 8006908:	200041d0 	.word	0x200041d0
 800690c:	200005d8 	.word	0x200005d8
 8006910:	20003c54 	.word	0x20003c54
		{
			temp_x += Acceleration[i+1] | (Acceleration[i+2] << 8); 
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	3301      	adds	r3, #1
 8006918:	4a71      	ldr	r2, [pc, #452]	@ (8006ae0 <Save_Data+0x3b8>)
 800691a:	5cd3      	ldrb	r3, [r2, r3]
 800691c:	4619      	mov	r1, r3
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	3302      	adds	r3, #2
 8006922:	4a6f      	ldr	r2, [pc, #444]	@ (8006ae0 <Save_Data+0x3b8>)
 8006924:	5cd3      	ldrb	r3, [r2, r3]
 8006926:	021b      	lsls	r3, r3, #8
 8006928:	430b      	orrs	r3, r1
 800692a:	6a3a      	ldr	r2, [r7, #32]
 800692c:	4413      	add	r3, r2
 800692e:	623b      	str	r3, [r7, #32]
			temp_y += Acceleration[i+3] | (Acceleration[i+4] << 8);
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	3303      	adds	r3, #3
 8006934:	4a6a      	ldr	r2, [pc, #424]	@ (8006ae0 <Save_Data+0x3b8>)
 8006936:	5cd3      	ldrb	r3, [r2, r3]
 8006938:	4619      	mov	r1, r3
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	3304      	adds	r3, #4
 800693e:	4a68      	ldr	r2, [pc, #416]	@ (8006ae0 <Save_Data+0x3b8>)
 8006940:	5cd3      	ldrb	r3, [r2, r3]
 8006942:	021b      	lsls	r3, r3, #8
 8006944:	430b      	orrs	r3, r1
 8006946:	69fa      	ldr	r2, [r7, #28]
 8006948:	4413      	add	r3, r2
 800694a:	61fb      	str	r3, [r7, #28]
			temp_z += Acceleration[i+5] | (Acceleration[i+6] << 8);
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	3305      	adds	r3, #5
 8006950:	4a63      	ldr	r2, [pc, #396]	@ (8006ae0 <Save_Data+0x3b8>)
 8006952:	5cd3      	ldrb	r3, [r2, r3]
 8006954:	4619      	mov	r1, r3
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	3306      	adds	r3, #6
 800695a:	4a61      	ldr	r2, [pc, #388]	@ (8006ae0 <Save_Data+0x3b8>)
 800695c:	5cd3      	ldrb	r3, [r2, r3]
 800695e:	021b      	lsls	r3, r3, #8
 8006960:	430b      	orrs	r3, r1
 8006962:	69ba      	ldr	r2, [r7, #24]
 8006964:	4413      	add	r3, r2
 8006966:	61bb      	str	r3, [r7, #24]
		for(int i = 0; i < ACCELERATION_LEN; i += 7)
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	3307      	adds	r3, #7
 800696c:	617b      	str	r3, [r7, #20]
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8006974:	dbce      	blt.n	8006914 <Save_Data+0x1ec>
		}
		Last_Acceleration.x = (uint16_t)(temp_x / ACC_FIFO_WATERMARK);
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	4a5a      	ldr	r2, [pc, #360]	@ (8006ae4 <Save_Data+0x3bc>)
 800697a:	fb82 1203 	smull	r1, r2, r2, r3
 800697e:	1192      	asrs	r2, r2, #6
 8006980:	17db      	asrs	r3, r3, #31
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	b29a      	uxth	r2, r3
 8006986:	4b58      	ldr	r3, [pc, #352]	@ (8006ae8 <Save_Data+0x3c0>)
 8006988:	805a      	strh	r2, [r3, #2]
		Last_Acceleration.y = (uint16_t)(temp_y / ACC_FIFO_WATERMARK);
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	4a55      	ldr	r2, [pc, #340]	@ (8006ae4 <Save_Data+0x3bc>)
 800698e:	fb82 1203 	smull	r1, r2, r2, r3
 8006992:	1192      	asrs	r2, r2, #6
 8006994:	17db      	asrs	r3, r3, #31
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	b29a      	uxth	r2, r3
 800699a:	4b53      	ldr	r3, [pc, #332]	@ (8006ae8 <Save_Data+0x3c0>)
 800699c:	809a      	strh	r2, [r3, #4]
		Last_Acceleration.z = (uint16_t)(temp_z / ACC_FIFO_WATERMARK);
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	4a50      	ldr	r2, [pc, #320]	@ (8006ae4 <Save_Data+0x3bc>)
 80069a2:	fb82 1203 	smull	r1, r2, r2, r3
 80069a6:	1192      	asrs	r2, r2, #6
 80069a8:	17db      	asrs	r3, r3, #31
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	4b4e      	ldr	r3, [pc, #312]	@ (8006ae8 <Save_Data+0x3c0>)
 80069b0:	80da      	strh	r2, [r3, #6]
		flags.ACC_Complete = 0;
 80069b2:	4a4e      	ldr	r2, [pc, #312]	@ (8006aec <Save_Data+0x3c4>)
 80069b4:	7813      	ldrb	r3, [r2, #0]
 80069b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069ba:	7013      	strb	r3, [r2, #0]
	}
	Address_Offset += ACCELERATION_LEN;
 80069bc:	4b4c      	ldr	r3, [pc, #304]	@ (8006af0 <Save_Data+0x3c8>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 80069c4:	4a4a      	ldr	r2, [pc, #296]	@ (8006af0 <Save_Data+0x3c8>)
 80069c6:	6013      	str	r3, [r2, #0]

	INA3221_Read_Measure(&Supply);
 80069c8:	484a      	ldr	r0, [pc, #296]	@ (8006af4 <Save_Data+0x3cc>)
 80069ca:	f7fa fb41 	bl	8001050 <INA3221_Read_Measure>
	uint16_t new_temp = 0;
 80069ce:	2300      	movs	r3, #0
 80069d0:	823b      	strh	r3, [r7, #16]
	if((new_temp = Read_Temperature()) != 0)
 80069d2:	f7fa fade 	bl	8000f92 <Read_Temperature>
 80069d6:	4603      	mov	r3, r0
 80069d8:	823b      	strh	r3, [r7, #16]
 80069da:	8a3b      	ldrh	r3, [r7, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d002      	beq.n	80069e6 <Save_Data+0x2be>
	{
		Temperature = new_temp;
 80069e0:	4a45      	ldr	r2, [pc, #276]	@ (8006af8 <Save_Data+0x3d0>)
 80069e2:	8a3b      	ldrh	r3, [r7, #16]
 80069e4:	8013      	strh	r3, [r2, #0]
	}
	BC_MultiRead_Reg(REG3B_VBAT_ADC, &Vbatt);
 80069e6:	4945      	ldr	r1, [pc, #276]	@ (8006afc <Save_Data+0x3d4>)
 80069e8:	203b      	movs	r0, #59	@ 0x3b
 80069ea:	f7fc faad 	bl	8002f48 <BC_MultiRead_Reg>

//	__disable_irq();
	Compressed_Sample_Typedef sample;
    sample.compressed_size = Compress_Sample(Saving_Buffer, SAVING_BUFFER_LEN, compressed_data);
 80069ee:	4638      	mov	r0, r7
 80069f0:	4b43      	ldr	r3, [pc, #268]	@ (8006b00 <Save_Data+0x3d8>)
 80069f2:	f44f 62e6 	mov.w	r2, #1840	@ 0x730
 80069f6:	4943      	ldr	r1, [pc, #268]	@ (8006b04 <Save_Data+0x3dc>)
 80069f8:	f000 fc60 	bl	80072bc <Compress_Sample>
 80069fc:	f107 0308 	add.w	r3, r7, #8
 8006a00:	463a      	mov	r2, r7
 8006a02:	6810      	ldr	r0, [r2, #0]
 8006a04:	6018      	str	r0, [r3, #0]
 8006a06:	8892      	ldrh	r2, [r2, #4]
 8006a08:	809a      	strh	r2, [r3, #4]
	RAM_Save_Measure(&sample, compressed_data);
 8006a0a:	f107 0308 	add.w	r3, r7, #8
 8006a0e:	493c      	ldr	r1, [pc, #240]	@ (8006b00 <Save_Data+0x3d8>)
 8006a10:	4618      	mov	r0, r3
 8006a12:	f000 fa73 	bl	8006efc <RAM_Save_Measure>
//	__enable_irq();

	Address_Offset = 0;
 8006a16:	4b36      	ldr	r3, [pc, #216]	@ (8006af0 <Save_Data+0x3c8>)
 8006a18:	2200      	movs	r2, #0
 8006a1a:	601a      	str	r2, [r3, #0]

	if(flags.Hammer_Detected || flags.Threshold_Detected)
 8006a1c:	4b33      	ldr	r3, [pc, #204]	@ (8006aec <Save_Data+0x3c4>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	f003 0308 	and.w	r3, r3, #8
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d106      	bne.n	8006a38 <Save_Data+0x310>
 8006a2a:	4b30      	ldr	r3, [pc, #192]	@ (8006aec <Save_Data+0x3c4>)
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	f003 0310 	and.w	r3, r3, #16
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d04e      	beq.n	8006ad6 <Save_Data+0x3ae>
	{
		Cycles_After_Warning++;
 8006a38:	4b33      	ldr	r3, [pc, #204]	@ (8006b08 <Save_Data+0x3e0>)
 8006a3a:	881b      	ldrh	r3, [r3, #0]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	4b31      	ldr	r3, [pc, #196]	@ (8006b08 <Save_Data+0x3e0>)
 8006a42:	801a      	strh	r2, [r3, #0]
		if(Cycles_After_Warning >= config.buffering_secs * (config.samp_freq / ACC_FIFO_WATERMARK))
 8006a44:	4b30      	ldr	r3, [pc, #192]	@ (8006b08 <Save_Data+0x3e0>)
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	4619      	mov	r1, r3
 8006a4a:	4b30      	ldr	r3, [pc, #192]	@ (8006b0c <Save_Data+0x3e4>)
 8006a4c:	791b      	ldrb	r3, [r3, #4]
 8006a4e:	4618      	mov	r0, r3
 8006a50:	4b2e      	ldr	r3, [pc, #184]	@ (8006b0c <Save_Data+0x3e4>)
 8006a52:	885b      	ldrh	r3, [r3, #2]
 8006a54:	4a23      	ldr	r2, [pc, #140]	@ (8006ae4 <Save_Data+0x3bc>)
 8006a56:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5a:	099b      	lsrs	r3, r3, #6
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	fb00 f303 	mul.w	r3, r0, r3
 8006a62:	4299      	cmp	r1, r3
 8006a64:	db37      	blt.n	8006ad6 <Save_Data+0x3ae>
		{
			if(!flags.CMD.Measure_Request)
 8006a66:	4b21      	ldr	r3, [pc, #132]	@ (8006aec <Save_Data+0x3c4>)
 8006a68:	789b      	ldrb	r3, [r3, #2]
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d130      	bne.n	8006ad6 <Save_Data+0x3ae>
			{
				if (!flags.Meas_TransferInProgress)
 8006a74:	4b1d      	ldr	r3, [pc, #116]	@ (8006aec <Save_Data+0x3c4>)
 8006a76:	785b      	ldrb	r3, [r3, #1]
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d129      	bne.n	8006ad6 <Save_Data+0x3ae>
				{
					LED_Start(RED_LED, FAST, LOW);
 8006a82:	2207      	movs	r2, #7
 8006a84:	2100      	movs	r1, #0
 8006a86:	2004      	movs	r0, #4
 8006a88:	f7fd fb62 	bl	8004150 <LED_Start>
					Switch_Buffer();
 8006a8c:	f000 f842 	bl	8006b14 <Switch_Buffer>
					flags.CMD.Measure_Request = 1;
 8006a90:	4a16      	ldr	r2, [pc, #88]	@ (8006aec <Save_Data+0x3c4>)
 8006a92:	7893      	ldrb	r3, [r2, #2]
 8006a94:	f043 0301 	orr.w	r3, r3, #1
 8006a98:	7093      	strb	r3, [r2, #2]
					Send_Measure_Addr = 0;
 8006a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006b10 <Save_Data+0x3e8>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	601a      	str	r2, [r3, #0]
					Cycles_After_Warning = 0;
 8006aa0:	4b19      	ldr	r3, [pc, #100]	@ (8006b08 <Save_Data+0x3e0>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	801a      	strh	r2, [r3, #0]
					if(flags.Hammer_Detected)
 8006aa6:	4b11      	ldr	r3, [pc, #68]	@ (8006aec <Save_Data+0x3c4>)
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	f003 0308 	and.w	r3, r3, #8
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d004      	beq.n	8006abe <Save_Data+0x396>
					{
						flags.Hammer_Detected = 0;
 8006ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8006aec <Save_Data+0x3c4>)
 8006ab6:	7813      	ldrb	r3, [r2, #0]
 8006ab8:	f023 0308 	bic.w	r3, r3, #8
 8006abc:	7013      	strb	r3, [r2, #0]
					}
					if(flags.Threshold_Detected)
 8006abe:	4b0b      	ldr	r3, [pc, #44]	@ (8006aec <Save_Data+0x3c4>)
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	f003 0310 	and.w	r3, r3, #16
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d004      	beq.n	8006ad6 <Save_Data+0x3ae>
					{
						flags.Threshold_Detected = 0;
 8006acc:	4a07      	ldr	r2, [pc, #28]	@ (8006aec <Save_Data+0x3c4>)
 8006ace:	7813      	ldrb	r3, [r2, #0]
 8006ad0:	f023 0310 	bic.w	r3, r3, #16
 8006ad4:	7013      	strb	r3, [r2, #0]
				
			}
		}
	}

}
 8006ad6:	bf00      	nop
 8006ad8:	3730      	adds	r7, #48	@ 0x30
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20003c54 	.word	0x20003c54
 8006ae4:	51eb851f 	.word	0x51eb851f
 8006ae8:	200041d4 	.word	0x200041d4
 8006aec:	20001790 	.word	0x20001790
 8006af0:	20004974 	.word	0x20004974
 8006af4:	200038fc 	.word	0x200038fc
 8006af8:	200041dc 	.word	0x200041dc
 8006afc:	200041de 	.word	0x200041de
 8006b00:	200057a8 	.word	0x200057a8
 8006b04:	20004244 	.word	0x20004244
 8006b08:	20004978 	.word	0x20004978
 8006b0c:	20001794 	.word	0x20001794
 8006b10:	20004984 	.word	0x20004984

08006b14 <Switch_Buffer>:

/*-----CAMBIO BUFFER-----*/
void Switch_Buffer(void)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006b1a:	b672      	cpsid	i
}
 8006b1c:	bf00      	nop
	__disable_irq();
    uint32_t temp_add = sys.Current_RAM_Address;
 8006b1e:	4b31      	ldr	r3, [pc, #196]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b24:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006b28:	607b      	str	r3, [r7, #4]
    uint32_t temp_len = sys. Current_RAM_Len;
 8006b2a:	4b2e      	ldr	r3, [pc, #184]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b30:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006b34:	603b      	str	r3, [r7, #0]
    sys.Inactive_RAM_Address = temp_add;
 8006b36:	4b2b      	ldr	r3, [pc, #172]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
    sys.Inactive_RAM_Len = temp_len;
 8006b44:	4b27      	ldr	r3, [pc, #156]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4

    if (sys.Active_RAM_Buffer == 0) 
 8006b52:	4b24      	ldr	r3, [pc, #144]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b58:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d115      	bne.n	8006b8c <Switch_Buffer+0x78>
	{
		sys.Inactive_RAM_Base = RAM_FIRST_BUFFER_ADD;
 8006b60:	4b20      	ldr	r3, [pc, #128]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b66:	461a      	mov	r2, r3
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
        sys.Active_RAM_Buffer = 1;
 8006b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        sys.Current_RAM_Base = RAM_SECOND_BUFFER_ADD;
 8006b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b80:	461a      	mov	r2, r3
 8006b82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006b86:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8006b8a:	e014      	b.n	8006bb6 <Switch_Buffer+0xa2>
    } 
	else 
	{
		sys.Inactive_RAM_Base = RAM_SECOND_BUFFER_ADD;
 8006b8c:	4b15      	ldr	r3, [pc, #84]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b92:	461a      	mov	r2, r3
 8006b94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006b98:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
        sys.Active_RAM_Buffer = 0;
 8006b9c:	4b11      	ldr	r3, [pc, #68]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
        sys.Current_RAM_Base = RAM_FIRST_BUFFER_ADD;
 8006ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006baa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bae:	461a      	mov	r2, r3
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
    }

    sys.Current_RAM_Address = 0;
 8006bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006bb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
    sys.Current_RAM_Len = 0;
 8006bc4:	4b07      	ldr	r3, [pc, #28]	@ (8006be4 <Switch_Buffer+0xd0>)
 8006bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bca:	461a      	mov	r2, r3
 8006bcc:	2300      	movs	r3, #0
 8006bce:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("cpsie i" : : : "memory");
 8006bd2:	b662      	cpsie	i
}
 8006bd4:	bf00      	nop
	__enable_irq();
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	200005d8 	.word	0x200005d8

08006be8 <Erase_RAM_Data>:

/*-----CANCELLAZIONE DATI RAM-----*/
void Erase_RAM_Data(void)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8006bee:	af00      	add	r7, sp, #0
	uint8_t zero_buffer[1024] = {0};
 8006bf0:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8006bf4:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006bfe:	461a      	mov	r2, r3
 8006c00:	2100      	movs	r1, #0
 8006c02:	f010 ff4d 	bl	8017aa0 <memset>
	for (uint32_t addr = 0; addr < 0x800000; addr += sizeof(zero_buffer)) 
 8006c06:	2300      	movs	r3, #0
 8006c08:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
 8006c0c:	e00d      	b.n	8006c2a <Erase_RAM_Data+0x42>
	{
		RAM_Write(addr, sizeof(zero_buffer), zero_buffer);
 8006c0e:	1d3b      	adds	r3, r7, #4
 8006c10:	461a      	mov	r2, r3
 8006c12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006c16:	f8d7 0404 	ldr.w	r0, [r7, #1028]	@ 0x404
 8006c1a:	f001 fb2f 	bl	800827c <RAM_Write>
	for (uint32_t addr = 0; addr < 0x800000; addr += sizeof(zero_buffer)) 
 8006c1e:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 8006c22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c26:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
 8006c2a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	@ 0x404
 8006c2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c32:	d3ec      	bcc.n	8006c0e <Erase_RAM_Data+0x26>
	}
}
 8006c34:	bf00      	nop
 8006c36:	bf00      	nop
 8006c38:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <Start_Measure>:


/*-----AVVIO MISURA-----*/
void Start_Measure(void)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	af00      	add	r7, sp, #0
	Erase_RAM_Data();
 8006c44:	f7ff ffd0 	bl	8006be8 <Erase_RAM_Data>
	sys.RAM_Samples_Number = (config.samp_freq / ACC_FIFO_WATERMARK) * config.buffering_secs * 2;
 8006c48:	4b53      	ldr	r3, [pc, #332]	@ (8006d98 <Start_Measure+0x158>)
 8006c4a:	885b      	ldrh	r3, [r3, #2]
 8006c4c:	4a53      	ldr	r2, [pc, #332]	@ (8006d9c <Start_Measure+0x15c>)
 8006c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006c52:	099b      	lsrs	r3, r3, #6
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	461a      	mov	r2, r3
 8006c58:	4b4f      	ldr	r3, [pc, #316]	@ (8006d98 <Start_Measure+0x158>)
 8006c5a:	791b      	ldrb	r3, [r3, #4]
 8006c5c:	fb02 f303 	mul.w	r3, r2, r3
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	461a      	mov	r2, r3
 8006c64:	4b4e      	ldr	r3, [pc, #312]	@ (8006da0 <Start_Measure+0x160>)
 8006c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c6a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
	sys.Active_RAM_Buffer = 0;
 8006c6e:	4b4c      	ldr	r3, [pc, #304]	@ (8006da0 <Start_Measure+0x160>)
 8006c70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
	sys.Inactive_RAM_Address = 0;
 8006c7a:	4b49      	ldr	r3, [pc, #292]	@ (8006da0 <Start_Measure+0x160>)
 8006c7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c80:	461a      	mov	r2, r3
 8006c82:	2300      	movs	r3, #0
 8006c84:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
	sys.Current_RAM_Base = RAM_FIRST_BUFFER_ADD;
 8006c88:	4b45      	ldr	r3, [pc, #276]	@ (8006da0 <Start_Measure+0x160>)
 8006c8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c8e:	461a      	mov	r2, r3
 8006c90:	2300      	movs	r3, #0
 8006c92:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
	sys.Current_RAM_Address = 0;
 8006c96:	4b42      	ldr	r3, [pc, #264]	@ (8006da0 <Start_Measure+0x160>)
 8006c98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
	flags.SIM_isConnected = 1;
 8006ca4:	4a3f      	ldr	r2, [pc, #252]	@ (8006da4 <Start_Measure+0x164>)
 8006ca6:	7853      	ldrb	r3, [r2, #1]
 8006ca8:	f043 0310 	orr.w	r3, r3, #16
 8006cac:	7053      	strb	r3, [r2, #1]
	memset(Pressure, 0, sizeof(Pressure));
 8006cae:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	483c      	ldr	r0, [pc, #240]	@ (8006da8 <Start_Measure+0x168>)
 8006cb6:	f010 fef3 	bl	8017aa0 <memset>
	memset(Volume_Period, 0, sizeof(Volume_Period));
 8006cba:	2228      	movs	r2, #40	@ 0x28
 8006cbc:	2100      	movs	r1, #0
 8006cbe:	483b      	ldr	r0, [pc, #236]	@ (8006dac <Start_Measure+0x16c>)
 8006cc0:	f010 feee 	bl	8017aa0 <memset>
	memset(Acceleration, 0, sizeof(Acceleration));
 8006cc4:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 8006cc8:	2100      	movs	r1, #0
 8006cca:	4839      	ldr	r0, [pc, #228]	@ (8006db0 <Start_Measure+0x170>)
 8006ccc:	f010 fee8 	bl	8017aa0 <memset>
	memset(&Supply, 0, sizeof(Supply));
 8006cd0:	220c      	movs	r2, #12
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	4837      	ldr	r0, [pc, #220]	@ (8006db4 <Start_Measure+0x174>)
 8006cd6:	f010 fee3 	bl	8017aa0 <memset>
	Temperature = 0;
 8006cda:	4b37      	ldr	r3, [pc, #220]	@ (8006db8 <Start_Measure+0x178>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	801a      	strh	r2, [r3, #0]
	Saved_Bytes = 0;
 8006ce0:	4b36      	ldr	r3, [pc, #216]	@ (8006dbc <Start_Measure+0x17c>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	601a      	str	r2, [r3, #0]
	Saved_Samples = 0;
 8006ce6:	4b36      	ldr	r3, [pc, #216]	@ (8006dc0 <Start_Measure+0x180>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	801a      	strh	r2, [r3, #0]
	Address_Offset = 0;
 8006cec:	4b35      	ldr	r3, [pc, #212]	@ (8006dc4 <Start_Measure+0x184>)
 8006cee:	2200      	movs	r2, #0
 8006cf0:	601a      	str	r2, [r3, #0]
	Cycles_After_Warning = 0;
 8006cf2:	4b35      	ldr	r3, [pc, #212]	@ (8006dc8 <Start_Measure+0x188>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	801a      	strh	r2, [r3, #0]
	Measure_Bytes_Sent = 0;
 8006cf8:	4b34      	ldr	r3, [pc, #208]	@ (8006dcc <Start_Measure+0x18c>)
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	601a      	str	r2, [r3, #0]
	Clear_Flags();
 8006cfe:	f001 f861 	bl	8007dc4 <Clear_Flags>

	ADC_TIMER->Instance->PSC = 100 - 1;
 8006d02:	4b33      	ldr	r3, [pc, #204]	@ (8006dd0 <Start_Measure+0x190>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2263      	movs	r2, #99	@ 0x63
 8006d08:	629a      	str	r2, [r3, #40]	@ 0x28
	ADC_TIMER->Instance->ARR = (uint32_t)(SystemCoreClock / ((ADC_TIMER->Instance->PSC + 1) * config.samp_freq)) - 1;
 8006d0a:	4b32      	ldr	r3, [pc, #200]	@ (8006dd4 <Start_Measure+0x194>)
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	4b30      	ldr	r3, [pc, #192]	@ (8006dd0 <Start_Measure+0x190>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d14:	3301      	adds	r3, #1
 8006d16:	4920      	ldr	r1, [pc, #128]	@ (8006d98 <Start_Measure+0x158>)
 8006d18:	8849      	ldrh	r1, [r1, #2]
 8006d1a:	fb01 f303 	mul.w	r3, r1, r3
 8006d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d22:	4b2b      	ldr	r3, [pc, #172]	@ (8006dd0 <Start_Measure+0x190>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	3a01      	subs	r2, #1
 8006d28:	62da      	str	r2, [r3, #44]	@ 0x2c
	ACC_TIMER->Instance->ARR = (uint32_t)(config.samp_freq / 25) - 1;
 8006d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8006d98 <Start_Measure+0x158>)
 8006d2c:	885b      	ldrh	r3, [r3, #2]
 8006d2e:	4a1b      	ldr	r2, [pc, #108]	@ (8006d9c <Start_Measure+0x15c>)
 8006d30:	fba2 2303 	umull	r2, r3, r2, r3
 8006d34:	08db      	lsrs	r3, r3, #3
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	4b27      	ldr	r3, [pc, #156]	@ (8006dd8 <Start_Measure+0x198>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3a01      	subs	r2, #1
 8006d40:	62da      	str	r2, [r3, #44]	@ 0x2c
	ACC_TIMER->Instance->CCR3 = (uint32_t)((ACC_TIMER->Instance->ARR + 1) / 2);
 8006d42:	4b25      	ldr	r3, [pc, #148]	@ (8006dd8 <Start_Measure+0x198>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d48:	1c5a      	adds	r2, r3, #1
 8006d4a:	4b23      	ldr	r3, [pc, #140]	@ (8006dd8 <Start_Measure+0x198>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	0852      	lsrs	r2, r2, #1
 8006d50:	63da      	str	r2, [r3, #60]	@ 0x3c
	if(Acc_Init(&acc, config.samp_freq) != HAL_OK)
 8006d52:	4b11      	ldr	r3, [pc, #68]	@ (8006d98 <Start_Measure+0x158>)
 8006d54:	885b      	ldrh	r3, [r3, #2]
 8006d56:	4619      	mov	r1, r3
 8006d58:	4820      	ldr	r0, [pc, #128]	@ (8006ddc <Start_Measure+0x19c>)
 8006d5a:	f7fd f837 	bl	8003dcc <Acc_Init>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d003      	beq.n	8006d6c <Start_Measure+0x12c>
	{
		state = IDLE;
 8006d64:	4b1e      	ldr	r3, [pc, #120]	@ (8006de0 <Start_Measure+0x1a0>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	701a      	strb	r2, [r3, #0]
		return;
 8006d6a:	e014      	b.n	8006d96 <Start_Measure+0x156>
	}

	lsm6dsv16x_fifo_mode_set(&acc, LSM6DSV16X_STREAM_MODE);
 8006d6c:	2106      	movs	r1, #6
 8006d6e:	481b      	ldr	r0, [pc, #108]	@ (8006ddc <Start_Measure+0x19c>)
 8006d70:	f7fd feaf 	bl	8004ad2 <lsm6dsv16x_fifo_mode_set>
	HAL_ADC_Start_DMA(PRESSURE_ADC, (uint32_t*)&Pressure, PRESS_FULL_SAMPLES);
 8006d74:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006d78:	490b      	ldr	r1, [pc, #44]	@ (8006da8 <Start_Measure+0x168>)
 8006d7a:	481a      	ldr	r0, [pc, #104]	@ (8006de4 <Start_Measure+0x1a4>)
 8006d7c:	f005 fe1e 	bl	800c9bc <HAL_ADC_Start_DMA>
	HAL_TIM_IC_Start_IT(VOLUME_TIMER, TIM_CHANNEL_1);
 8006d80:	2100      	movs	r1, #0
 8006d82:	4819      	ldr	r0, [pc, #100]	@ (8006de8 <Start_Measure+0x1a8>)
 8006d84:	f00d f96a 	bl	801405c <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(ACC_TIMER, TIM_CHANNEL_3);
 8006d88:	2108      	movs	r1, #8
 8006d8a:	4813      	ldr	r0, [pc, #76]	@ (8006dd8 <Start_Measure+0x198>)
 8006d8c:	f00c ff72 	bl	8013c74 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(ADC_TIMER);
 8006d90:	480f      	ldr	r0, [pc, #60]	@ (8006dd0 <Start_Measure+0x190>)
 8006d92:	f00c fe27 	bl	80139e4 <HAL_TIM_Base_Start>
}
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	20001794 	.word	0x20001794
 8006d9c:	51eb851f 	.word	0x51eb851f
 8006da0:	200005d8 	.word	0x200005d8
 8006da4:	20001790 	.word	0x20001790
 8006da8:	2000390c 	.word	0x2000390c
 8006dac:	20003c2c 	.word	0x20003c2c
 8006db0:	20003c54 	.word	0x20003c54
 8006db4:	200038fc 	.word	0x200038fc
 8006db8:	200041dc 	.word	0x200041dc
 8006dbc:	2000497c 	.word	0x2000497c
 8006dc0:	20004980 	.word	0x20004980
 8006dc4:	20004974 	.word	0x20004974
 8006dc8:	20004978 	.word	0x20004978
 8006dcc:	20004f3c 	.word	0x20004f3c
 8006dd0:	200003e8 	.word	0x200003e8
 8006dd4:	20000000 	.word	0x20000000
 8006dd8:	2000039c 	.word	0x2000039c
 8006ddc:	20004fa0 	.word	0x20004fa0
 8006de0:	200005d4 	.word	0x200005d4
 8006de4:	200000b0 	.word	0x200000b0
 8006de8:	20000350 	.word	0x20000350

08006dec <Stop_Measure>:

/*-----FINE MISURA-----*/
void Stop_Measure(void)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8006df0:	b672      	cpsid	i
}
 8006df2:	bf00      	nop
	__disable_irq();
	HAL_ADC_Stop_DMA(PRESSURE_ADC);
 8006df4:	480a      	ldr	r0, [pc, #40]	@ (8006e20 <Stop_Measure+0x34>)
 8006df6:	f005 fe9d 	bl	800cb34 <HAL_ADC_Stop_DMA>
	HAL_TIM_Base_Stop(ADC_TIMER);
 8006dfa:	480a      	ldr	r0, [pc, #40]	@ (8006e24 <Stop_Measure+0x38>)
 8006dfc:	f00c fe5a 	bl	8013ab4 <HAL_TIM_Base_Stop>
	HAL_TIM_PWM_Stop(ACC_TIMER, TIM_CHANNEL_3);
 8006e00:	2108      	movs	r1, #8
 8006e02:	4809      	ldr	r0, [pc, #36]	@ (8006e28 <Stop_Measure+0x3c>)
 8006e04:	f00d f83c 	bl	8013e80 <HAL_TIM_PWM_Stop>
	HAL_TIM_IC_Stop_IT(VOLUME_TIMER, TIM_CHANNEL_1);
 8006e08:	2100      	movs	r1, #0
 8006e0a:	4808      	ldr	r0, [pc, #32]	@ (8006e2c <Stop_Measure+0x40>)
 8006e0c:	f00d fa70 	bl	80142f0 <HAL_TIM_IC_Stop_IT>
	lsm6dsv16x_fifo_mode_set(&acc, LSM6DSV16X_BYPASS_MODE);
 8006e10:	2100      	movs	r1, #0
 8006e12:	4807      	ldr	r0, [pc, #28]	@ (8006e30 <Stop_Measure+0x44>)
 8006e14:	f7fd fe5d 	bl	8004ad2 <lsm6dsv16x_fifo_mode_set>
  __ASM volatile ("cpsie i" : : : "memory");
 8006e18:	b662      	cpsie	i
}
 8006e1a:	bf00      	nop
	__enable_irq();
}
 8006e1c:	bf00      	nop
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	200000b0 	.word	0x200000b0
 8006e24:	200003e8 	.word	0x200003e8
 8006e28:	2000039c 	.word	0x2000039c
 8006e2c:	20000350 	.word	0x20000350
 8006e30:	20004fa0 	.word	0x20004fa0

08006e34 <Warning_Detection>:

/*-----DETECTION COLPO D'ARIETE-----*/
void Warning_Detection(uint16_t* Data)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
	uint16_t max = Data[0];
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	881b      	ldrh	r3, [r3, #0]
 8006e40:	81fb      	strh	r3, [r7, #14]
	uint16_t min = Data[0];
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	881b      	ldrh	r3, [r3, #0]
 8006e46:	81bb      	strh	r3, [r7, #12]

	for(int i = 1; i < PRESS_HALF_SAMPLES; i++)
 8006e48:	2301      	movs	r3, #1
 8006e4a:	60bb      	str	r3, [r7, #8]
 8006e4c:	e03a      	b.n	8006ec4 <Warning_Detection+0x90>
	{
		if(Data[i] > max)
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	005b      	lsls	r3, r3, #1
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	4413      	add	r3, r2
 8006e56:	881b      	ldrh	r3, [r3, #0]
 8006e58:	89fa      	ldrh	r2, [r7, #14]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d206      	bcs.n	8006e6c <Warning_Detection+0x38>
		{
			max = Data[i];
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	005b      	lsls	r3, r3, #1
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	4413      	add	r3, r2
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	81fb      	strh	r3, [r7, #14]
 8006e6a:	e00d      	b.n	8006e88 <Warning_Detection+0x54>
		}
		else if(Data[i] < min)
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	005b      	lsls	r3, r3, #1
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	4413      	add	r3, r2
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	89ba      	ldrh	r2, [r7, #12]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d905      	bls.n	8006e88 <Warning_Detection+0x54>
		{
			min = Data[i];
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	005b      	lsls	r3, r3, #1
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	4413      	add	r3, r2
 8006e84:	881b      	ldrh	r3, [r3, #0]
 8006e86:	81bb      	strh	r3, [r7, #12]
		}

		if(Data[i] < sys.Low_th || Data[i] > sys.High_th)
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	005b      	lsls	r3, r3, #1
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	4413      	add	r3, r2
 8006e90:	881a      	ldrh	r2, [r3, #0]
 8006e92:	4b17      	ldr	r3, [pc, #92]	@ (8006ef0 <Warning_Detection+0xbc>)
 8006e94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d30a      	bcc.n	8006eb4 <Warning_Detection+0x80>
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	005b      	lsls	r3, r3, #1
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	881a      	ldrh	r2, [r3, #0]
 8006ea8:	4b11      	ldr	r3, [pc, #68]	@ (8006ef0 <Warning_Detection+0xbc>)
 8006eaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eae:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d904      	bls.n	8006ebe <Warning_Detection+0x8a>
		{
			flags.Threshold_Detected= 1;
 8006eb4:	4a0f      	ldr	r2, [pc, #60]	@ (8006ef4 <Warning_Detection+0xc0>)
 8006eb6:	7813      	ldrb	r3, [r2, #0]
 8006eb8:	f043 0310 	orr.w	r3, r3, #16
 8006ebc:	7013      	strb	r3, [r2, #0]
	for(int i = 1; i < PRESS_HALF_SAMPLES; i++)
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	60bb      	str	r3, [r7, #8]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ec8:	ddc1      	ble.n	8006e4e <Warning_Detection+0x1a>
		}
	}

	if(max - min >= config.hammer_th)
 8006eca:	89fa      	ldrh	r2, [r7, #14]
 8006ecc:	89bb      	ldrh	r3, [r7, #12]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	4a09      	ldr	r2, [pc, #36]	@ (8006ef8 <Warning_Detection+0xc4>)
 8006ed2:	8a12      	ldrh	r2, [r2, #16]
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	db04      	blt.n	8006ee2 <Warning_Detection+0xae>
	{
		flags.Hammer_Detected = 1;
 8006ed8:	4a06      	ldr	r2, [pc, #24]	@ (8006ef4 <Warning_Detection+0xc0>)
 8006eda:	7813      	ldrb	r3, [r2, #0]
 8006edc:	f043 0308 	orr.w	r3, r3, #8
 8006ee0:	7013      	strb	r3, [r2, #0]
	}

}
 8006ee2:	bf00      	nop
 8006ee4:	3714      	adds	r7, #20
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	200005d8 	.word	0x200005d8
 8006ef4:	20001790 	.word	0x20001790
 8006ef8:	20001794 	.word	0x20001794

08006efc <RAM_Save_Measure>:

/*-----SALVATAGGIO MISURA IN RAM-----*/
void RAM_Save_Measure(Compressed_Sample_Typedef* sample, uint8_t* compressed_data)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b088      	sub	sp, #32
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
    uint32_t samples_size = sample->compressed_size.pressure_size +
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	461a      	mov	r2, r3
                            sample->compressed_size.volume_size +
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	885b      	ldrh	r3, [r3, #2]
 8006f12:	b29b      	uxth	r3, r3
    uint32_t samples_size = sample->compressed_size.pressure_size +
 8006f14:	4413      	add	r3, r2
                            sample->compressed_size.acceleration_size;
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	8892      	ldrh	r2, [r2, #4]
 8006f1a:	b292      	uxth	r2, r2
                            sample->compressed_size.volume_size +
 8006f1c:	4413      	add	r3, r2
    uint32_t samples_size = sample->compressed_size.pressure_size +
 8006f1e:	61fb      	str	r3, [r7, #28]
    uint32_t total_size = METADATA_SIZE + samples_size;
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	3306      	adds	r3, #6
 8006f24:	61bb      	str	r3, [r7, #24]
	uint8_t aligned_metadata[8] __attribute__((aligned(4))) = {0};
 8006f26:	f107 0308 	add.w	r3, r7, #8
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	605a      	str	r2, [r3, #4]

    // Copia SOLO i 6 bytes necessari
    aligned_metadata[0] = sample->compressed_size.pressure_size & 0xFF;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	881b      	ldrh	r3, [r3, #0]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	723b      	strb	r3, [r7, #8]
    aligned_metadata[1] = sample->compressed_size.pressure_size >> 8;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	881b      	ldrh	r3, [r3, #0]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	0a1b      	lsrs	r3, r3, #8
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	727b      	strb	r3, [r7, #9]
    aligned_metadata[2] = sample->compressed_size.volume_size & 0xFF;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	885b      	ldrh	r3, [r3, #2]
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	72bb      	strb	r3, [r7, #10]
    aligned_metadata[3] = sample->compressed_size.volume_size >> 8;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	885b      	ldrh	r3, [r3, #2]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	0a1b      	lsrs	r3, r3, #8
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	72fb      	strb	r3, [r7, #11]
    aligned_metadata[4] = sample->compressed_size.acceleration_size & 0xFF;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	889b      	ldrh	r3, [r3, #4]
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	733b      	strb	r3, [r7, #12]
    aligned_metadata[5] = sample->compressed_size.acceleration_size >> 8;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	889b      	ldrh	r3, [r3, #4]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	0a1b      	lsrs	r3, r3, #8
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	737b      	strb	r3, [r7, #13]

    // Controllo corruzione
    if (sys.Current_RAM_Address >= (RAM_SECOND_BUFFER_ADD - RAM_FIRST_BUFFER_ADD)) 
 8006f78:	4b54      	ldr	r3, [pc, #336]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f7e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006f82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f86:	d316      	bcc.n	8006fb6 <RAM_Save_Measure+0xba>
	{
    	sys.Current_RAM_Len = sys.Current_RAM_Address;
 8006f88:	4b50      	ldr	r3, [pc, #320]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006f8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f8e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006f92:	4a4e      	ldr	r2, [pc, #312]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006f94:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006f98:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
        sys.Current_RAM_Address = 0;
 8006f9c:	4b4b      	ldr	r3, [pc, #300]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006f9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
        Saved_Bytes = 0;
 8006faa:	4b49      	ldr	r3, [pc, #292]	@ (80070d0 <RAM_Save_Measure+0x1d4>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	601a      	str	r2, [r3, #0]
        Saved_Samples = 0;
 8006fb0:	4b48      	ldr	r3, [pc, #288]	@ (80070d4 <RAM_Save_Measure+0x1d8>)
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	801a      	strh	r2, [r3, #0]
    }

    // ========= LOGICA CIRCOLARE (PRIORITARIA) =========
    if(Saved_Samples >= sys.RAM_Samples_Number) 
 8006fb6:	4b47      	ldr	r3, [pc, #284]	@ (80070d4 <RAM_Save_Measure+0x1d8>)
 8006fb8:	881b      	ldrh	r3, [r3, #0]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	4b43      	ldr	r3, [pc, #268]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006fbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fc2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d316      	bcc.n	8006ff8 <RAM_Save_Measure+0xfc>
	{
        // RESET CIRCOLARE - riparti dall'inizio dello stesso buffer
    	sys.Current_RAM_Len = sys.Current_RAM_Address;
 8006fca:	4b40      	ldr	r3, [pc, #256]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006fcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fd0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006fd4:	4a3d      	ldr	r2, [pc, #244]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006fd6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006fda:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
        sys.Current_RAM_Address = 0;
 8006fde:	4b3b      	ldr	r3, [pc, #236]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006fe0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
        Saved_Bytes = 0;
 8006fec:	4b38      	ldr	r3, [pc, #224]	@ (80070d0 <RAM_Save_Measure+0x1d4>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	601a      	str	r2, [r3, #0]
        Saved_Samples = 0;
 8006ff2:	4b38      	ldr	r3, [pc, #224]	@ (80070d4 <RAM_Save_Measure+0x1d8>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	801a      	strh	r2, [r3, #0]
    }

    uint32_t address = sys.Current_RAM_Base + sys.Current_RAM_Address;
 8006ff8:	4b34      	ldr	r3, [pc, #208]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8006ffa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ffe:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8007002:	4b32      	ldr	r3, [pc, #200]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8007004:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007008:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800700c:	4413      	add	r3, r2
 800700e:	617b      	str	r3, [r7, #20]

    // Controllo overflow SOLO se non siamo in modalit circolare
    if (sys.Current_RAM_Address + total_size > (RAM_SECOND_BUFFER_ADD - RAM_FIRST_BUFFER_ADD)) 
 8007010:	4b2e      	ldr	r3, [pc, #184]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8007012:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007016:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	4413      	add	r3, r2
 800701e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007022:	d90c      	bls.n	800703e <RAM_Save_Measure+0x142>
	{
    	sys.Current_RAM_Address = 0;
 8007024:	4b29      	ldr	r3, [pc, #164]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 8007026:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800702a:	461a      	mov	r2, r3
 800702c:	2300      	movs	r3, #0
 800702e:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
		Saved_Bytes = 0;
 8007032:	4b27      	ldr	r3, [pc, #156]	@ (80070d0 <RAM_Save_Measure+0x1d4>)
 8007034:	2200      	movs	r2, #0
 8007036:	601a      	str	r2, [r3, #0]
		Saved_Samples = 0;
 8007038:	4b26      	ldr	r3, [pc, #152]	@ (80070d4 <RAM_Save_Measure+0x1d8>)
 800703a:	2200      	movs	r2, #0
 800703c:	801a      	strh	r2, [r3, #0]
    }

    // Salvataggio normale
    RAM_Write(address, METADATA_SIZE + 2, aligned_metadata);
 800703e:	f107 0308 	add.w	r3, r7, #8
 8007042:	461a      	mov	r2, r3
 8007044:	2108      	movs	r1, #8
 8007046:	6978      	ldr	r0, [r7, #20]
 8007048:	f001 f918 	bl	800827c <RAM_Write>
    address += METADATA_SIZE;
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	3306      	adds	r3, #6
 8007050:	617b      	str	r3, [r7, #20]
	if(samples_size % 4 != 0)
 8007052:	69fb      	ldr	r3, [r7, #28]
 8007054:	f003 0303 	and.w	r3, r3, #3
 8007058:	2b00      	cmp	r3, #0
 800705a:	d015      	beq.n	8007088 <RAM_Save_Measure+0x18c>
	{
		uint32_t padding_size = 4 - (samples_size % 4);
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	f003 0303 	and.w	r3, r3, #3
 8007062:	f1c3 0304 	rsb	r3, r3, #4
 8007066:	613b      	str	r3, [r7, #16]
		memset(compressed_data + samples_size, 0xFF, padding_size);
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	4413      	add	r3, r2
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	21ff      	movs	r1, #255	@ 0xff
 8007072:	4618      	mov	r0, r3
 8007074:	f010 fd14 	bl	8017aa0 <memset>
		samples_size += padding_size;
 8007078:	69fa      	ldr	r2, [r7, #28]
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	4413      	add	r3, r2
 800707e:	61fb      	str	r3, [r7, #28]
		total_size += padding_size;
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	4413      	add	r3, r2
 8007086:	61bb      	str	r3, [r7, #24]
	}
    RAM_Write(address, samples_size, compressed_data);
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	69f9      	ldr	r1, [r7, #28]
 800708c:	6978      	ldr	r0, [r7, #20]
 800708e:	f001 f8f5 	bl	800827c <RAM_Write>
    
    Saved_Bytes += total_size;
 8007092:	4b0f      	ldr	r3, [pc, #60]	@ (80070d0 <RAM_Save_Measure+0x1d4>)
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	4413      	add	r3, r2
 800709a:	4a0d      	ldr	r2, [pc, #52]	@ (80070d0 <RAM_Save_Measure+0x1d4>)
 800709c:	6013      	str	r3, [r2, #0]
    sys.Current_RAM_Address += (METADATA_SIZE + SAVING_SAMPLE_SIZE);
 800709e:	4b0b      	ldr	r3, [pc, #44]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 80070a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070a4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80070a8:	f203 2322 	addw	r3, r3, #546	@ 0x222
 80070ac:	4a07      	ldr	r2, [pc, #28]	@ (80070cc <RAM_Save_Measure+0x1d0>)
 80070ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80070b2:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
    Saved_Samples++;
 80070b6:	4b07      	ldr	r3, [pc, #28]	@ (80070d4 <RAM_Save_Measure+0x1d8>)
 80070b8:	881b      	ldrh	r3, [r3, #0]
 80070ba:	3301      	adds	r3, #1
 80070bc:	b29a      	uxth	r2, r3
 80070be:	4b05      	ldr	r3, [pc, #20]	@ (80070d4 <RAM_Save_Measure+0x1d8>)
 80070c0:	801a      	strh	r2, [r3, #0]
}
 80070c2:	bf00      	nop
 80070c4:	3720      	adds	r7, #32
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	200005d8 	.word	0x200005d8
 80070d0:	2000497c 	.word	0x2000497c
 80070d4:	20004980 	.word	0x20004980

080070d8 <Send_Measure_Chunk>:

/*-----INVIO CHUNK MISURA-----*/
uint32_t Send_Measure_Chunk(uint32_t buffer_base, uint32_t buffer_len, uint32_t start_address)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	f5ad 6d8f 	sub.w	sp, sp, #1144	@ 0x478
 80070de:	af00      	add	r7, sp, #0
 80070e0:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80070e4:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80070e8:	6018      	str	r0, [r3, #0]
 80070ea:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80070ee:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 80070f2:	6019      	str	r1, [r3, #0]
 80070f4:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80070f8:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80070fc:	601a      	str	r2, [r3, #0]
    uint32_t raw_fill = 0;
 80070fe:	2300      	movs	r3, #0
 8007100:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474
    uint8_t raw_buffer[1100];
    uint32_t address = buffer_base + start_address;
 8007104:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007108:	f2a3 426c 	subw	r2, r3, #1132	@ 0x46c
 800710c:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007110:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8007114:	6812      	ldr	r2, [r2, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4413      	add	r3, r2
 800711a:	f8c7 3470 	str.w	r3, [r7, #1136]	@ 0x470

    // Controllo base
    if (start_address >= (RAM_SECOND_BUFFER_ADD - RAM_FIRST_BUFFER_ADD))
 800711e:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007122:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800712c:	d302      	bcc.n	8007134 <Send_Measure_Chunk+0x5c>
    {
        return (uint32_t)-1;  // Parametri non validi
 800712e:	f04f 33ff 	mov.w	r3, #4294967295
 8007132:	e0bc      	b.n	80072ae <Send_Measure_Chunk+0x1d6>
    }

    do 
    {
        // Chunk pieno per metadata
        if ((raw_fill + METADATA_SIZE) > sizeof(raw_buffer)) 
 8007134:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 8007138:	3306      	adds	r3, #6
 800713a:	f240 424c 	movw	r2, #1100	@ 0x44c
 800713e:	4293      	cmp	r3, r2
 8007140:	f200 8092 	bhi.w	8007268 <Send_Measure_Chunk+0x190>
        {
            break;  // Chunk pieno, invia
        }

        if(address == buffer_base + buffer_len)
 8007144:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007148:	f2a3 426c 	subw	r2, r3, #1132	@ 0x46c
 800714c:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007150:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8007154:	6812      	ldr	r2, [r2, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4413      	add	r3, r2
 800715a:	f8d7 2470 	ldr.w	r2, [r7, #1136]	@ 0x470
 800715e:	429a      	cmp	r2, r3
 8007160:	d106      	bne.n	8007170 <Send_Measure_Chunk+0x98>
        {
        	address = buffer_base;
 8007162:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007166:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f8c7 3470 	str.w	r3, [r7, #1136]	@ 0x470
        }

        // ========= LETTURA METADATA =========
        Compressed_Sample_Typedef sample_header;
        RAM_Read(address, METADATA_SIZE, (uint8_t*)&sample_header);
 8007170:	f107 0310 	add.w	r3, r7, #16
 8007174:	461a      	mov	r2, r3
 8007176:	2106      	movs	r1, #6
 8007178:	f8d7 0470 	ldr.w	r0, [r7, #1136]	@ 0x470
 800717c:	f001 f88f 	bl	800829e <RAM_Read>

        uint32_t sample_size = sample_header.compressed_size.pressure_size +
 8007180:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007184:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 8007188:	881b      	ldrh	r3, [r3, #0]
 800718a:	461a      	mov	r2, r3
                               sample_header.compressed_size.volume_size +
 800718c:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007190:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 8007194:	885b      	ldrh	r3, [r3, #2]
        uint32_t sample_size = sample_header.compressed_size.pressure_size +
 8007196:	4413      	add	r3, r2
                               sample_header.compressed_size.acceleration_size;
 8007198:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 800719c:	f5a2 628d 	sub.w	r2, r2, #1128	@ 0x468
 80071a0:	8892      	ldrh	r2, [r2, #4]
                               sample_header.compressed_size.volume_size +
 80071a2:	4413      	add	r3, r2
        uint32_t sample_size = sample_header.compressed_size.pressure_size +
 80071a4:	f8c7 346c 	str.w	r3, [r7, #1132]	@ 0x46c

        // ========= VALIDAZIONE SAMPLE =========
        if (sample_size == 0 || sample_size > MAX_COMPRESSED_SIZE ||
 80071a8:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d05e      	beq.n	800726e <Send_Measure_Chunk+0x196>
 80071b0:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 80071b4:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80071b8:	d859      	bhi.n	800726e <Send_Measure_Chunk+0x196>
            sample_header.compressed_size.pressure_size > 500 ||
 80071ba:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80071be:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 80071c2:	881b      	ldrh	r3, [r3, #0]
        if (sample_size == 0 || sample_size > MAX_COMPRESSED_SIZE ||
 80071c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80071c8:	d851      	bhi.n	800726e <Send_Measure_Chunk+0x196>
            sample_header.compressed_size.volume_size > 100 ||
 80071ca:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80071ce:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 80071d2:	885b      	ldrh	r3, [r3, #2]
            sample_header.compressed_size.pressure_size > 500 ||
 80071d4:	2b64      	cmp	r3, #100	@ 0x64
 80071d6:	d84a      	bhi.n	800726e <Send_Measure_Chunk+0x196>
            sample_header.compressed_size.acceleration_size > 1000) 
 80071d8:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80071dc:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 80071e0:	889b      	ldrh	r3, [r3, #4]
            sample_header.compressed_size.volume_size > 100 ||
 80071e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80071e6:	d842      	bhi.n	800726e <Send_Measure_Chunk+0x196>
        { 
            break;
        }

        uint32_t sample_total_size = METADATA_SIZE + sample_size;
 80071e8:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 80071ec:	3306      	adds	r3, #6
 80071ee:	f8c7 3468 	str.w	r3, [r7, #1128]	@ 0x468

        // Chunk non pu contenere questo sample
        if ((raw_fill + sample_total_size) > sizeof(raw_buffer)) 
 80071f2:	f8d7 2474 	ldr.w	r2, [r7, #1140]	@ 0x474
 80071f6:	f8d7 3468 	ldr.w	r3, [r7, #1128]	@ 0x468
 80071fa:	4413      	add	r3, r2
 80071fc:	f240 424c 	movw	r2, #1100	@ 0x44c
 8007200:	4293      	cmp	r3, r2
 8007202:	d833      	bhi.n	800726c <Send_Measure_Chunk+0x194>
        {
            break;  // Invia chunk corrente
        }

        // ========= COPIA METADATA =========
        memcpy(raw_buffer + raw_fill, (uint8_t*)&sample_header, METADATA_SIZE);
 8007204:	f107 0218 	add.w	r2, r7, #24
 8007208:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 800720c:	18d1      	adds	r1, r2, r3
 800720e:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8007212:	f5a3 628d 	sub.w	r2, r3, #1128	@ 0x468
 8007216:	460b      	mov	r3, r1
 8007218:	6810      	ldr	r0, [r2, #0]
 800721a:	6018      	str	r0, [r3, #0]
 800721c:	8892      	ldrh	r2, [r2, #4]
 800721e:	809a      	strh	r2, [r3, #4]
        raw_fill += METADATA_SIZE;
 8007220:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 8007224:	3306      	adds	r3, #6
 8007226:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474
        address += METADATA_SIZE;
 800722a:	f8d7 3470 	ldr.w	r3, [r7, #1136]	@ 0x470
 800722e:	3306      	adds	r3, #6
 8007230:	f8c7 3470 	str.w	r3, [r7, #1136]	@ 0x470

        // ========= COPIA DATI SAMPLE =========
        RAM_Read(address, sample_size, raw_buffer + raw_fill);
 8007234:	f107 0218 	add.w	r2, r7, #24
 8007238:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 800723c:	4413      	add	r3, r2
 800723e:	461a      	mov	r2, r3
 8007240:	f8d7 146c 	ldr.w	r1, [r7, #1132]	@ 0x46c
 8007244:	f8d7 0470 	ldr.w	r0, [r7, #1136]	@ 0x470
 8007248:	f001 f829 	bl	800829e <RAM_Read>
        raw_fill += sample_size;
 800724c:	f8d7 2474 	ldr.w	r2, [r7, #1140]	@ 0x474
 8007250:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 8007254:	4413      	add	r3, r2
 8007256:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474
        address += SAVING_SAMPLE_SIZE;
 800725a:	f8d7 3470 	ldr.w	r3, [r7, #1136]	@ 0x470
 800725e:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8007262:	f8c7 3470 	str.w	r3, [r7, #1136]	@ 0x470
    {
 8007266:	e765      	b.n	8007134 <Send_Measure_Chunk+0x5c>
            break;  // Chunk pieno, invia
 8007268:	bf00      	nop
 800726a:	e000      	b.n	800726e <Send_Measure_Chunk+0x196>
            break;  // Invia chunk corrente
 800726c:	bf00      	nop

    } while (1);

    //  INVIO CHUNK (se contiene dati)
    if (raw_fill > 0) 
 800726e:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 8007272:	2b00      	cmp	r3, #0
 8007274:	d019      	beq.n	80072aa <Send_Measure_Chunk+0x1d2>
    {
        size_t b64_len = Base64_Encode(raw_buffer, raw_fill, (char*)tcp_chunk, sizeof(tcp_chunk));
 8007276:	f107 0018 	add.w	r0, r7, #24
 800727a:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 800727e:	4a0e      	ldr	r2, [pc, #56]	@ (80072b8 <Send_Measure_Chunk+0x1e0>)
 8007280:	f8d7 1474 	ldr.w	r1, [r7, #1140]	@ 0x474
 8007284:	f7fb fd1a 	bl	8002cbc <Base64_Encode>
 8007288:	f8c7 0464 	str.w	r0, [r7, #1124]	@ 0x464
        SIM_Send_TCP_Chunk(b64_len);
 800728c:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 8007290:	b29b      	uxth	r3, r3
 8007292:	4618      	mov	r0, r3
 8007294:	f7fb faa4 	bl	80027e0 <SIM_Send_TCP_Chunk>
        return (address - buffer_base);  // Prossimo indirizzo
 8007298:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 800729c:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 80072a0:	f8d7 2470 	ldr.w	r2, [r7, #1136]	@ 0x470
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	e001      	b.n	80072ae <Send_Measure_Chunk+0x1d6>
    }

    // Nessun dato processato
    return (uint32_t)-1;
 80072aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	f507 678f 	add.w	r7, r7, #1144	@ 0x478
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	20004988 	.word	0x20004988

080072bc <Compress_Sample>:

/*-----COMPRESSIONE DATI-----*/
Compressed_Sizes_Typedef Compress_Sample(uint8_t *input, uint16_t input_len, uint8_t *output)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b09a      	sub	sp, #104	@ 0x68
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	603b      	str	r3, [r7, #0]
 80072c8:	4613      	mov	r3, r2
 80072ca:	80fb      	strh	r3, [r7, #6]
	uint16_t out_idx = 0;
 80072cc:	2300      	movs	r3, #0
 80072ce:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	uint8_t packed_byte = 0;
 80072d2:	2300      	movs	r3, #0
 80072d4:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	Compressed_Sizes_Typedef sizes = {0, 0, 0};
 80072d8:	2300      	movs	r3, #0
 80072da:	843b      	strh	r3, [r7, #32]
 80072dc:	2300      	movs	r3, #0
 80072de:	847b      	strh	r3, [r7, #34]	@ 0x22
 80072e0:	2300      	movs	r3, #0
 80072e2:	84bb      	strh	r3, [r7, #36]	@ 0x24

    AdpcmState_Typedef press_state = {0, 0};
 80072e4:	2300      	movs	r3, #0
 80072e6:	83bb      	strh	r3, [r7, #28]
 80072e8:	2300      	movs	r3, #0
 80072ea:	77bb      	strb	r3, [r7, #30]
    AdpcmState_Typedef acc_x_state = {0, 0}, acc_y_state = {0, 0}, acc_z_state = {0, 0};
 80072ec:	2300      	movs	r3, #0
 80072ee:	833b      	strh	r3, [r7, #24]
 80072f0:	2300      	movs	r3, #0
 80072f2:	76bb      	strb	r3, [r7, #26]
 80072f4:	2300      	movs	r3, #0
 80072f6:	82bb      	strh	r3, [r7, #20]
 80072f8:	2300      	movs	r3, #0
 80072fa:	75bb      	strb	r3, [r7, #22]
 80072fc:	2300      	movs	r3, #0
 80072fe:	823b      	strh	r3, [r7, #16]
 8007300:	2300      	movs	r3, #0
 8007302:	74bb      	strb	r3, [r7, #18]

	// --- 1. Pressione ---
	uint16_t *adc = (uint16_t*)input;
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint16_t pressure_start = out_idx;
 8007308:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800730c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	output[out_idx++] = adc[0] & 0xFF;
 8007310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007312:	881a      	ldrh	r2, [r3, #0]
 8007314:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007318:	1c59      	adds	r1, r3, #1
 800731a:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 800731e:	4619      	mov	r1, r3
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	440b      	add	r3, r1
 8007324:	b2d2      	uxtb	r2, r2
 8007326:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = adc[0] >> 8;
 8007328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800732a:	881b      	ldrh	r3, [r3, #0]
 800732c:	0a1b      	lsrs	r3, r3, #8
 800732e:	b29a      	uxth	r2, r3
 8007330:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007334:	1c59      	adds	r1, r3, #1
 8007336:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 800733a:	4619      	mov	r1, r3
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	440b      	add	r3, r1
 8007340:	b2d2      	uxtb	r2, r2
 8007342:	701a      	strb	r2, [r3, #0]
	press_state.previous_value = adc[0];
 8007344:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	b21b      	sxth	r3, r3
 800734a:	83bb      	strh	r3, [r7, #28]
	for (int i = 1; i < PRESS_HALF_SAMPLES; i++) 
 800734c:	2301      	movs	r3, #1
 800734e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007350:	e033      	b.n	80073ba <Compress_Sample+0xfe>
	{
		uint8_t nibble = ADPCM_Compression(adc[i], &press_state, step_size_table_12bit, index_adjustment_table_press);
 8007352:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007354:	005b      	lsls	r3, r3, #1
 8007356:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007358:	4413      	add	r3, r2
 800735a:	881b      	ldrh	r3, [r3, #0]
 800735c:	b218      	sxth	r0, r3
 800735e:	f107 011c 	add.w	r1, r7, #28
 8007362:	4ba0      	ldr	r3, [pc, #640]	@ (80075e4 <Compress_Sample+0x328>)
 8007364:	4aa0      	ldr	r2, [pc, #640]	@ (80075e8 <Compress_Sample+0x32c>)
 8007366:	f000 f9e1 	bl	800772c <ADPCM_Compression>
 800736a:	4603      	mov	r3, r0
 800736c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (i % 2 != 0) 
 8007370:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b00      	cmp	r3, #0
 8007378:	d004      	beq.n	8007384 <Compress_Sample+0xc8>
		{
			packed_byte = nibble;
 800737a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800737e:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8007382:	e017      	b.n	80073b4 <Compress_Sample+0xf8>
		} else 
		{
			packed_byte |= (nibble << 4);
 8007384:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	b25a      	sxtb	r2, r3
 800738c:	f997 3065 	ldrsb.w	r3, [r7, #101]	@ 0x65
 8007390:	4313      	orrs	r3, r2
 8007392:	b25b      	sxtb	r3, r3
 8007394:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
			output[out_idx++] = packed_byte;
 8007398:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800739c:	1c5a      	adds	r2, r3, #1
 800739e:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 80073a2:	461a      	mov	r2, r3
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	4413      	add	r3, r2
 80073a8:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 80073ac:	701a      	strb	r2, [r3, #0]
			packed_byte = 0;
 80073ae:	2300      	movs	r3, #0
 80073b0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	for (int i = 1; i < PRESS_HALF_SAMPLES; i++) 
 80073b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073b6:	3301      	adds	r3, #1
 80073b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80073ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80073be:	ddc8      	ble.n	8007352 <Compress_Sample+0x96>
		}
	}

	if ((PRESS_HALF_SAMPLES - 1) % 2 != 0) 
	{
		output[out_idx++] = packed_byte;
 80073c0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 80073ca:	461a      	mov	r2, r3
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	4413      	add	r3, r2
 80073d0:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 80073d4:	701a      	strb	r2, [r3, #0]
		packed_byte = 0;
 80073d6:	2300      	movs	r3, #0
 80073d8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	}
	sizes.pressure_size = out_idx - pressure_start;
 80073dc:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80073e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	843b      	strh	r3, [r7, #32]

	// --- 2. Flusso (RLE) ---
	uint32_t *counter = (uint32_t*)(input + PRESS_HALF_LEN);
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80073f0:	643b      	str	r3, [r7, #64]	@ 0x40
	uint16_t volume_start = out_idx;
 80073f2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80073f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e

	uint32_t prev = counter[0];
 80073f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uint16_t run_len = 1;
 80073fe:	2301      	movs	r3, #1
 8007400:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

	for (int i = 1; i < MAX_VOLUME_SAMPLES; i++)
 8007404:	2301      	movs	r3, #1
 8007406:	657b      	str	r3, [r7, #84]	@ 0x54
 8007408:	e058      	b.n	80074bc <Compress_Sample+0x200>
	{
		if (counter[i] == prev && run_len < 255)
 800740a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007410:	4413      	add	r3, r2
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007416:	429a      	cmp	r2, r3
 8007418:	d109      	bne.n	800742e <Compress_Sample+0x172>
 800741a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800741e:	2bfe      	cmp	r3, #254	@ 0xfe
 8007420:	d805      	bhi.n	800742e <Compress_Sample+0x172>
		{
			run_len++;
 8007422:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8007426:	3301      	adds	r3, #1
 8007428:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800742c:	e043      	b.n	80074b6 <Compress_Sample+0x1fa>
		}
		else
		{
			// Scrivi valore e run_len (4 byte valore + 1 byte run_len)
			output[out_idx++] = prev & 0xFF;
 800742e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007432:	1c5a      	adds	r2, r3, #1
 8007434:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 8007438:	461a      	mov	r2, r3
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	4413      	add	r3, r2
 800743e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007440:	b2d2      	uxtb	r2, r2
 8007442:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = (prev >> 8) & 0xFF;
 8007444:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007446:	0a1a      	lsrs	r2, r3, #8
 8007448:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800744c:	1c59      	adds	r1, r3, #1
 800744e:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8007452:	4619      	mov	r1, r3
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	440b      	add	r3, r1
 8007458:	b2d2      	uxtb	r2, r2
 800745a:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = (prev >> 16) & 0xFF;
 800745c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800745e:	0c1a      	lsrs	r2, r3, #16
 8007460:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007464:	1c59      	adds	r1, r3, #1
 8007466:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 800746a:	4619      	mov	r1, r3
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	440b      	add	r3, r1
 8007470:	b2d2      	uxtb	r2, r2
 8007472:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = (prev >> 24) & 0xFF;
 8007474:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007476:	0e1a      	lsrs	r2, r3, #24
 8007478:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800747c:	1c59      	adds	r1, r3, #1
 800747e:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8007482:	4619      	mov	r1, r3
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	440b      	add	r3, r1
 8007488:	b2d2      	uxtb	r2, r2
 800748a:	701a      	strb	r2, [r3, #0]
			output[out_idx++] = run_len;
 800748c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 8007496:	461a      	mov	r2, r3
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	4413      	add	r3, r2
 800749c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80074a0:	b2d2      	uxtb	r2, r2
 80074a2:	701a      	strb	r2, [r3, #0]
			prev = counter[i];
 80074a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074aa:	4413      	add	r3, r2
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
			run_len = 1;
 80074b0:	2301      	movs	r3, #1
 80074b2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	for (int i = 1; i < MAX_VOLUME_SAMPLES; i++)
 80074b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074b8:	3301      	adds	r3, #1
 80074ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80074bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074be:	2b09      	cmp	r3, #9
 80074c0:	dda3      	ble.n	800740a <Compress_Sample+0x14e>
		}
	}
	// Scrivi l'ultimo run
	output[out_idx++] = prev & 0xFF;
 80074c2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80074c6:	1c5a      	adds	r2, r3, #1
 80074c8:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 80074cc:	461a      	mov	r2, r3
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	4413      	add	r3, r2
 80074d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80074d4:	b2d2      	uxtb	r2, r2
 80074d6:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = (prev >> 8) & 0xFF;
 80074d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074da:	0a1a      	lsrs	r2, r3, #8
 80074dc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80074e0:	1c59      	adds	r1, r3, #1
 80074e2:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80074e6:	4619      	mov	r1, r3
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	440b      	add	r3, r1
 80074ec:	b2d2      	uxtb	r2, r2
 80074ee:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = (prev >> 16) & 0xFF;
 80074f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074f2:	0c1a      	lsrs	r2, r3, #16
 80074f4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80074f8:	1c59      	adds	r1, r3, #1
 80074fa:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80074fe:	4619      	mov	r1, r3
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	440b      	add	r3, r1
 8007504:	b2d2      	uxtb	r2, r2
 8007506:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = (prev >> 24) & 0xFF;
 8007508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800750a:	0e1a      	lsrs	r2, r3, #24
 800750c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007510:	1c59      	adds	r1, r3, #1
 8007512:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 8007516:	4619      	mov	r1, r3
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	440b      	add	r3, r1
 800751c:	b2d2      	uxtb	r2, r2
 800751e:	701a      	strb	r2, [r3, #0]
	output[out_idx++] = run_len;
 8007520:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007524:	1c5a      	adds	r2, r3, #1
 8007526:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 800752a:	461a      	mov	r2, r3
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	4413      	add	r3, r2
 8007530:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8007534:	b2d2      	uxtb	r2, r2
 8007536:	701a      	strb	r2, [r3, #0]

	sizes.volume_size = out_idx - volume_start;
 8007538:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 800753c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	b29b      	uxth	r3, r3
 8007542:	847b      	strh	r3, [r7, #34]	@ 0x22

	// --- 3. Accelerometro (3 canali separati) ---
	uint8_t *accel = input + PRESS_HALF_LEN + MAX_VOLUME_LEN;
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800754a:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t accel_start = out_idx;
 800754c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007550:	86fb      	strh	r3, [r7, #54]	@ 0x36

	uint16_t x0 = accel[1] | (accel[2] << 8);
 8007552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007554:	3301      	adds	r3, #1
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	b21a      	sxth	r2, r3
 800755a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800755c:	3302      	adds	r3, #2
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	b21b      	sxth	r3, r3
 8007562:	021b      	lsls	r3, r3, #8
 8007564:	b21b      	sxth	r3, r3
 8007566:	4313      	orrs	r3, r2
 8007568:	b21b      	sxth	r3, r3
 800756a:	86bb      	strh	r3, [r7, #52]	@ 0x34
	uint16_t y0 = accel[3] | (accel[4] << 8);
 800756c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800756e:	3303      	adds	r3, #3
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	b21a      	sxth	r2, r3
 8007574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007576:	3304      	adds	r3, #4
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	b21b      	sxth	r3, r3
 800757c:	021b      	lsls	r3, r3, #8
 800757e:	b21b      	sxth	r3, r3
 8007580:	4313      	orrs	r3, r2
 8007582:	b21b      	sxth	r3, r3
 8007584:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint16_t z0 = accel[5] | (accel[6] << 8);
 8007586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007588:	3305      	adds	r3, #5
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	b21a      	sxth	r2, r3
 800758e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007590:	3306      	adds	r3, #6
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	b21b      	sxth	r3, r3
 8007596:	021b      	lsls	r3, r3, #8
 8007598:	b21b      	sxth	r3, r3
 800759a:	4313      	orrs	r3, r2
 800759c:	b21b      	sxth	r3, r3
 800759e:	863b      	strh	r3, [r7, #48]	@ 0x30
	acc_x_state.previous_value = x0;
 80075a0:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80075a4:	833b      	strh	r3, [r7, #24]
	acc_y_state.previous_value = y0;
 80075a6:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80075aa:	82bb      	strh	r3, [r7, #20]
	acc_z_state.previous_value = z0;
 80075ac:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80075b0:	823b      	strh	r3, [r7, #16]
	for(int k=0; k<7; ++k) output[out_idx++] = accel[k];
 80075b2:	2300      	movs	r3, #0
 80075b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80075b6:	e00f      	b.n	80075d8 <Compress_Sample+0x31c>
 80075b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075bc:	441a      	add	r2, r3
 80075be:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80075c2:	1c59      	adds	r1, r3, #1
 80075c4:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80075c8:	4619      	mov	r1, r3
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	440b      	add	r3, r1
 80075ce:	7812      	ldrb	r2, [r2, #0]
 80075d0:	701a      	strb	r2, [r3, #0]
 80075d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075d4:	3301      	adds	r3, #1
 80075d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80075d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075da:	2b06      	cmp	r3, #6
 80075dc:	ddec      	ble.n	80075b8 <Compress_Sample+0x2fc>
	for (int i = 1; i < ACC_FIFO_WATERMARK; i++) 
 80075de:	2301      	movs	r3, #1
 80075e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075e2:	e089      	b.n	80076f8 <Compress_Sample+0x43c>
 80075e4:	08019384 	.word	0x08019384
 80075e8:	080192d4 	.word	0x080192d4
	{
		uint16_t x = accel[i*7+1] | (accel[i*7+2] << 8);
 80075ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075ee:	4613      	mov	r3, r2
 80075f0:	00db      	lsls	r3, r3, #3
 80075f2:	1a9b      	subs	r3, r3, r2
 80075f4:	3301      	adds	r3, #1
 80075f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075f8:	4413      	add	r3, r2
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	b219      	sxth	r1, r3
 80075fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007600:	4613      	mov	r3, r2
 8007602:	00db      	lsls	r3, r3, #3
 8007604:	1a9b      	subs	r3, r3, r2
 8007606:	3302      	adds	r3, #2
 8007608:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800760a:	4413      	add	r3, r2
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	b21b      	sxth	r3, r3
 8007610:	021b      	lsls	r3, r3, #8
 8007612:	b21b      	sxth	r3, r3
 8007614:	430b      	orrs	r3, r1
 8007616:	b21b      	sxth	r3, r3
 8007618:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		uint16_t y = accel[i*7+3] | (accel[i*7+4] << 8);
 800761a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800761c:	4613      	mov	r3, r2
 800761e:	00db      	lsls	r3, r3, #3
 8007620:	1a9b      	subs	r3, r3, r2
 8007622:	3303      	adds	r3, #3
 8007624:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007626:	4413      	add	r3, r2
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	b219      	sxth	r1, r3
 800762c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800762e:	4613      	mov	r3, r2
 8007630:	00db      	lsls	r3, r3, #3
 8007632:	1a9b      	subs	r3, r3, r2
 8007634:	3304      	adds	r3, #4
 8007636:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007638:	4413      	add	r3, r2
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	b21b      	sxth	r3, r3
 800763e:	021b      	lsls	r3, r3, #8
 8007640:	b21b      	sxth	r3, r3
 8007642:	430b      	orrs	r3, r1
 8007644:	b21b      	sxth	r3, r3
 8007646:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		uint16_t z = accel[i*7+5] | (accel[i*7+6] << 8);
 8007648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800764a:	4613      	mov	r3, r2
 800764c:	00db      	lsls	r3, r3, #3
 800764e:	1a9b      	subs	r3, r3, r2
 8007650:	3305      	adds	r3, #5
 8007652:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007654:	4413      	add	r3, r2
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	b219      	sxth	r1, r3
 800765a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800765c:	4613      	mov	r3, r2
 800765e:	00db      	lsls	r3, r3, #3
 8007660:	1a9b      	subs	r3, r3, r2
 8007662:	3306      	adds	r3, #6
 8007664:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007666:	4413      	add	r3, r2
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	b21b      	sxth	r3, r3
 800766c:	021b      	lsls	r3, r3, #8
 800766e:	b21b      	sxth	r3, r3
 8007670:	430b      	orrs	r3, r1
 8007672:	b21b      	sxth	r3, r3
 8007674:	857b      	strh	r3, [r7, #42]	@ 0x2a
		uint8_t nibble_x = ADPCM_Compression(x, &acc_x_state, step_size_table_16bit, index_adjustment_table_acc);
 8007676:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 800767a:	f107 0118 	add.w	r1, r7, #24
 800767e:	4b29      	ldr	r3, [pc, #164]	@ (8007724 <Compress_Sample+0x468>)
 8007680:	4a29      	ldr	r2, [pc, #164]	@ (8007728 <Compress_Sample+0x46c>)
 8007682:	f000 f853 	bl	800772c <ADPCM_Compression>
 8007686:	4603      	mov	r3, r0
 8007688:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
		uint8_t nibble_y = ADPCM_Compression(y, &acc_y_state, step_size_table_16bit, index_adjustment_table_acc);
 800768c:	f9b7 002c 	ldrsh.w	r0, [r7, #44]	@ 0x2c
 8007690:	f107 0114 	add.w	r1, r7, #20
 8007694:	4b23      	ldr	r3, [pc, #140]	@ (8007724 <Compress_Sample+0x468>)
 8007696:	4a24      	ldr	r2, [pc, #144]	@ (8007728 <Compress_Sample+0x46c>)
 8007698:	f000 f848 	bl	800772c <ADPCM_Compression>
 800769c:	4603      	mov	r3, r0
 800769e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
		uint8_t nibble_z = ADPCM_Compression(z, &acc_z_state, step_size_table_16bit, index_adjustment_table_acc);
 80076a2:	f9b7 002a 	ldrsh.w	r0, [r7, #42]	@ 0x2a
 80076a6:	f107 0110 	add.w	r1, r7, #16
 80076aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007724 <Compress_Sample+0x468>)
 80076ac:	4a1e      	ldr	r2, [pc, #120]	@ (8007728 <Compress_Sample+0x46c>)
 80076ae:	f000 f83d 	bl	800772c <ADPCM_Compression>
 80076b2:	4603      	mov	r3, r0
 80076b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		output[out_idx++] = nibble_x | (nibble_y << 4);
 80076b8:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 80076bc:	011b      	lsls	r3, r3, #4
 80076be:	b25a      	sxtb	r2, r3
 80076c0:	f997 3029 	ldrsb.w	r3, [r7, #41]	@ 0x29
 80076c4:	4313      	orrs	r3, r2
 80076c6:	b25a      	sxtb	r2, r3
 80076c8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80076cc:	1c59      	adds	r1, r3, #1
 80076ce:	f8a7 1066 	strh.w	r1, [r7, #102]	@ 0x66
 80076d2:	4619      	mov	r1, r3
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	440b      	add	r3, r1
 80076d8:	b2d2      	uxtb	r2, r2
 80076da:	701a      	strb	r2, [r3, #0]
		output[out_idx++] = nibble_z;
 80076dc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80076e0:	1c5a      	adds	r2, r3, #1
 80076e2:	f8a7 2066 	strh.w	r2, [r7, #102]	@ 0x66
 80076e6:	461a      	mov	r2, r3
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	4413      	add	r3, r2
 80076ec:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80076f0:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < ACC_FIFO_WATERMARK; i++) 
 80076f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f4:	3301      	adds	r3, #1
 80076f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80076fc:	f77f af76 	ble.w	80075ec <Compress_Sample+0x330>
	}
	sizes.acceleration_size = out_idx - accel_start;
 8007700:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8007704:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007706:	1ad3      	subs	r3, r2, r3
 8007708:	b29b      	uxth	r3, r3
 800770a:	84bb      	strh	r3, [r7, #36]	@ 0x24

	return sizes;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	461a      	mov	r2, r3
 8007710:	f107 0320 	add.w	r3, r7, #32
 8007714:	6818      	ldr	r0, [r3, #0]
 8007716:	6010      	str	r0, [r2, #0]
 8007718:	889b      	ldrh	r3, [r3, #4]
 800771a:	8093      	strh	r3, [r2, #4]
}
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	3768      	adds	r7, #104	@ 0x68
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	0801938c 	.word	0x0801938c
 8007728:	08019224 	.word	0x08019224

0800772c <ADPCM_Compression>:

/*-----FUNZIONE DI COMPRESSIONE ADPCM-----*/
uint8_t ADPCM_Compression(int16_t sample, AdpcmState_Typedef* state, const uint16_t* step_size_table, const int8_t* index_adjustment_table) 
{
 800772c:	b480      	push	{r7}
 800772e:	b089      	sub	sp, #36	@ 0x24
 8007730:	af00      	add	r7, sp, #0
 8007732:	60b9      	str	r1, [r7, #8]
 8007734:	607a      	str	r2, [r7, #4]
 8007736:	603b      	str	r3, [r7, #0]
 8007738:	4603      	mov	r3, r0
 800773a:	81fb      	strh	r3, [r7, #14]
    int32_t diff = (int32_t)sample - state->previous_value;
 800773c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	f9b2 2000 	ldrsh.w	r2, [r2]
 8007746:	1a9b      	subs	r3, r3, r2
 8007748:	61fb      	str	r3, [r7, #28]
    uint16_t step = step_size_table[state->step_index];
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007750:	005b      	lsls	r3, r3, #1
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	4413      	add	r3, r2
 8007756:	881b      	ldrh	r3, [r3, #0]
 8007758:	837b      	strh	r3, [r7, #26]
    uint8_t nibble = 0;
 800775a:	2300      	movs	r3, #0
 800775c:	767b      	strb	r3, [r7, #25]

    if (diff < 0) 
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	2b00      	cmp	r3, #0
 8007762:	da04      	bge.n	800776e <ADPCM_Compression+0x42>
    {
        nibble = 8; // Bit di segno
 8007764:	2308      	movs	r3, #8
 8007766:	767b      	strb	r3, [r7, #25]
        diff = -diff;
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	425b      	negs	r3, r3
 800776c:	61fb      	str	r3, [r7, #28]
    }

    if (step == 0) step = 1;
 800776e:	8b7b      	ldrh	r3, [r7, #26]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d101      	bne.n	8007778 <ADPCM_Compression+0x4c>
 8007774:	2301      	movs	r3, #1
 8007776:	837b      	strh	r3, [r7, #26]
    
    // Calcola il nibble quantizzato
    uint32_t temp = (uint32_t)diff * 4;
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	613b      	str	r3, [r7, #16]
    if (temp < step) 
 800777e:	8b7b      	ldrh	r3, [r7, #26]
 8007780:	693a      	ldr	r2, [r7, #16]
 8007782:	429a      	cmp	r2, r3
 8007784:	d311      	bcc.n	80077aa <ADPCM_Compression+0x7e>
    {
        nibble |= 0;
    } 
    else 
    {
        nibble |= (uint8_t)((temp / step > 7) ? 7 : (temp / step));
 8007786:	8b7b      	ldrh	r3, [r7, #26]
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	fbb2 f3f3 	udiv	r3, r2, r3
 800778e:	2b07      	cmp	r3, #7
 8007790:	d805      	bhi.n	800779e <ADPCM_Compression+0x72>
 8007792:	8b7b      	ldrh	r3, [r7, #26]
 8007794:	693a      	ldr	r2, [r7, #16]
 8007796:	fbb2 f3f3 	udiv	r3, r2, r3
 800779a:	b25b      	sxtb	r3, r3
 800779c:	e000      	b.n	80077a0 <ADPCM_Compression+0x74>
 800779e:	2307      	movs	r3, #7
 80077a0:	f997 2019 	ldrsb.w	r2, [r7, #25]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	b25b      	sxtb	r3, r3
 80077a8:	767b      	strb	r3, [r7, #25]
    }

    // Ricostruisci il valore per la predizione successiva (usando solo il nibble)
    int32_t reconstructed_diff = (step * (nibble & 7)) / 4 + step / 8;
 80077aa:	8b7b      	ldrh	r3, [r7, #26]
 80077ac:	7e7a      	ldrb	r2, [r7, #25]
 80077ae:	f002 0207 	and.w	r2, r2, #7
 80077b2:	fb02 f303 	mul.w	r3, r2, r3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	da00      	bge.n	80077bc <ADPCM_Compression+0x90>
 80077ba:	3303      	adds	r3, #3
 80077bc:	109b      	asrs	r3, r3, #2
 80077be:	461a      	mov	r2, r3
 80077c0:	8b7b      	ldrh	r3, [r7, #26]
 80077c2:	08db      	lsrs	r3, r3, #3
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	4413      	add	r3, r2
 80077c8:	617b      	str	r3, [r7, #20]
    if (nibble & 8) {
 80077ca:	7e7b      	ldrb	r3, [r7, #25]
 80077cc:	f003 0308 	and.w	r3, r3, #8
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <ADPCM_Compression+0xae>
        reconstructed_diff = -reconstructed_diff;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	425b      	negs	r3, r3
 80077d8:	617b      	str	r3, [r7, #20]
    }
    
    state->previous_value += reconstructed_diff;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	4413      	add	r3, r2
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	b21a      	sxth	r2, r3
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	801a      	strh	r2, [r3, #0]

    // CLAMP DINAMICO BASATO SULLA LUT
    if (step_size_table == step_size_table_12bit) 
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a1e      	ldr	r2, [pc, #120]	@ (800786c <ADPCM_Compression+0x140>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d111      	bne.n	800781c <ADPCM_Compression+0xf0>
    {
        // Dati 12-bit ADC: unsigned 0-4095
        if (state->previous_value > 4095) state->previous_value = 4095;
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007802:	db03      	blt.n	800780c <ADPCM_Compression+0xe0>
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800780a:	801a      	strh	r2, [r3, #0]
        if (state->previous_value < 0) state->previous_value = 0;
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007812:	2b00      	cmp	r3, #0
 8007814:	da02      	bge.n	800781c <ADPCM_Compression+0xf0>
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2200      	movs	r2, #0
 800781a:	801a      	strh	r2, [r3, #0]
        // Dati 16-bit accelerometro: signed -32768 to +32767
        if (state->previous_value > 32767) state->previous_value = 32767;
        if (state->previous_value < -32768) state->previous_value = -32768;
    }

    state->step_index += index_adjustment_table[nibble & 7];
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007822:	b2da      	uxtb	r2, r3
 8007824:	7e7b      	ldrb	r3, [r7, #25]
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	6839      	ldr	r1, [r7, #0]
 800782c:	440b      	add	r3, r1
 800782e:	f993 3000 	ldrsb.w	r3, [r3]
 8007832:	b2db      	uxtb	r3, r3
 8007834:	4413      	add	r3, r2
 8007836:	b2db      	uxtb	r3, r3
 8007838:	b25a      	sxtb	r2, r3
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	709a      	strb	r2, [r3, #2]
    if (state->step_index < 0) state->step_index = 0;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007844:	2b00      	cmp	r3, #0
 8007846:	da02      	bge.n	800784e <ADPCM_Compression+0x122>
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	2200      	movs	r2, #0
 800784c:	709a      	strb	r2, [r3, #2]
    if (state->step_index > 87) state->step_index = 87;
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007854:	2b57      	cmp	r3, #87	@ 0x57
 8007856:	dd02      	ble.n	800785e <ADPCM_Compression+0x132>
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2257      	movs	r2, #87	@ 0x57
 800785c:	709a      	strb	r2, [r3, #2]

    return nibble;
 800785e:	7e7b      	ldrb	r3, [r7, #25]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3724      	adds	r7, #36	@ 0x24
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	080192d4 	.word	0x080192d4

08007870 <Apply_Config>:


/*-----APPLICA VALORI CONFIGURAZIONE-----*/
void Apply_Config(void)
{
 8007870:	b590      	push	{r4, r7, lr}
 8007872:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
	FIL config_file;
	UINT bytes_written;
	
	if(strcmp(cfg_var, "DEVICE_ID") == 0) 
 800787a:	499a      	ldr	r1, [pc, #616]	@ (8007ae4 <Apply_Config+0x274>)
 800787c:	489a      	ldr	r0, [pc, #616]	@ (8007ae8 <Apply_Config+0x278>)
 800787e:	f7f8 fca7 	bl	80001d0 <strcmp>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d107      	bne.n	8007898 <Apply_Config+0x28>
	{
		config.device_id = (uint8_t)atoi(new_cfg_val);
 8007888:	4898      	ldr	r0, [pc, #608]	@ (8007aec <Apply_Config+0x27c>)
 800788a:	f010 f81f 	bl	80178cc <atoi>
 800788e:	4603      	mov	r3, r0
 8007890:	b2da      	uxtb	r2, r3
 8007892:	4b97      	ldr	r3, [pc, #604]	@ (8007af0 <Apply_Config+0x280>)
 8007894:	701a      	strb	r2, [r3, #0]
 8007896:	e151      	b.n	8007b3c <Apply_Config+0x2cc>
    }
	else if(strcmp(cfg_var, "SAMP_FREQ") == 0)
 8007898:	4996      	ldr	r1, [pc, #600]	@ (8007af4 <Apply_Config+0x284>)
 800789a:	4893      	ldr	r0, [pc, #588]	@ (8007ae8 <Apply_Config+0x278>)
 800789c:	f7f8 fc98 	bl	80001d0 <strcmp>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d138      	bne.n	8007918 <Apply_Config+0xa8>
	{
		if((uint16_t)atoi(new_cfg_val) != 800 && (uint16_t)atoi(new_cfg_val) != 1600)
 80078a6:	4891      	ldr	r0, [pc, #580]	@ (8007aec <Apply_Config+0x27c>)
 80078a8:	f010 f810 	bl	80178cc <atoi>
 80078ac:	4603      	mov	r3, r0
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80078b4:	d00b      	beq.n	80078ce <Apply_Config+0x5e>
 80078b6:	488d      	ldr	r0, [pc, #564]	@ (8007aec <Apply_Config+0x27c>)
 80078b8:	f010 f808 	bl	80178cc <atoi>
 80078bc:	4603      	mov	r3, r0
 80078be:	b29b      	uxth	r3, r3
 80078c0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80078c4:	d003      	beq.n	80078ce <Apply_Config+0x5e>
		{
			SIM_Send_TCP("R:ERR");
 80078c6:	488c      	ldr	r0, [pc, #560]	@ (8007af8 <Apply_Config+0x288>)
 80078c8:	f7fa ff5c 	bl	8002784 <SIM_Send_TCP>
			return;
 80078cc:	e166      	b.n	8007b9c <Apply_Config+0x32c>
		}
		else
		{
			if(((config.samp_freq / ACC_FIFO_WATERMARK) * config.buffering_secs * SAVING_BUFFER_LEN) * 2 > psram_get_size()) 
 80078ce:	4b88      	ldr	r3, [pc, #544]	@ (8007af0 <Apply_Config+0x280>)
 80078d0:	885b      	ldrh	r3, [r3, #2]
 80078d2:	4a8a      	ldr	r2, [pc, #552]	@ (8007afc <Apply_Config+0x28c>)
 80078d4:	fba2 2303 	umull	r2, r3, r2, r3
 80078d8:	099b      	lsrs	r3, r3, #6
 80078da:	b29b      	uxth	r3, r3
 80078dc:	461a      	mov	r2, r3
 80078de:	4b84      	ldr	r3, [pc, #528]	@ (8007af0 <Apply_Config+0x280>)
 80078e0:	791b      	ldrb	r3, [r3, #4]
 80078e2:	fb02 f303 	mul.w	r3, r2, r3
 80078e6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80078ea:	fb02 f303 	mul.w	r3, r2, r3
 80078ee:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	461c      	mov	r4, r3
 80078f6:	f000 fd05 	bl	8008304 <psram_get_size>
 80078fa:	4603      	mov	r3, r0
 80078fc:	429c      	cmp	r4, r3
 80078fe:	d907      	bls.n	8007910 <Apply_Config+0xa0>
			{
				config.samp_freq = (uint16_t)atoi(new_cfg_val);
 8007900:	487a      	ldr	r0, [pc, #488]	@ (8007aec <Apply_Config+0x27c>)
 8007902:	f00f ffe3 	bl	80178cc <atoi>
 8007906:	4603      	mov	r3, r0
 8007908:	b29a      	uxth	r2, r3
 800790a:	4b79      	ldr	r3, [pc, #484]	@ (8007af0 <Apply_Config+0x280>)
 800790c:	805a      	strh	r2, [r3, #2]
 800790e:	e115      	b.n	8007b3c <Apply_Config+0x2cc>
			}
			else
			{
				SIM_Send_TCP("R:ERR");
 8007910:	4879      	ldr	r0, [pc, #484]	@ (8007af8 <Apply_Config+0x288>)
 8007912:	f7fa ff37 	bl	8002784 <SIM_Send_TCP>
				return;
 8007916:	e141      	b.n	8007b9c <Apply_Config+0x32c>
			}
		}
	}
	else if(strcmp(cfg_var, "BUFFER_SECS") == 0)
 8007918:	4979      	ldr	r1, [pc, #484]	@ (8007b00 <Apply_Config+0x290>)
 800791a:	4873      	ldr	r0, [pc, #460]	@ (8007ae8 <Apply_Config+0x278>)
 800791c:	f7f8 fc58 	bl	80001d0 <strcmp>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	d136      	bne.n	8007994 <Apply_Config+0x124>
	{
		if((uint8_t)atoi(new_cfg_val) < 5 || (uint8_t)atoi(new_cfg_val) > 30)
 8007926:	4871      	ldr	r0, [pc, #452]	@ (8007aec <Apply_Config+0x27c>)
 8007928:	f00f ffd0 	bl	80178cc <atoi>
 800792c:	4603      	mov	r3, r0
 800792e:	b2db      	uxtb	r3, r3
 8007930:	2b04      	cmp	r3, #4
 8007932:	d906      	bls.n	8007942 <Apply_Config+0xd2>
 8007934:	486d      	ldr	r0, [pc, #436]	@ (8007aec <Apply_Config+0x27c>)
 8007936:	f00f ffc9 	bl	80178cc <atoi>
 800793a:	4603      	mov	r3, r0
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b1e      	cmp	r3, #30
 8007940:	d903      	bls.n	800794a <Apply_Config+0xda>
		{
			SIM_Send_TCP("R:ERR");
 8007942:	486d      	ldr	r0, [pc, #436]	@ (8007af8 <Apply_Config+0x288>)
 8007944:	f7fa ff1e 	bl	8002784 <SIM_Send_TCP>
			return;
 8007948:	e128      	b.n	8007b9c <Apply_Config+0x32c>
		}
		else
		{
			if(((config.samp_freq / ACC_FIFO_WATERMARK) * config.buffering_secs * SAVING_BUFFER_LEN) * 2 > psram_get_size()) 
 800794a:	4b69      	ldr	r3, [pc, #420]	@ (8007af0 <Apply_Config+0x280>)
 800794c:	885b      	ldrh	r3, [r3, #2]
 800794e:	4a6b      	ldr	r2, [pc, #428]	@ (8007afc <Apply_Config+0x28c>)
 8007950:	fba2 2303 	umull	r2, r3, r2, r3
 8007954:	099b      	lsrs	r3, r3, #6
 8007956:	b29b      	uxth	r3, r3
 8007958:	461a      	mov	r2, r3
 800795a:	4b65      	ldr	r3, [pc, #404]	@ (8007af0 <Apply_Config+0x280>)
 800795c:	791b      	ldrb	r3, [r3, #4]
 800795e:	fb02 f303 	mul.w	r3, r2, r3
 8007962:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8007966:	fb02 f303 	mul.w	r3, r2, r3
 800796a:	f503 63b4 	add.w	r3, r3, #1440	@ 0x5a0
 800796e:	005b      	lsls	r3, r3, #1
 8007970:	461c      	mov	r4, r3
 8007972:	f000 fcc7 	bl	8008304 <psram_get_size>
 8007976:	4603      	mov	r3, r0
 8007978:	429c      	cmp	r4, r3
 800797a:	d907      	bls.n	800798c <Apply_Config+0x11c>
			{
				config.buffering_secs = (uint8_t)atoi(new_cfg_val);
 800797c:	485b      	ldr	r0, [pc, #364]	@ (8007aec <Apply_Config+0x27c>)
 800797e:	f00f ffa5 	bl	80178cc <atoi>
 8007982:	4603      	mov	r3, r0
 8007984:	b2da      	uxtb	r2, r3
 8007986:	4b5a      	ldr	r3, [pc, #360]	@ (8007af0 <Apply_Config+0x280>)
 8007988:	711a      	strb	r2, [r3, #4]
 800798a:	e0d7      	b.n	8007b3c <Apply_Config+0x2cc>
			}
			else
			{
				SIM_Send_TCP("R:ERR");
 800798c:	485a      	ldr	r0, [pc, #360]	@ (8007af8 <Apply_Config+0x288>)
 800798e:	f7fa fef9 	bl	8002784 <SIM_Send_TCP>
				return;
 8007992:	e103      	b.n	8007b9c <Apply_Config+0x32c>
			}
		}
	}
	else if(strcmp(cfg_var, "CONN_TIMEOUT") == 0)
 8007994:	495b      	ldr	r1, [pc, #364]	@ (8007b04 <Apply_Config+0x294>)
 8007996:	4854      	ldr	r0, [pc, #336]	@ (8007ae8 <Apply_Config+0x278>)
 8007998:	f7f8 fc1a 	bl	80001d0 <strcmp>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d107      	bne.n	80079b2 <Apply_Config+0x142>
	{
		config.connection_timeout_ms = (uint32_t)atoi(new_cfg_val);
 80079a2:	4852      	ldr	r0, [pc, #328]	@ (8007aec <Apply_Config+0x27c>)
 80079a4:	f00f ff92 	bl	80178cc <atoi>
 80079a8:	4603      	mov	r3, r0
 80079aa:	461a      	mov	r2, r3
 80079ac:	4b50      	ldr	r3, [pc, #320]	@ (8007af0 <Apply_Config+0x280>)
 80079ae:	609a      	str	r2, [r3, #8]
 80079b0:	e0c4      	b.n	8007b3c <Apply_Config+0x2cc>
	}
	else if(strcmp(cfg_var, "LOG_PERIOD") == 0)
 80079b2:	4955      	ldr	r1, [pc, #340]	@ (8007b08 <Apply_Config+0x298>)
 80079b4:	484c      	ldr	r0, [pc, #304]	@ (8007ae8 <Apply_Config+0x278>)
 80079b6:	f7f8 fc0b 	bl	80001d0 <strcmp>
 80079ba:	4603      	mov	r3, r0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d107      	bne.n	80079d0 <Apply_Config+0x160>
	{
		config.log_period_ms = (uint32_t)atoi(new_cfg_val);
 80079c0:	484a      	ldr	r0, [pc, #296]	@ (8007aec <Apply_Config+0x27c>)
 80079c2:	f00f ff83 	bl	80178cc <atoi>
 80079c6:	4603      	mov	r3, r0
 80079c8:	461a      	mov	r2, r3
 80079ca:	4b49      	ldr	r3, [pc, #292]	@ (8007af0 <Apply_Config+0x280>)
 80079cc:	60da      	str	r2, [r3, #12]
 80079ce:	e0b5      	b.n	8007b3c <Apply_Config+0x2cc>
	}
	else if(strcmp(cfg_var, "HAMMER_TH") == 0)
 80079d0:	494e      	ldr	r1, [pc, #312]	@ (8007b0c <Apply_Config+0x29c>)
 80079d2:	4845      	ldr	r0, [pc, #276]	@ (8007ae8 <Apply_Config+0x278>)
 80079d4:	f7f8 fbfc 	bl	80001d0 <strcmp>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d107      	bne.n	80079ee <Apply_Config+0x17e>
	{
		config.hammer_th = (uint16_t)atoi(new_cfg_val);
 80079de:	4843      	ldr	r0, [pc, #268]	@ (8007aec <Apply_Config+0x27c>)
 80079e0:	f00f ff74 	bl	80178cc <atoi>
 80079e4:	4603      	mov	r3, r0
 80079e6:	b29a      	uxth	r2, r3
 80079e8:	4b41      	ldr	r3, [pc, #260]	@ (8007af0 <Apply_Config+0x280>)
 80079ea:	821a      	strh	r2, [r3, #16]
 80079ec:	e0a6      	b.n	8007b3c <Apply_Config+0x2cc>
	}
    else if(strcmp(cfg_var, "HIGH_TH") == 0) 
 80079ee:	4948      	ldr	r1, [pc, #288]	@ (8007b10 <Apply_Config+0x2a0>)
 80079f0:	483d      	ldr	r0, [pc, #244]	@ (8007ae8 <Apply_Config+0x278>)
 80079f2:	f7f8 fbed 	bl	80001d0 <strcmp>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d119      	bne.n	8007a30 <Apply_Config+0x1c0>
	{
        if(cfg_idx >= 0 && cfg_idx < 24) 
 80079fc:	4b45      	ldr	r3, [pc, #276]	@ (8007b14 <Apply_Config+0x2a4>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	db11      	blt.n	8007a28 <Apply_Config+0x1b8>
 8007a04:	4b43      	ldr	r3, [pc, #268]	@ (8007b14 <Apply_Config+0x2a4>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2b17      	cmp	r3, #23
 8007a0a:	dc0d      	bgt.n	8007a28 <Apply_Config+0x1b8>
		{
            config.high_th[cfg_idx] = (uint16_t)atoi(new_cfg_val);
 8007a0c:	4837      	ldr	r0, [pc, #220]	@ (8007aec <Apply_Config+0x27c>)
 8007a0e:	f00f ff5d 	bl	80178cc <atoi>
 8007a12:	4602      	mov	r2, r0
 8007a14:	4b3f      	ldr	r3, [pc, #252]	@ (8007b14 <Apply_Config+0x2a4>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	b291      	uxth	r1, r2
 8007a1a:	4a35      	ldr	r2, [pc, #212]	@ (8007af0 <Apply_Config+0x280>)
 8007a1c:	3320      	adds	r3, #32
 8007a1e:	005b      	lsls	r3, r3, #1
 8007a20:	4413      	add	r3, r2
 8007a22:	460a      	mov	r2, r1
 8007a24:	805a      	strh	r2, [r3, #2]
 8007a26:	e089      	b.n	8007b3c <Apply_Config+0x2cc>
        }
		else
		{
			SIM_Send_TCP("R:ERR");
 8007a28:	4833      	ldr	r0, [pc, #204]	@ (8007af8 <Apply_Config+0x288>)
 8007a2a:	f7fa feab 	bl	8002784 <SIM_Send_TCP>
			return;
 8007a2e:	e0b5      	b.n	8007b9c <Apply_Config+0x32c>
		}
    }
    else if(strcmp(cfg_var, "LOW_TH") == 0) 
 8007a30:	4939      	ldr	r1, [pc, #228]	@ (8007b18 <Apply_Config+0x2a8>)
 8007a32:	482d      	ldr	r0, [pc, #180]	@ (8007ae8 <Apply_Config+0x278>)
 8007a34:	f7f8 fbcc 	bl	80001d0 <strcmp>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d119      	bne.n	8007a72 <Apply_Config+0x202>
	{
        if(cfg_idx >= 0 && cfg_idx < 24) 
 8007a3e:	4b35      	ldr	r3, [pc, #212]	@ (8007b14 <Apply_Config+0x2a4>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	db11      	blt.n	8007a6a <Apply_Config+0x1fa>
 8007a46:	4b33      	ldr	r3, [pc, #204]	@ (8007b14 <Apply_Config+0x2a4>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b17      	cmp	r3, #23
 8007a4c:	dc0d      	bgt.n	8007a6a <Apply_Config+0x1fa>
		{
            config.low_th[cfg_idx] = (uint16_t)atoi(new_cfg_val);
 8007a4e:	4827      	ldr	r0, [pc, #156]	@ (8007aec <Apply_Config+0x27c>)
 8007a50:	f00f ff3c 	bl	80178cc <atoi>
 8007a54:	4602      	mov	r2, r0
 8007a56:	4b2f      	ldr	r3, [pc, #188]	@ (8007b14 <Apply_Config+0x2a4>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	b291      	uxth	r1, r2
 8007a5c:	4a24      	ldr	r2, [pc, #144]	@ (8007af0 <Apply_Config+0x280>)
 8007a5e:	3308      	adds	r3, #8
 8007a60:	005b      	lsls	r3, r3, #1
 8007a62:	4413      	add	r3, r2
 8007a64:	460a      	mov	r2, r1
 8007a66:	805a      	strh	r2, [r3, #2]
 8007a68:	e068      	b.n	8007b3c <Apply_Config+0x2cc>
        }
		else
		{
			SIM_Send_TCP("R:ERR");
 8007a6a:	4823      	ldr	r0, [pc, #140]	@ (8007af8 <Apply_Config+0x288>)
 8007a6c:	f7fa fe8a 	bl	8002784 <SIM_Send_TCP>
			return;
 8007a70:	e094      	b.n	8007b9c <Apply_Config+0x32c>
		}
    }
    else if(strcmp(cfg_var, "TCP_IP") == 0)
 8007a72:	492a      	ldr	r1, [pc, #168]	@ (8007b1c <Apply_Config+0x2ac>)
 8007a74:	481c      	ldr	r0, [pc, #112]	@ (8007ae8 <Apply_Config+0x278>)
 8007a76:	f7f8 fbab 	bl	80001d0 <strcmp>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d112      	bne.n	8007aa6 <Apply_Config+0x236>
	{
        strncpy(config.tcp_IPaddress, new_cfg_val, sizeof(config.tcp_IPaddress) - 1);
 8007a80:	223f      	movs	r2, #63	@ 0x3f
 8007a82:	491a      	ldr	r1, [pc, #104]	@ (8007aec <Apply_Config+0x27c>)
 8007a84:	4826      	ldr	r0, [pc, #152]	@ (8007b20 <Apply_Config+0x2b0>)
 8007a86:	f010 f832 	bl	8017aee <strncpy>
        config.tcp_IPaddress[sizeof(config.tcp_IPaddress) - 1] = '\0';
 8007a8a:	4b19      	ldr	r3, [pc, #100]	@ (8007af0 <Apply_Config+0x280>)
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
		strcpy(sys.TCP.IP_address, config.tcp_IPaddress);
 8007a92:	4923      	ldr	r1, [pc, #140]	@ (8007b20 <Apply_Config+0x2b0>)
 8007a94:	4823      	ldr	r0, [pc, #140]	@ (8007b24 <Apply_Config+0x2b4>)
 8007a96:	f010 f87f 	bl	8017b98 <strcpy>
		flags.TCP_Parameter_Changed = 1;
 8007a9a:	4a23      	ldr	r2, [pc, #140]	@ (8007b28 <Apply_Config+0x2b8>)
 8007a9c:	7853      	ldrb	r3, [r2, #1]
 8007a9e:	f043 0320 	orr.w	r3, r3, #32
 8007aa2:	7053      	strb	r3, [r2, #1]
 8007aa4:	e04a      	b.n	8007b3c <Apply_Config+0x2cc>
    }
    else if(strcmp(cfg_var, "TCP_PORT") == 0)
 8007aa6:	4921      	ldr	r1, [pc, #132]	@ (8007b2c <Apply_Config+0x2bc>)
 8007aa8:	480f      	ldr	r0, [pc, #60]	@ (8007ae8 <Apply_Config+0x278>)
 8007aaa:	f7f8 fb91 	bl	80001d0 <strcmp>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d112      	bne.n	8007ada <Apply_Config+0x26a>
	{
        strncpy(config.tcp_Port, new_cfg_val, sizeof(config.tcp_Port) - 1);
 8007ab4:	223f      	movs	r2, #63	@ 0x3f
 8007ab6:	490d      	ldr	r1, [pc, #52]	@ (8007aec <Apply_Config+0x27c>)
 8007ab8:	481d      	ldr	r0, [pc, #116]	@ (8007b30 <Apply_Config+0x2c0>)
 8007aba:	f010 f818 	bl	8017aee <strncpy>
        config.tcp_Port[sizeof(config.tcp_Port) - 1] = '\0';
 8007abe:	4b0c      	ldr	r3, [pc, #48]	@ (8007af0 <Apply_Config+0x280>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
		strcpy(sys.TCP.Port, config.tcp_Port);
 8007ac6:	491a      	ldr	r1, [pc, #104]	@ (8007b30 <Apply_Config+0x2c0>)
 8007ac8:	481a      	ldr	r0, [pc, #104]	@ (8007b34 <Apply_Config+0x2c4>)
 8007aca:	f010 f865 	bl	8017b98 <strcpy>
		flags.TCP_Parameter_Changed = 1;
 8007ace:	4a16      	ldr	r2, [pc, #88]	@ (8007b28 <Apply_Config+0x2b8>)
 8007ad0:	7853      	ldrb	r3, [r2, #1]
 8007ad2:	f043 0320 	orr.w	r3, r3, #32
 8007ad6:	7053      	strb	r3, [r2, #1]
 8007ad8:	e030      	b.n	8007b3c <Apply_Config+0x2cc>
    }
	else
	{
		SIM_Send_TCP("R:VAR_ERR");
 8007ada:	4817      	ldr	r0, [pc, #92]	@ (8007b38 <Apply_Config+0x2c8>)
 8007adc:	f7fa fe52 	bl	8002784 <SIM_Send_TCP>
		return;
 8007ae0:	e05c      	b.n	8007b9c <Apply_Config+0x32c>
 8007ae2:	bf00      	nop
 8007ae4:	080190f8 	.word	0x080190f8
 8007ae8:	20005784 	.word	0x20005784
 8007aec:	2000579c 	.word	0x2000579c
 8007af0:	20001794 	.word	0x20001794
 8007af4:	08019104 	.word	0x08019104
 8007af8:	08019110 	.word	0x08019110
 8007afc:	51eb851f 	.word	0x51eb851f
 8007b00:	08019118 	.word	0x08019118
 8007b04:	08019124 	.word	0x08019124
 8007b08:	08019134 	.word	0x08019134
 8007b0c:	08019140 	.word	0x08019140
 8007b10:	0801914c 	.word	0x0801914c
 8007b14:	20005798 	.word	0x20005798
 8007b18:	08019154 	.word	0x08019154
 8007b1c:	0801915c 	.word	0x0801915c
 8007b20:	20001806 	.word	0x20001806
 8007b24:	200016c1 	.word	0x200016c1
 8007b28:	20001790 	.word	0x20001790
 8007b2c:	08019164 	.word	0x08019164
 8007b30:	20001846 	.word	0x20001846
 8007b34:	20001725 	.word	0x20001725
 8007b38:	08019170 	.word	0x08019170
	}

	if (f_open(&config_file, CONFIG_FILE, FA_WRITE | FA_CREATE_ALWAYS) == FR_OK)
 8007b3c:	f107 0310 	add.w	r3, r7, #16
 8007b40:	3b08      	subs	r3, #8
 8007b42:	220a      	movs	r2, #10
 8007b44:	4918      	ldr	r1, [pc, #96]	@ (8007ba8 <Apply_Config+0x338>)
 8007b46:	4618      	mov	r0, r3
 8007b48:	f002 ffdc 	bl	800ab04 <f_open>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d120      	bne.n	8007b94 <Apply_Config+0x324>
	{
		f_write(&config_file, &config, sizeof(config), &bytes_written);
 8007b52:	f107 0310 	add.w	r3, r7, #16
 8007b56:	3b0c      	subs	r3, #12
 8007b58:	f107 0010 	add.w	r0, r7, #16
 8007b5c:	3808      	subs	r0, #8
 8007b5e:	22f4      	movs	r2, #244	@ 0xf4
 8007b60:	4912      	ldr	r1, [pc, #72]	@ (8007bac <Apply_Config+0x33c>)
 8007b62:	f003 faba 	bl	800b0da <f_write>
		f_close(&config_file);
 8007b66:	f107 0310 	add.w	r3, r7, #16
 8007b6a:	3b08      	subs	r3, #8
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f003 fcbd 	bl	800b4ec <f_close>
	{
		SIM_Send_TCP("R:SAV_ERR");
		return;
	}
	
	memset(cfg_var, 0, sizeof(cfg_var));
 8007b72:	2214      	movs	r2, #20
 8007b74:	2100      	movs	r1, #0
 8007b76:	480e      	ldr	r0, [pc, #56]	@ (8007bb0 <Apply_Config+0x340>)
 8007b78:	f00f ff92 	bl	8017aa0 <memset>
	cfg_idx = 0;
 8007b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb4 <Apply_Config+0x344>)
 8007b7e:	2200      	movs	r2, #0
 8007b80:	601a      	str	r2, [r3, #0]
	memset(new_cfg_val, 0, sizeof(new_cfg_val));	
 8007b82:	220a      	movs	r2, #10
 8007b84:	2100      	movs	r1, #0
 8007b86:	480c      	ldr	r0, [pc, #48]	@ (8007bb8 <Apply_Config+0x348>)
 8007b88:	f00f ff8a 	bl	8017aa0 <memset>
	SIM_Send_TCP("R:OK");
 8007b8c:	480b      	ldr	r0, [pc, #44]	@ (8007bbc <Apply_Config+0x34c>)
 8007b8e:	f7fa fdf9 	bl	8002784 <SIM_Send_TCP>
 8007b92:	e003      	b.n	8007b9c <Apply_Config+0x32c>
		SIM_Send_TCP("R:SAV_ERR");
 8007b94:	480a      	ldr	r0, [pc, #40]	@ (8007bc0 <Apply_Config+0x350>)
 8007b96:	f7fa fdf5 	bl	8002784 <SIM_Send_TCP>
		return;
 8007b9a:	bf00      	nop
}
 8007b9c:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 8007ba0:	3714      	adds	r7, #20
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd90      	pop	{r4, r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	0801917c 	.word	0x0801917c
 8007bac:	20001794 	.word	0x20001794
 8007bb0:	20005784 	.word	0x20005784
 8007bb4:	20005798 	.word	0x20005798
 8007bb8:	2000579c 	.word	0x2000579c
 8007bbc:	0801919c 	.word	0x0801919c
 8007bc0:	08019190 	.word	0x08019190

08007bc4 <Send_Config>:

/*-----RECUPERO E INVIO VALORE DI CONFIGURAZIONE-----*/
void Send_Config(void)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b0a0      	sub	sp, #128	@ 0x80
 8007bc8:	af00      	add	r7, sp, #0
	char value_str[128] = {0};
 8007bca:	463b      	mov	r3, r7
 8007bcc:	2280      	movs	r2, #128	@ 0x80
 8007bce:	2100      	movs	r1, #0
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f00f ff65 	bl	8017aa0 <memset>

	if(strcmp(cfg_var, "DEVICE_ID") == 0)
 8007bd6:	4967      	ldr	r1, [pc, #412]	@ (8007d74 <Send_Config+0x1b0>)
 8007bd8:	4867      	ldr	r0, [pc, #412]	@ (8007d78 <Send_Config+0x1b4>)
 8007bda:	f7f8 faf9 	bl	80001d0 <strcmp>
 8007bde:	4603      	mov	r3, r0
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d108      	bne.n	8007bf6 <Send_Config+0x32>
	{
		sprintf(value_str, "R:%u", config.device_id);
 8007be4:	4b65      	ldr	r3, [pc, #404]	@ (8007d7c <Send_Config+0x1b8>)
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	461a      	mov	r2, r3
 8007bea:	463b      	mov	r3, r7
 8007bec:	4964      	ldr	r1, [pc, #400]	@ (8007d80 <Send_Config+0x1bc>)
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f00f fef6 	bl	80179e0 <siprintf>
 8007bf4:	e0a9      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "SAMP_FREQ") == 0)
 8007bf6:	4963      	ldr	r1, [pc, #396]	@ (8007d84 <Send_Config+0x1c0>)
 8007bf8:	485f      	ldr	r0, [pc, #380]	@ (8007d78 <Send_Config+0x1b4>)
 8007bfa:	f7f8 fae9 	bl	80001d0 <strcmp>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d108      	bne.n	8007c16 <Send_Config+0x52>
	{
		sprintf(value_str, "R:%u", config.samp_freq);
 8007c04:	4b5d      	ldr	r3, [pc, #372]	@ (8007d7c <Send_Config+0x1b8>)
 8007c06:	885b      	ldrh	r3, [r3, #2]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	463b      	mov	r3, r7
 8007c0c:	495c      	ldr	r1, [pc, #368]	@ (8007d80 <Send_Config+0x1bc>)
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f00f fee6 	bl	80179e0 <siprintf>
 8007c14:	e099      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "BUFFER_SECS") == 0)
 8007c16:	495c      	ldr	r1, [pc, #368]	@ (8007d88 <Send_Config+0x1c4>)
 8007c18:	4857      	ldr	r0, [pc, #348]	@ (8007d78 <Send_Config+0x1b4>)
 8007c1a:	f7f8 fad9 	bl	80001d0 <strcmp>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d108      	bne.n	8007c36 <Send_Config+0x72>
	{
		sprintf(value_str, "R:%u", config.buffering_secs);
 8007c24:	4b55      	ldr	r3, [pc, #340]	@ (8007d7c <Send_Config+0x1b8>)
 8007c26:	791b      	ldrb	r3, [r3, #4]
 8007c28:	461a      	mov	r2, r3
 8007c2a:	463b      	mov	r3, r7
 8007c2c:	4954      	ldr	r1, [pc, #336]	@ (8007d80 <Send_Config+0x1bc>)
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f00f fed6 	bl	80179e0 <siprintf>
 8007c34:	e089      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "CONN_TIMEOUT") == 0)
 8007c36:	4955      	ldr	r1, [pc, #340]	@ (8007d8c <Send_Config+0x1c8>)
 8007c38:	484f      	ldr	r0, [pc, #316]	@ (8007d78 <Send_Config+0x1b4>)
 8007c3a:	f7f8 fac9 	bl	80001d0 <strcmp>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d107      	bne.n	8007c54 <Send_Config+0x90>
	{
		sprintf(value_str, "R:%lu", config.connection_timeout_ms);
 8007c44:	4b4d      	ldr	r3, [pc, #308]	@ (8007d7c <Send_Config+0x1b8>)
 8007c46:	689a      	ldr	r2, [r3, #8]
 8007c48:	463b      	mov	r3, r7
 8007c4a:	4951      	ldr	r1, [pc, #324]	@ (8007d90 <Send_Config+0x1cc>)
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f00f fec7 	bl	80179e0 <siprintf>
 8007c52:	e07a      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "LOG_PERIOD") == 0)
 8007c54:	494f      	ldr	r1, [pc, #316]	@ (8007d94 <Send_Config+0x1d0>)
 8007c56:	4848      	ldr	r0, [pc, #288]	@ (8007d78 <Send_Config+0x1b4>)
 8007c58:	f7f8 faba 	bl	80001d0 <strcmp>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d107      	bne.n	8007c72 <Send_Config+0xae>
	{
		sprintf(value_str, "R:%lu", config.log_period_ms);
 8007c62:	4b46      	ldr	r3, [pc, #280]	@ (8007d7c <Send_Config+0x1b8>)
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	463b      	mov	r3, r7
 8007c68:	4949      	ldr	r1, [pc, #292]	@ (8007d90 <Send_Config+0x1cc>)
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f00f feb8 	bl	80179e0 <siprintf>
 8007c70:	e06b      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "HAMMER_TH") == 0)
 8007c72:	4949      	ldr	r1, [pc, #292]	@ (8007d98 <Send_Config+0x1d4>)
 8007c74:	4840      	ldr	r0, [pc, #256]	@ (8007d78 <Send_Config+0x1b4>)
 8007c76:	f7f8 faab 	bl	80001d0 <strcmp>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d108      	bne.n	8007c92 <Send_Config+0xce>
	{
		sprintf(value_str, "R:%u", config.hammer_th);
 8007c80:	4b3e      	ldr	r3, [pc, #248]	@ (8007d7c <Send_Config+0x1b8>)
 8007c82:	8a1b      	ldrh	r3, [r3, #16]
 8007c84:	461a      	mov	r2, r3
 8007c86:	463b      	mov	r3, r7
 8007c88:	493d      	ldr	r1, [pc, #244]	@ (8007d80 <Send_Config+0x1bc>)
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f00f fea8 	bl	80179e0 <siprintf>
 8007c90:	e05b      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "HIGH_TH") == 0 && cfg_idx >= 0 && cfg_idx < 24)
 8007c92:	4942      	ldr	r1, [pc, #264]	@ (8007d9c <Send_Config+0x1d8>)
 8007c94:	4838      	ldr	r0, [pc, #224]	@ (8007d78 <Send_Config+0x1b4>)
 8007c96:	f7f8 fa9b 	bl	80001d0 <strcmp>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d115      	bne.n	8007ccc <Send_Config+0x108>
 8007ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8007da0 <Send_Config+0x1dc>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	db11      	blt.n	8007ccc <Send_Config+0x108>
 8007ca8:	4b3d      	ldr	r3, [pc, #244]	@ (8007da0 <Send_Config+0x1dc>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b17      	cmp	r3, #23
 8007cae:	dc0d      	bgt.n	8007ccc <Send_Config+0x108>
	{
		sprintf(value_str, "R:%u", config.high_th[cfg_idx]);
 8007cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8007da0 <Send_Config+0x1dc>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a31      	ldr	r2, [pc, #196]	@ (8007d7c <Send_Config+0x1b8>)
 8007cb6:	3320      	adds	r3, #32
 8007cb8:	005b      	lsls	r3, r3, #1
 8007cba:	4413      	add	r3, r2
 8007cbc:	885b      	ldrh	r3, [r3, #2]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	463b      	mov	r3, r7
 8007cc2:	492f      	ldr	r1, [pc, #188]	@ (8007d80 <Send_Config+0x1bc>)
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	f00f fe8b 	bl	80179e0 <siprintf>
 8007cca:	e03e      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "LOW_TH") == 0 && cfg_idx >= 0 && cfg_idx < 24)
 8007ccc:	4935      	ldr	r1, [pc, #212]	@ (8007da4 <Send_Config+0x1e0>)
 8007cce:	482a      	ldr	r0, [pc, #168]	@ (8007d78 <Send_Config+0x1b4>)
 8007cd0:	f7f8 fa7e 	bl	80001d0 <strcmp>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d115      	bne.n	8007d06 <Send_Config+0x142>
 8007cda:	4b31      	ldr	r3, [pc, #196]	@ (8007da0 <Send_Config+0x1dc>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	db11      	blt.n	8007d06 <Send_Config+0x142>
 8007ce2:	4b2f      	ldr	r3, [pc, #188]	@ (8007da0 <Send_Config+0x1dc>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b17      	cmp	r3, #23
 8007ce8:	dc0d      	bgt.n	8007d06 <Send_Config+0x142>
	{
		sprintf(value_str, "R:%u", config.low_th[cfg_idx]);
 8007cea:	4b2d      	ldr	r3, [pc, #180]	@ (8007da0 <Send_Config+0x1dc>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a23      	ldr	r2, [pc, #140]	@ (8007d7c <Send_Config+0x1b8>)
 8007cf0:	3308      	adds	r3, #8
 8007cf2:	005b      	lsls	r3, r3, #1
 8007cf4:	4413      	add	r3, r2
 8007cf6:	885b      	ldrh	r3, [r3, #2]
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	463b      	mov	r3, r7
 8007cfc:	4920      	ldr	r1, [pc, #128]	@ (8007d80 <Send_Config+0x1bc>)
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f00f fe6e 	bl	80179e0 <siprintf>
 8007d04:	e021      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "TCP_IP") == 0)
 8007d06:	4928      	ldr	r1, [pc, #160]	@ (8007da8 <Send_Config+0x1e4>)
 8007d08:	481b      	ldr	r0, [pc, #108]	@ (8007d78 <Send_Config+0x1b4>)
 8007d0a:	f7f8 fa61 	bl	80001d0 <strcmp>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d106      	bne.n	8007d22 <Send_Config+0x15e>
	{
		sprintf(value_str, "R:%s", config.tcp_IPaddress);
 8007d14:	463b      	mov	r3, r7
 8007d16:	4a25      	ldr	r2, [pc, #148]	@ (8007dac <Send_Config+0x1e8>)
 8007d18:	4925      	ldr	r1, [pc, #148]	@ (8007db0 <Send_Config+0x1ec>)
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f00f fe60 	bl	80179e0 <siprintf>
 8007d20:	e013      	b.n	8007d4a <Send_Config+0x186>
	}
	else if(strcmp(cfg_var, "TCP_PORT") == 0)
 8007d22:	4924      	ldr	r1, [pc, #144]	@ (8007db4 <Send_Config+0x1f0>)
 8007d24:	4814      	ldr	r0, [pc, #80]	@ (8007d78 <Send_Config+0x1b4>)
 8007d26:	f7f8 fa53 	bl	80001d0 <strcmp>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d106      	bne.n	8007d3e <Send_Config+0x17a>
	{
		sprintf(value_str, "R:%s", config.tcp_Port);
 8007d30:	463b      	mov	r3, r7
 8007d32:	4a21      	ldr	r2, [pc, #132]	@ (8007db8 <Send_Config+0x1f4>)
 8007d34:	491e      	ldr	r1, [pc, #120]	@ (8007db0 <Send_Config+0x1ec>)
 8007d36:	4618      	mov	r0, r3
 8007d38:	f00f fe52 	bl	80179e0 <siprintf>
 8007d3c:	e005      	b.n	8007d4a <Send_Config+0x186>
	}
	else
	{
		strncpy(value_str, "R:ERR", sizeof(value_str)-1);
 8007d3e:	463b      	mov	r3, r7
 8007d40:	227f      	movs	r2, #127	@ 0x7f
 8007d42:	491e      	ldr	r1, [pc, #120]	@ (8007dbc <Send_Config+0x1f8>)
 8007d44:	4618      	mov	r0, r3
 8007d46:	f00f fed2 	bl	8017aee <strncpy>
	}

	memset(cfg_var, 0, sizeof(cfg_var));
 8007d4a:	2214      	movs	r2, #20
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	480a      	ldr	r0, [pc, #40]	@ (8007d78 <Send_Config+0x1b4>)
 8007d50:	f00f fea6 	bl	8017aa0 <memset>
	cfg_idx = 0;
 8007d54:	4b12      	ldr	r3, [pc, #72]	@ (8007da0 <Send_Config+0x1dc>)
 8007d56:	2200      	movs	r2, #0
 8007d58:	601a      	str	r2, [r3, #0]
	memset(new_cfg_val, 0, sizeof(new_cfg_val));	
 8007d5a:	220a      	movs	r2, #10
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	4818      	ldr	r0, [pc, #96]	@ (8007dc0 <Send_Config+0x1fc>)
 8007d60:	f00f fe9e 	bl	8017aa0 <memset>

	SIM_Send_TCP(value_str);
 8007d64:	463b      	mov	r3, r7
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7fa fd0c 	bl	8002784 <SIM_Send_TCP>
}
 8007d6c:	bf00      	nop
 8007d6e:	3780      	adds	r7, #128	@ 0x80
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	080190f8 	.word	0x080190f8
 8007d78:	20005784 	.word	0x20005784
 8007d7c:	20001794 	.word	0x20001794
 8007d80:	080191a4 	.word	0x080191a4
 8007d84:	08019104 	.word	0x08019104
 8007d88:	08019118 	.word	0x08019118
 8007d8c:	08019124 	.word	0x08019124
 8007d90:	080191ac 	.word	0x080191ac
 8007d94:	08019134 	.word	0x08019134
 8007d98:	08019140 	.word	0x08019140
 8007d9c:	0801914c 	.word	0x0801914c
 8007da0:	20005798 	.word	0x20005798
 8007da4:	08019154 	.word	0x08019154
 8007da8:	0801915c 	.word	0x0801915c
 8007dac:	20001806 	.word	0x20001806
 8007db0:	080191b4 	.word	0x080191b4
 8007db4:	08019164 	.word	0x08019164
 8007db8:	20001846 	.word	0x20001846
 8007dbc:	08019110 	.word	0x08019110
 8007dc0:	2000579c 	.word	0x2000579c

08007dc4 <Clear_Flags>:

/*-----AZZERAMENTO FLAG-----*/
void Clear_Flags(void)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	af00      	add	r7, sp, #0
	if(!sys.ACC_Present)
 8007dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8007e00 <Clear_Flags+0x3c>)
 8007dca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dce:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d10a      	bne.n	8007df2 <Clear_Flags+0x2e>
	{
		memset(&flags, 0, sizeof(flags));
 8007ddc:	2203      	movs	r2, #3
 8007dde:	2100      	movs	r1, #0
 8007de0:	4808      	ldr	r0, [pc, #32]	@ (8007e04 <Clear_Flags+0x40>)
 8007de2:	f00f fe5d 	bl	8017aa0 <memset>
		flags.ACC_Complete = 1;
 8007de6:	4a07      	ldr	r2, [pc, #28]	@ (8007e04 <Clear_Flags+0x40>)
 8007de8:	7813      	ldrb	r3, [r2, #0]
 8007dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dee:	7013      	strb	r3, [r2, #0]
	}
	else
	{
		memset(&flags, 0, sizeof(flags));
	}
}
 8007df0:	e004      	b.n	8007dfc <Clear_Flags+0x38>
		memset(&flags, 0, sizeof(flags));
 8007df2:	2203      	movs	r2, #3
 8007df4:	2100      	movs	r1, #0
 8007df6:	4803      	ldr	r0, [pc, #12]	@ (8007e04 <Clear_Flags+0x40>)
 8007df8:	f00f fe52 	bl	8017aa0 <memset>
}
 8007dfc:	bf00      	nop
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	200005d8 	.word	0x200005d8
 8007e04:	20001790 	.word	0x20001790

08007e08 <psram_reset>:
uint32_t	psramSize = 0;
uint32_t	psramNumPages = 0;


int psram_reset()
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08e      	sub	sp, #56	@ 0x38
 8007e0c:	af00      	add	r7, sp, #0

	QSPI_CommandTypeDef sCommand = {0};
 8007e0e:	463b      	mov	r3, r7
 8007e10:	2238      	movs	r2, #56	@ 0x38
 8007e12:	2100      	movs	r1, #0
 8007e14:	4618      	mov	r0, r3
 8007e16:	f00f fe43 	bl	8017aa0 <memset>

	sCommand.Instruction = 0x66;
 8007e1a:	2366      	movs	r3, #102	@ 0x66
 8007e1c:	603b      	str	r3, [r7, #0]
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8007e1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e22:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize = QSPI_ADDRESS_NONE;
 8007e24:	2300      	movs	r3, #0
 8007e26:	60fb      	str	r3, [r7, #12]
	sCommand.NbData = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007e2c:	463b      	mov	r3, r7
 8007e2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e32:	4619      	mov	r1, r3
 8007e34:	480e      	ldr	r0, [pc, #56]	@ (8007e70 <psram_reset+0x68>)
 8007e36:	f008 fb45 	bl	80104c4 <HAL_QSPI_Command>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <psram_reset+0x3e>
	{
		return -1;
 8007e40:	f04f 33ff 	mov.w	r3, #4294967295
 8007e44:	e00f      	b.n	8007e66 <psram_reset+0x5e>
	}

	sCommand.Instruction = 0x99;
 8007e46:	2399      	movs	r3, #153	@ 0x99
 8007e48:	603b      	str	r3, [r7, #0]

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007e4a:	463b      	mov	r3, r7
 8007e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e50:	4619      	mov	r1, r3
 8007e52:	4807      	ldr	r0, [pc, #28]	@ (8007e70 <psram_reset+0x68>)
 8007e54:	f008 fb36 	bl	80104c4 <HAL_QSPI_Command>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d002      	beq.n	8007e64 <psram_reset+0x5c>
	{
		return -1;
 8007e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e62:	e000      	b.n	8007e66 <psram_reset+0x5e>
	}

	return 0;
 8007e64:	2300      	movs	r3, #0

}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3738      	adds	r7, #56	@ 0x38
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	200001d4 	.word	0x200001d4

08007e74 <psram_qpi_mode>:
{
	return psramQSPI;
}

int psram_qpi_mode(uint8_t enable)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b090      	sub	sp, #64	@ 0x40
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	71fb      	strb	r3, [r7, #7]

	QSPI_CommandTypeDef sCommand = {0};
 8007e7e:	f107 0308 	add.w	r3, r7, #8
 8007e82:	2238      	movs	r2, #56	@ 0x38
 8007e84:	2100      	movs	r1, #0
 8007e86:	4618      	mov	r0, r3
 8007e88:	f00f fe0a 	bl	8017aa0 <memset>

	if(!psramInitDone)return -1;
 8007e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8007f00 <psram_qpi_mode+0x8c>)
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d102      	bne.n	8007e9a <psram_qpi_mode+0x26>
 8007e94:	f04f 33ff 	mov.w	r3, #4294967295
 8007e98:	e02d      	b.n	8007ef6 <psram_qpi_mode+0x82>

	if(psramQSPI==1 && enable == 0)
 8007e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8007f04 <psram_qpi_mode+0x90>)
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d108      	bne.n	8007eb4 <psram_qpi_mode+0x40>
 8007ea2:	79fb      	ldrb	r3, [r7, #7]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d105      	bne.n	8007eb4 <psram_qpi_mode+0x40>
	{
		sCommand.Instruction = PSRAM_CMD_QPI_DISABLE;
 8007ea8:	23f5      	movs	r3, #245	@ 0xf5
 8007eaa:	60bb      	str	r3, [r7, #8]
		sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8007eac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007eb0:	623b      	str	r3, [r7, #32]
 8007eb2:	e00e      	b.n	8007ed2 <psram_qpi_mode+0x5e>

	}else if(psramQSPI==0 && enable == 1)
 8007eb4:	4b13      	ldr	r3, [pc, #76]	@ (8007f04 <psram_qpi_mode+0x90>)
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d108      	bne.n	8007ece <psram_qpi_mode+0x5a>
 8007ebc:	79fb      	ldrb	r3, [r7, #7]
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d105      	bne.n	8007ece <psram_qpi_mode+0x5a>
	{
		sCommand.Instruction = PSRAM_CMD_QPI_ENABLE;
 8007ec2:	2335      	movs	r3, #53	@ 0x35
 8007ec4:	60bb      	str	r3, [r7, #8]
		sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8007ec6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007eca:	623b      	str	r3, [r7, #32]
 8007ecc:	e001      	b.n	8007ed2 <psram_qpi_mode+0x5e>

	}else{

		return 0;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	e011      	b.n	8007ef6 <psram_qpi_mode+0x82>

	}

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007ed2:	f107 0308 	add.w	r3, r7, #8
 8007ed6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eda:	4619      	mov	r1, r3
 8007edc:	480a      	ldr	r0, [pc, #40]	@ (8007f08 <psram_qpi_mode+0x94>)
 8007ede:	f008 faf1 	bl	80104c4 <HAL_QSPI_Command>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d002      	beq.n	8007eee <psram_qpi_mode+0x7a>
	{
		return -1;
 8007ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8007eec:	e003      	b.n	8007ef6 <psram_qpi_mode+0x82>
	}

	psramQSPI = enable;
 8007eee:	4a05      	ldr	r2, [pc, #20]	@ (8007f04 <psram_qpi_mode+0x90>)
 8007ef0:	79fb      	ldrb	r3, [r7, #7]
 8007ef2:	7013      	strb	r3, [r2, #0]

	return 0;
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3740      	adds	r7, #64	@ 0x40
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	20005c58 	.word	0x20005c58
 8007f04:	20005c59 	.word	0x20005c59
 8007f08:	200001d4 	.word	0x200001d4

08007f0c <psram_read_id>:

int psram_read_id(uint8_t *id_data, int id_data_size)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b090      	sub	sp, #64	@ 0x40
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
	QSPI_CommandTypeDef sCommand = {0};
 8007f16:	f107 0308 	add.w	r3, r7, #8
 8007f1a:	2238      	movs	r2, #56	@ 0x38
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f00f fdbe 	bl	8017aa0 <memset>

	if(id_data == NULL || id_data_size < 8)return -2;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d002      	beq.n	8007f30 <psram_read_id+0x24>
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	2b07      	cmp	r3, #7
 8007f2e:	dc02      	bgt.n	8007f36 <psram_read_id+0x2a>
 8007f30:	f06f 0301 	mvn.w	r3, #1
 8007f34:	e034      	b.n	8007fa0 <psram_read_id+0x94>

	sCommand.Instruction = 0x9F;
 8007f36:	239f      	movs	r3, #159	@ 0x9f
 8007f38:	60bb      	str	r3, [r7, #8]
	sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8007f3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f3e:	623b      	str	r3, [r7, #32]
	sCommand.Address = 0;
 8007f40:	2300      	movs	r3, #0
 8007f42:	60fb      	str	r3, [r7, #12]
	sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8007f44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f48:	617b      	str	r3, [r7, #20]
	sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 8007f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f4e:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.DataMode    = QSPI_DATA_1_LINE;
 8007f50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.NbData = 8;
 8007f56:	2308      	movs	r3, #8
 8007f58:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8007f62:	2300      	movs	r3, #0
 8007f64:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8007f66:	2300      	movs	r3, #0
 8007f68:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007f6a:	f107 0308 	add.w	r3, r7, #8
 8007f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f72:	4619      	mov	r1, r3
 8007f74:	480c      	ldr	r0, [pc, #48]	@ (8007fa8 <psram_read_id+0x9c>)
 8007f76:	f008 faa5 	bl	80104c4 <HAL_QSPI_Command>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <psram_read_id+0x7a>
	{
		return -1;
 8007f80:	f04f 33ff 	mov.w	r3, #4294967295
 8007f84:	e00c      	b.n	8007fa0 <psram_read_id+0x94>
	}

	if (HAL_QSPI_Receive(PSRAM_SPI, id_data, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f8a:	6879      	ldr	r1, [r7, #4]
 8007f8c:	4806      	ldr	r0, [pc, #24]	@ (8007fa8 <psram_read_id+0x9c>)
 8007f8e:	f008 fb8e 	bl	80106ae <HAL_QSPI_Receive>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d002      	beq.n	8007f9e <psram_read_id+0x92>
	{
		return -1;
 8007f98:	f04f 33ff 	mov.w	r3, #4294967295
 8007f9c:	e000      	b.n	8007fa0 <psram_read_id+0x94>
	}


	return 0;
 8007f9e:	2300      	movs	r3, #0

}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3740      	adds	r7, #64	@ 0x40
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	200001d4 	.word	0x200001d4

08007fac <psram_internal_read_write>:

int psram_internal_read_write(uint8_t write, uint32_t address, uint16_t nbytes, uint8_t *pBuffer)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b092      	sub	sp, #72	@ 0x48
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60b9      	str	r1, [r7, #8]
 8007fb4:	607b      	str	r3, [r7, #4]
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	73fb      	strb	r3, [r7, #15]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	81bb      	strh	r3, [r7, #12]

	QSPI_CommandTypeDef sCommand = {0};
 8007fbe:	f107 0310 	add.w	r3, r7, #16
 8007fc2:	2238      	movs	r2, #56	@ 0x38
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f00f fd6a 	bl	8017aa0 <memset>

	sCommand.Address = address;
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	617b      	str	r3, [r7, #20]
	sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.NbData = nbytes;
 8007fe0:	89bb      	ldrh	r3, [r7, #12]
 8007fe2:	63bb      	str	r3, [r7, #56]	@ 0x38

	if(psramQSPI)
 8007fe4:	4b33      	ldr	r3, [pc, #204]	@ (80080b4 <psram_internal_read_write+0x108>)
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d01a      	beq.n	8008022 <psram_internal_read_write+0x76>
	{
		//QSPI mode
		sCommand.Instruction = write ? PSRAM_CMD_WRITE_QUAD : PSRAM_CMD_READ_FAST_QIO;
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d001      	beq.n	8007ff6 <psram_internal_read_write+0x4a>
 8007ff2:	2338      	movs	r3, #56	@ 0x38
 8007ff4:	e000      	b.n	8007ff8 <psram_internal_read_write+0x4c>
 8007ff6:	23eb      	movs	r3, #235	@ 0xeb
 8007ff8:	613b      	str	r3, [r7, #16]
		sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8007ffa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
		sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8008000:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008004:	61fb      	str	r3, [r7, #28]
		sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
 8008006:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800800a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		sCommand.DataMode    = QSPI_DATA_4_LINES;
 800800c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8008010:	637b      	str	r3, [r7, #52]	@ 0x34
		sCommand.DummyCycles = write ? 0 : PSRAM_CMD_QPI_READ_FAST_QIO_WAIT;
 8008012:	7bfb      	ldrb	r3, [r7, #15]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d001      	beq.n	800801c <psram_internal_read_write+0x70>
 8008018:	2300      	movs	r3, #0
 800801a:	e000      	b.n	800801e <psram_internal_read_write+0x72>
 800801c:	2306      	movs	r3, #6
 800801e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008020:	e019      	b.n	8008056 <psram_internal_read_write+0xaa>
	}else{
		//SPI mode
		sCommand.Instruction = write ? PSRAM_CMD_WRITE : PSRAM_CMD_READ_FAST;
 8008022:	7bfb      	ldrb	r3, [r7, #15]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <psram_internal_read_write+0x80>
 8008028:	2302      	movs	r3, #2
 800802a:	e000      	b.n	800802e <psram_internal_read_write+0x82>
 800802c:	230b      	movs	r3, #11
 800802e:	613b      	str	r3, [r7, #16]
		sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8008030:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008034:	62bb      	str	r3, [r7, #40]	@ 0x28
		sCommand.AddressSize = QSPI_ADDRESS_24_BITS;
 8008036:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800803a:	61fb      	str	r3, [r7, #28]
		sCommand.AddressMode = QSPI_ADDRESS_1_LINE;
 800803c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008040:	62fb      	str	r3, [r7, #44]	@ 0x2c
		sCommand.DataMode    = QSPI_DATA_1_LINE;
 8008042:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008046:	637b      	str	r3, [r7, #52]	@ 0x34
		sCommand.DummyCycles = write ? 0 : PSRAM_CMD_READ_FAST_WAIT;
 8008048:	7bfb      	ldrb	r3, [r7, #15]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d001      	beq.n	8008052 <psram_internal_read_write+0xa6>
 800804e:	2300      	movs	r3, #0
 8008050:	e000      	b.n	8008054 <psram_internal_read_write+0xa8>
 8008052:	2308      	movs	r3, #8
 8008054:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if(HAL_QSPI_Command(PSRAM_SPI, &sCommand, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008056:	f107 0310 	add.w	r3, r7, #16
 800805a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800805e:	4619      	mov	r1, r3
 8008060:	4815      	ldr	r0, [pc, #84]	@ (80080b8 <psram_internal_read_write+0x10c>)
 8008062:	f008 fa2f 	bl	80104c4 <HAL_QSPI_Command>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <psram_internal_read_write+0xc6>
	{
		return -1;
 800806c:	f04f 33ff 	mov.w	r3, #4294967295
 8008070:	e01b      	b.n	80080aa <psram_internal_read_write+0xfe>
	}

	if(write)
 8008072:	7bfb      	ldrb	r3, [r7, #15]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d00b      	beq.n	8008090 <psram_internal_read_write+0xe4>
	{
		if (HAL_QSPI_Transmit(PSRAM_SPI, pBuffer, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800807c:	6879      	ldr	r1, [r7, #4]
 800807e:	480e      	ldr	r0, [pc, #56]	@ (80080b8 <psram_internal_read_write+0x10c>)
 8008080:	f008 fa7e 	bl	8010580 <HAL_QSPI_Transmit>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d00e      	beq.n	80080a8 <psram_internal_read_write+0xfc>
		{
			return -1;
 800808a:	f04f 33ff 	mov.w	r3, #4294967295
 800808e:	e00c      	b.n	80080aa <psram_internal_read_write+0xfe>
		}

	}else{

		if (HAL_QSPI_Receive(PSRAM_SPI, pBuffer, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8008090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008094:	6879      	ldr	r1, [r7, #4]
 8008096:	4808      	ldr	r0, [pc, #32]	@ (80080b8 <psram_internal_read_write+0x10c>)
 8008098:	f008 fb09 	bl	80106ae <HAL_QSPI_Receive>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d002      	beq.n	80080a8 <psram_internal_read_write+0xfc>
		{
			return -1;
 80080a2:	f04f 33ff 	mov.w	r3, #4294967295
 80080a6:	e000      	b.n	80080aa <psram_internal_read_write+0xfe>
		}

	}

	return 0;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3748      	adds	r7, #72	@ 0x48
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	20005c59 	.word	0x20005c59
 80080b8:	200001d4 	.word	0x200001d4

080080bc <psram_sector_read_write>:


//Funzione usata da FatFs
int psram_sector_read_write(uint8_t write, uint32_t sector, uint32_t nsectors, uint8_t *pBuffer)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b088      	sub	sp, #32
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60b9      	str	r1, [r7, #8]
 80080c4:	607a      	str	r2, [r7, #4]
 80080c6:	603b      	str	r3, [r7, #0]
 80080c8:	4603      	mov	r3, r0
 80080ca:	73fb      	strb	r3, [r7, #15]
	int result = 0;
 80080cc:	2300      	movs	r3, #0
 80080ce:	617b      	str	r3, [r7, #20]
	uint8_t *wPtr = pBuffer;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	61fb      	str	r3, [r7, #28]
	uint32_t address = sector * PSRAM_PAGE_SIZE;
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	029b      	lsls	r3, r3, #10
 80080d8:	61bb      	str	r3, [r7, #24]

	while(nsectors > 0)
 80080da:	e018      	b.n	800810e <psram_sector_read_write+0x52>
	{
		result = psram_internal_read_write(write, address, PSRAM_PAGE_SIZE, wPtr);
 80080dc:	7bf8      	ldrb	r0, [r7, #15]
 80080de:	69fb      	ldr	r3, [r7, #28]
 80080e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80080e4:	69b9      	ldr	r1, [r7, #24]
 80080e6:	f7ff ff61 	bl	8007fac <psram_internal_read_write>
 80080ea:	6178      	str	r0, [r7, #20]
		if(result < 0)return -1;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	da02      	bge.n	80080f8 <psram_sector_read_write+0x3c>
 80080f2:	f04f 33ff 	mov.w	r3, #4294967295
 80080f6:	e00e      	b.n	8008116 <psram_sector_read_write+0x5a>
		address += PSRAM_PAGE_SIZE;
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080fe:	61bb      	str	r3, [r7, #24]
		wPtr += PSRAM_PAGE_SIZE;
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008106:	61fb      	str	r3, [r7, #28]
		nsectors--;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	3b01      	subs	r3, #1
 800810c:	607b      	str	r3, [r7, #4]
	while(nsectors > 0)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d1e3      	bne.n	80080dc <psram_sector_read_write+0x20>
	}

	return 0;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3720      	adds	r7, #32
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
	...

08008120 <psram_read_write>:



int psram_read_write(uint8_t write, uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b088      	sub	sp, #32
 8008124:	af00      	add	r7, sp, #0
 8008126:	60b9      	str	r1, [r7, #8]
 8008128:	607a      	str	r2, [r7, #4]
 800812a:	603b      	str	r3, [r7, #0]
 800812c:	4603      	mov	r3, r0
 800812e:	73fb      	strb	r3, [r7, #15]
	int result = 0;
 8008130:	2300      	movs	r3, #0
 8008132:	61bb      	str	r3, [r7, #24]
	uint32_t trBytes = 0;
 8008134:	2300      	movs	r3, #0
 8008136:	617b      	str	r3, [r7, #20]
	uint8_t *wPtr = pBuffer;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	61fb      	str	r3, [r7, #28]

	//Check indirizzo
	if(!psramInitDone || pBuffer==NULL)return -1;
 800813c:	4b1e      	ldr	r3, [pc, #120]	@ (80081b8 <psram_read_write+0x98>)
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d002      	beq.n	800814a <psram_read_write+0x2a>
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d102      	bne.n	8008150 <psram_read_write+0x30>
 800814a:	f04f 33ff 	mov.w	r3, #4294967295
 800814e:	e02e      	b.n	80081ae <psram_read_write+0x8e>
	if(address + nbytes >= psramSize)return -2;
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	441a      	add	r2, r3
 8008156:	4b19      	ldr	r3, [pc, #100]	@ (80081bc <psram_read_write+0x9c>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	429a      	cmp	r2, r3
 800815c:	d323      	bcc.n	80081a6 <psram_read_write+0x86>
 800815e:	f06f 0301 	mvn.w	r3, #1
 8008162:	e024      	b.n	80081ae <psram_read_write+0x8e>

	while(nbytes > 0)
	{
		trBytes = nbytes > PSRAM_PAGE_SIZE ? PSRAM_PAGE_SIZE : nbytes;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800816a:	bf28      	it	cs
 800816c:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8008170:	617b      	str	r3, [r7, #20]
		result = psram_internal_read_write(write, address, trBytes, wPtr);
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	b29a      	uxth	r2, r3
 8008176:	7bf8      	ldrb	r0, [r7, #15]
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	68b9      	ldr	r1, [r7, #8]
 800817c:	f7ff ff16 	bl	8007fac <psram_internal_read_write>
 8008180:	61b8      	str	r0, [r7, #24]

		if(result < 0)return -1;
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	2b00      	cmp	r3, #0
 8008186:	da02      	bge.n	800818e <psram_read_write+0x6e>
 8008188:	f04f 33ff 	mov.w	r3, #4294967295
 800818c:	e00f      	b.n	80081ae <psram_read_write+0x8e>

		address += trBytes;
 800818e:	68ba      	ldr	r2, [r7, #8]
 8008190:	697b      	ldr	r3, [r7, #20]
 8008192:	4413      	add	r3, r2
 8008194:	60bb      	str	r3, [r7, #8]
		wPtr += trBytes;
 8008196:	69fa      	ldr	r2, [r7, #28]
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	4413      	add	r3, r2
 800819c:	61fb      	str	r3, [r7, #28]
		nbytes -= trBytes;
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	607b      	str	r3, [r7, #4]
	while(nbytes > 0)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1db      	bne.n	8008164 <psram_read_write+0x44>
	}

	return 0;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3720      	adds	r7, #32
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	20005c58 	.word	0x20005c58
 80081bc:	20005c64 	.word	0x20005c64

080081c0 <raw_psram_read_write>:

int raw_psram_read_write(uint8_t write, uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b088      	sub	sp, #32
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60b9      	str	r1, [r7, #8]
 80081c8:	607a      	str	r2, [r7, #4]
 80081ca:	603b      	str	r3, [r7, #0]
 80081cc:	4603      	mov	r3, r0
 80081ce:	73fb      	strb	r3, [r7, #15]
	int result = 0;
 80081d0:	2300      	movs	r3, #0
 80081d2:	617b      	str	r3, [r7, #20]
	uint32_t trBytes = 0;
 80081d4:	2300      	movs	r3, #0
 80081d6:	61fb      	str	r3, [r7, #28]
	uint8_t *wPtr = pBuffer;
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	61bb      	str	r3, [r7, #24]

	//Check indirizzo
	if(!psramInitDone || pBuffer==NULL)return -1;
 80081dc:	4b25      	ldr	r3, [pc, #148]	@ (8008274 <raw_psram_read_write+0xb4>)
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d002      	beq.n	80081ea <raw_psram_read_write+0x2a>
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d102      	bne.n	80081f0 <raw_psram_read_write+0x30>
 80081ea:	f04f 33ff 	mov.w	r3, #4294967295
 80081ee:	e03c      	b.n	800826a <raw_psram_read_write+0xaa>
	if(address + nbytes >= psramSize)return -2;
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	441a      	add	r2, r3
 80081f6:	4b20      	ldr	r3, [pc, #128]	@ (8008278 <raw_psram_read_write+0xb8>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	d302      	bcc.n	8008204 <raw_psram_read_write+0x44>
 80081fe:	f06f 0301 	mvn.w	r3, #1
 8008202:	e032      	b.n	800826a <raw_psram_read_write+0xaa>

	if(nbytes > 1024)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800820a:	d906      	bls.n	800821a <raw_psram_read_write+0x5a>
	{
		trBytes = 1024 - address % 1024;
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008212:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8008216:	61fb      	str	r3, [r7, #28]
 8008218:	e023      	b.n	8008262 <raw_psram_read_write+0xa2>
	}
	else
	{
		trBytes = nbytes;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	61fb      	str	r3, [r7, #28]
	}

	while(nbytes > 0)
 800821e:	e020      	b.n	8008262 <raw_psram_read_write+0xa2>
	{
		result = psram_internal_read_write(write, address, trBytes, wPtr);
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	b29a      	uxth	r2, r3
 8008224:	7bf8      	ldrb	r0, [r7, #15]
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	68b9      	ldr	r1, [r7, #8]
 800822a:	f7ff febf 	bl	8007fac <psram_internal_read_write>
 800822e:	6178      	str	r0, [r7, #20]

		if(result < 0)return -1;
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	2b00      	cmp	r3, #0
 8008234:	da02      	bge.n	800823c <raw_psram_read_write+0x7c>
 8008236:	f04f 33ff 	mov.w	r3, #4294967295
 800823a:	e016      	b.n	800826a <raw_psram_read_write+0xaa>

		address += trBytes;
 800823c:	68ba      	ldr	r2, [r7, #8]
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	4413      	add	r3, r2
 8008242:	60bb      	str	r3, [r7, #8]
		wPtr += trBytes;
 8008244:	69ba      	ldr	r2, [r7, #24]
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	4413      	add	r3, r2
 800824a:	61bb      	str	r3, [r7, #24]
		nbytes -= trBytes;
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	607b      	str	r3, [r7, #4]
		trBytes = nbytes > PSRAM_PAGE_SIZE ? PSRAM_PAGE_SIZE : nbytes;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800825a:	bf28      	it	cs
 800825c:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8008260:	61fb      	str	r3, [r7, #28]
	while(nbytes > 0)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1db      	bne.n	8008220 <raw_psram_read_write+0x60>
	}

	return 0;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3720      	adds	r7, #32
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	20005c58 	.word	0x20005c58
 8008278:	20005c64 	.word	0x20005c64

0800827c <RAM_Write>:
{
	return psram_read_write(1, address, nbytes, pBuffer);
}

int RAM_Write(uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
	return raw_psram_read_write(1, address, nbytes, pBuffer);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	68ba      	ldr	r2, [r7, #8]
 800828c:	68f9      	ldr	r1, [r7, #12]
 800828e:	2001      	movs	r0, #1
 8008290:	f7ff ff96 	bl	80081c0 <raw_psram_read_write>
 8008294:	4603      	mov	r3, r0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}

0800829e <RAM_Read>:

int RAM_Read(uint32_t address, uint32_t nbytes, uint8_t *pBuffer)
{
 800829e:	b580      	push	{r7, lr}
 80082a0:	b084      	sub	sp, #16
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	60f8      	str	r0, [r7, #12]
 80082a6:	60b9      	str	r1, [r7, #8]
 80082a8:	607a      	str	r2, [r7, #4]
	return psram_read_write(0, address, nbytes, pBuffer);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	68ba      	ldr	r2, [r7, #8]
 80082ae:	68f9      	ldr	r1, [r7, #12]
 80082b0:	2000      	movs	r0, #0
 80082b2:	f7ff ff35 	bl	8008120 <psram_read_write>
 80082b6:	4603      	mov	r3, r0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}

080082c0 <psram_is_initialized>:


int psram_is_initialized()
{
 80082c0:	b480      	push	{r7}
 80082c2:	af00      	add	r7, sp, #0
	return psramInitDone;
 80082c4:	4b03      	ldr	r3, [pc, #12]	@ (80082d4 <psram_is_initialized+0x14>)
 80082c6:	781b      	ldrb	r3, [r3, #0]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	20005c58 	.word	0x20005c58

080082d8 <psram_get_sector_size>:

unsigned int psram_get_sector_size()
{
 80082d8:	b480      	push	{r7}
 80082da:	af00      	add	r7, sp, #0
	return PSRAM_PAGE_SIZE;
 80082dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
	...

080082ec <psram_get_sector_count>:

unsigned int psram_get_sector_count()
{
 80082ec:	b480      	push	{r7}
 80082ee:	af00      	add	r7, sp, #0
	return psramNumPages;
 80082f0:	4b03      	ldr	r3, [pc, #12]	@ (8008300 <psram_get_sector_count+0x14>)
 80082f2:	681b      	ldr	r3, [r3, #0]
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	20005c68 	.word	0x20005c68

08008304 <psram_get_size>:

unsigned int psram_get_size()
{
 8008304:	b480      	push	{r7}
 8008306:	af00      	add	r7, sp, #0
	return psramSize;
 8008308:	4b03      	ldr	r3, [pc, #12]	@ (8008318 <psram_get_size+0x14>)
 800830a:	681b      	ldr	r3, [r3, #0]
}
 800830c:	4618      	mov	r0, r3
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	20005c64 	.word	0x20005c64

0800831c <psram_init>:

int psram_init()
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0

	uint8_t density = 0xFF;
 8008322:	23ff      	movs	r3, #255	@ 0xff
 8008324:	71fb      	strb	r3, [r7, #7]

	psramInitDone = 0;
 8008326:	4b20      	ldr	r3, [pc, #128]	@ (80083a8 <psram_init+0x8c>)
 8008328:	2200      	movs	r2, #0
 800832a:	701a      	strb	r2, [r3, #0]

	if(psram_reset() < 0)return -1;
 800832c:	f7ff fd6c 	bl	8007e08 <psram_reset>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	da02      	bge.n	800833c <psram_init+0x20>
 8008336:	f04f 33ff 	mov.w	r3, #4294967295
 800833a:	e030      	b.n	800839e <psram_init+0x82>

	memset(psramId, 0xFF, sizeof(psramId));
 800833c:	2208      	movs	r2, #8
 800833e:	21ff      	movs	r1, #255	@ 0xff
 8008340:	481a      	ldr	r0, [pc, #104]	@ (80083ac <psram_init+0x90>)
 8008342:	f00f fbad 	bl	8017aa0 <memset>

	if(psram_read_id(psramId, sizeof(psramId)) < 0)return -1;
 8008346:	2108      	movs	r1, #8
 8008348:	4818      	ldr	r0, [pc, #96]	@ (80083ac <psram_init+0x90>)
 800834a:	f7ff fddf 	bl	8007f0c <psram_read_id>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	da02      	bge.n	800835a <psram_init+0x3e>
 8008354:	f04f 33ff 	mov.w	r3, #4294967295
 8008358:	e021      	b.n	800839e <psram_init+0x82>

	density = psramId[2] >> 5;
 800835a:	4b14      	ldr	r3, [pc, #80]	@ (80083ac <psram_init+0x90>)
 800835c:	789b      	ldrb	r3, [r3, #2]
 800835e:	095b      	lsrs	r3, r3, #5
 8008360:	71fb      	strb	r3, [r7, #7]

	if(psramId[0] == PSRAM_MANUFACTURER && psramId[1] == PSRAM_KGD && density <= PSRAM_DENSITY_64MB)
 8008362:	4b12      	ldr	r3, [pc, #72]	@ (80083ac <psram_init+0x90>)
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	2b0d      	cmp	r3, #13
 8008368:	d117      	bne.n	800839a <psram_init+0x7e>
 800836a:	4b10      	ldr	r3, [pc, #64]	@ (80083ac <psram_init+0x90>)
 800836c:	785b      	ldrb	r3, [r3, #1]
 800836e:	2b5d      	cmp	r3, #93	@ 0x5d
 8008370:	d113      	bne.n	800839a <psram_init+0x7e>
 8008372:	79fb      	ldrb	r3, [r7, #7]
 8008374:	2b03      	cmp	r3, #3
 8008376:	d810      	bhi.n	800839a <psram_init+0x7e>
	{
		psramSize = PSRAM_DENSITY_64MB_EADDR;
 8008378:	4b0d      	ldr	r3, [pc, #52]	@ (80083b0 <psram_init+0x94>)
 800837a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800837e:	601a      	str	r2, [r3, #0]
		psramNumPages = psramSize / PSRAM_PAGE_SIZE;
 8008380:	4b0b      	ldr	r3, [pc, #44]	@ (80083b0 <psram_init+0x94>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	0a9b      	lsrs	r3, r3, #10
 8008386:	4a0b      	ldr	r2, [pc, #44]	@ (80083b4 <psram_init+0x98>)
 8008388:	6013      	str	r3, [r2, #0]

		psram_qpi_mode(1);
 800838a:	2001      	movs	r0, #1
 800838c:	f7ff fd72 	bl	8007e74 <psram_qpi_mode>

		psramInitDone = 1;
 8008390:	4b05      	ldr	r3, [pc, #20]	@ (80083a8 <psram_init+0x8c>)
 8008392:	2201      	movs	r2, #1
 8008394:	701a      	strb	r2, [r3, #0]
		return 0;
 8008396:	2300      	movs	r3, #0
 8008398:	e001      	b.n	800839e <psram_init+0x82>
	}else{
		return -1;
 800839a:	f04f 33ff 	mov.w	r3, #4294967295
	}

}
 800839e:	4618      	mov	r0, r3
 80083a0:	3708      	adds	r7, #8
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	20005c58 	.word	0x20005c58
 80083ac:	20005c5c 	.word	0x20005c5c
 80083b0:	20005c64 	.word	0x20005c64
 80083b4:	20005c68 	.word	0x20005c68

080083b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b083      	sub	sp, #12
 80083bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083be:	4b0f      	ldr	r3, [pc, #60]	@ (80083fc <HAL_MspInit+0x44>)
 80083c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083c2:	4a0e      	ldr	r2, [pc, #56]	@ (80083fc <HAL_MspInit+0x44>)
 80083c4:	f043 0301 	orr.w	r3, r3, #1
 80083c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80083ca:	4b0c      	ldr	r3, [pc, #48]	@ (80083fc <HAL_MspInit+0x44>)
 80083cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083ce:	f003 0301 	and.w	r3, r3, #1
 80083d2:	607b      	str	r3, [r7, #4]
 80083d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80083d6:	4b09      	ldr	r3, [pc, #36]	@ (80083fc <HAL_MspInit+0x44>)
 80083d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083da:	4a08      	ldr	r2, [pc, #32]	@ (80083fc <HAL_MspInit+0x44>)
 80083dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80083e2:	4b06      	ldr	r3, [pc, #24]	@ (80083fc <HAL_MspInit+0x44>)
 80083e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80083ee:	bf00      	nop
 80083f0:	370c      	adds	r7, #12
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr
 80083fa:	bf00      	nop
 80083fc:	40021000 	.word	0x40021000

08008400 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b0ac      	sub	sp, #176	@ 0xb0
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008408:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800840c:	2200      	movs	r2, #0
 800840e:	601a      	str	r2, [r3, #0]
 8008410:	605a      	str	r2, [r3, #4]
 8008412:	609a      	str	r2, [r3, #8]
 8008414:	60da      	str	r2, [r3, #12]
 8008416:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008418:	f107 0314 	add.w	r3, r7, #20
 800841c:	2288      	movs	r2, #136	@ 0x88
 800841e:	2100      	movs	r1, #0
 8008420:	4618      	mov	r0, r3
 8008422:	f00f fb3d 	bl	8017aa0 <memset>
  if(hadc->Instance==ADC1)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a3d      	ldr	r2, [pc, #244]	@ (8008520 <HAL_ADC_MspInit+0x120>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d173      	bne.n	8008518 <HAL_ADC_MspInit+0x118>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8008430:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008434:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8008436:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800843a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800843e:	2303      	movs	r3, #3
 8008440:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008442:	2301      	movs	r3, #1
 8008444:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8008446:	2308      	movs	r3, #8
 8008448:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800844a:	2307      	movs	r3, #7
 800844c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800844e:	2302      	movs	r3, #2
 8008450:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008452:	2302      	movs	r3, #2
 8008454:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8008456:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800845a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800845c:	f107 0314 	add.w	r3, r7, #20
 8008460:	4618      	mov	r0, r3
 8008462:	f009 fa1b 	bl	801189c <HAL_RCCEx_PeriphCLKConfig>
 8008466:	4603      	mov	r3, r0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d001      	beq.n	8008470 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800846c:	f7fd fe60 	bl	8006130 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8008470:	4b2c      	ldr	r3, [pc, #176]	@ (8008524 <HAL_ADC_MspInit+0x124>)
 8008472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008474:	4a2b      	ldr	r2, [pc, #172]	@ (8008524 <HAL_ADC_MspInit+0x124>)
 8008476:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800847a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800847c:	4b29      	ldr	r3, [pc, #164]	@ (8008524 <HAL_ADC_MspInit+0x124>)
 800847e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008480:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008484:	613b      	str	r3, [r7, #16]
 8008486:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008488:	4b26      	ldr	r3, [pc, #152]	@ (8008524 <HAL_ADC_MspInit+0x124>)
 800848a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800848c:	4a25      	ldr	r2, [pc, #148]	@ (8008524 <HAL_ADC_MspInit+0x124>)
 800848e:	f043 0301 	orr.w	r3, r3, #1
 8008492:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008494:	4b23      	ldr	r3, [pc, #140]	@ (8008524 <HAL_ADC_MspInit+0x124>)
 8008496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008498:	f003 0301 	and.w	r3, r3, #1
 800849c:	60fb      	str	r3, [r7, #12]
 800849e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80084a0:	2310      	movs	r3, #16
 80084a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80084a6:	230b      	movs	r3, #11
 80084a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084ac:	2300      	movs	r3, #0
 80084ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80084b6:	4619      	mov	r1, r3
 80084b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80084bc:	f006 ff4e 	bl	800f35c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80084c0:	4b19      	ldr	r3, [pc, #100]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084c2:	4a1a      	ldr	r2, [pc, #104]	@ (800852c <HAL_ADC_MspInit+0x12c>)
 80084c4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80084c6:	4b18      	ldr	r3, [pc, #96]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80084cc:	4b16      	ldr	r3, [pc, #88]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084ce:	2200      	movs	r2, #0
 80084d0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80084d2:	4b15      	ldr	r3, [pc, #84]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80084d8:	4b13      	ldr	r3, [pc, #76]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084da:	2280      	movs	r2, #128	@ 0x80
 80084dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80084de:	4b12      	ldr	r3, [pc, #72]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80084e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80084e6:	4b10      	ldr	r3, [pc, #64]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80084ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80084ee:	4b0e      	ldr	r3, [pc, #56]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084f0:	2220      	movs	r2, #32
 80084f2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80084f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80084fa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80084fc:	480a      	ldr	r0, [pc, #40]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 80084fe:	f005 fde7 	bl	800e0d0 <HAL_DMA_Init>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d001      	beq.n	800850c <HAL_ADC_MspInit+0x10c>
    {
      Error_Handler();
 8008508:	f7fd fe12 	bl	8006130 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	4a06      	ldr	r2, [pc, #24]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 8008510:	64da      	str	r2, [r3, #76]	@ 0x4c
 8008512:	4a05      	ldr	r2, [pc, #20]	@ (8008528 <HAL_ADC_MspInit+0x128>)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8008518:	bf00      	nop
 800851a:	37b0      	adds	r7, #176	@ 0xb0
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	50040000 	.word	0x50040000
 8008524:	40021000 	.word	0x40021000
 8008528:	20000114 	.word	0x20000114
 800852c:	40020008 	.word	0x40020008

08008530 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a0a      	ldr	r2, [pc, #40]	@ (8008568 <HAL_CRC_MspInit+0x38>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d10b      	bne.n	800855a <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8008542:	4b0a      	ldr	r3, [pc, #40]	@ (800856c <HAL_CRC_MspInit+0x3c>)
 8008544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008546:	4a09      	ldr	r2, [pc, #36]	@ (800856c <HAL_CRC_MspInit+0x3c>)
 8008548:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800854c:	6493      	str	r3, [r2, #72]	@ 0x48
 800854e:	4b07      	ldr	r3, [pc, #28]	@ (800856c <HAL_CRC_MspInit+0x3c>)
 8008550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008552:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008556:	60fb      	str	r3, [r7, #12]
 8008558:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800855a:	bf00      	nop
 800855c:	3714      	adds	r7, #20
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop
 8008568:	40023000 	.word	0x40023000
 800856c:	40021000 	.word	0x40021000

08008570 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b0ac      	sub	sp, #176	@ 0xb0
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008578:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800857c:	2200      	movs	r2, #0
 800857e:	601a      	str	r2, [r3, #0]
 8008580:	605a      	str	r2, [r3, #4]
 8008582:	609a      	str	r2, [r3, #8]
 8008584:	60da      	str	r2, [r3, #12]
 8008586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008588:	f107 0314 	add.w	r3, r7, #20
 800858c:	2288      	movs	r2, #136	@ 0x88
 800858e:	2100      	movs	r1, #0
 8008590:	4618      	mov	r0, r3
 8008592:	f00f fa85 	bl	8017aa0 <memset>
  if(hi2c->Instance==I2C3)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a21      	ldr	r2, [pc, #132]	@ (8008620 <HAL_I2C_MspInit+0xb0>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d13b      	bne.n	8008618 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80085a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80085a4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80085a6:	2300      	movs	r3, #0
 80085a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80085aa:	f107 0314 	add.w	r3, r7, #20
 80085ae:	4618      	mov	r0, r3
 80085b0:	f009 f974 	bl	801189c <HAL_RCCEx_PeriphCLKConfig>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d001      	beq.n	80085be <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80085ba:	f7fd fdb9 	bl	8006130 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80085be:	4b19      	ldr	r3, [pc, #100]	@ (8008624 <HAL_I2C_MspInit+0xb4>)
 80085c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085c2:	4a18      	ldr	r2, [pc, #96]	@ (8008624 <HAL_I2C_MspInit+0xb4>)
 80085c4:	f043 0304 	orr.w	r3, r3, #4
 80085c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80085ca:	4b16      	ldr	r3, [pc, #88]	@ (8008624 <HAL_I2C_MspInit+0xb4>)
 80085cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085ce:	f003 0304 	and.w	r3, r3, #4
 80085d2:	613b      	str	r3, [r7, #16]
 80085d4:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC0     ------> I2C3_SCL
    PC1     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80085d6:	2303      	movs	r3, #3
 80085d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80085dc:	2312      	movs	r3, #18
 80085de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085e2:	2300      	movs	r3, #0
 80085e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80085e8:	2303      	movs	r3, #3
 80085ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80085ee:	2304      	movs	r3, #4
 80085f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80085f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80085f8:	4619      	mov	r1, r3
 80085fa:	480b      	ldr	r0, [pc, #44]	@ (8008628 <HAL_I2C_MspInit+0xb8>)
 80085fc:	f006 feae 	bl	800f35c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8008600:	4b08      	ldr	r3, [pc, #32]	@ (8008624 <HAL_I2C_MspInit+0xb4>)
 8008602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008604:	4a07      	ldr	r2, [pc, #28]	@ (8008624 <HAL_I2C_MspInit+0xb4>)
 8008606:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800860a:	6593      	str	r3, [r2, #88]	@ 0x58
 800860c:	4b05      	ldr	r3, [pc, #20]	@ (8008624 <HAL_I2C_MspInit+0xb4>)
 800860e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008610:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008614:	60fb      	str	r3, [r7, #12]
 8008616:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8008618:	bf00      	nop
 800861a:	37b0      	adds	r7, #176	@ 0xb0
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}
 8008620:	40005c00 	.word	0x40005c00
 8008624:	40021000 	.word	0x40021000
 8008628:	48000800 	.word	0x48000800

0800862c <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b08a      	sub	sp, #40	@ 0x28
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008634:	f107 0314 	add.w	r3, r7, #20
 8008638:	2200      	movs	r2, #0
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	605a      	str	r2, [r3, #4]
 800863e:	609a      	str	r2, [r3, #8]
 8008640:	60da      	str	r2, [r3, #12]
 8008642:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a26      	ldr	r2, [pc, #152]	@ (80086e4 <HAL_QSPI_MspInit+0xb8>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d145      	bne.n	80086da <HAL_QSPI_MspInit+0xae>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800864e:	4b26      	ldr	r3, [pc, #152]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 8008650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008652:	4a25      	ldr	r2, [pc, #148]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 8008654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008658:	6513      	str	r3, [r2, #80]	@ 0x50
 800865a:	4b23      	ldr	r3, [pc, #140]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 800865c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800865e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008662:	613b      	str	r3, [r7, #16]
 8008664:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008666:	4b20      	ldr	r3, [pc, #128]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 8008668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800866a:	4a1f      	ldr	r2, [pc, #124]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 800866c:	f043 0301 	orr.w	r3, r3, #1
 8008670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008672:	4b1d      	ldr	r3, [pc, #116]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 8008674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	60fb      	str	r3, [r7, #12]
 800867c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800867e:	4b1a      	ldr	r3, [pc, #104]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 8008680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008682:	4a19      	ldr	r2, [pc, #100]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 8008684:	f043 0302 	orr.w	r3, r3, #2
 8008688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800868a:	4b17      	ldr	r3, [pc, #92]	@ (80086e8 <HAL_QSPI_MspInit+0xbc>)
 800868c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800868e:	f003 0302 	and.w	r3, r3, #2
 8008692:	60bb      	str	r3, [r7, #8]
 8008694:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> QUADSPI_BK1_IO1
    PB1     ------> QUADSPI_BK1_IO0
    PB10     ------> QUADSPI_CLK
    PB11     ------> QUADSPI_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008696:	23c0      	movs	r3, #192	@ 0xc0
 8008698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800869a:	2302      	movs	r3, #2
 800869c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086a2:	2303      	movs	r3, #3
 80086a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80086a6:	230a      	movs	r3, #10
 80086a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086aa:	f107 0314 	add.w	r3, r7, #20
 80086ae:	4619      	mov	r1, r3
 80086b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80086b4:	f006 fe52 	bl	800f35c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 80086b8:	f640 4303 	movw	r3, #3075	@ 0xc03
 80086bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086be:	2302      	movs	r3, #2
 80086c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086c2:	2300      	movs	r3, #0
 80086c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086c6:	2303      	movs	r3, #3
 80086c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80086ca:	230a      	movs	r3, #10
 80086cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80086ce:	f107 0314 	add.w	r3, r7, #20
 80086d2:	4619      	mov	r1, r3
 80086d4:	4805      	ldr	r0, [pc, #20]	@ (80086ec <HAL_QSPI_MspInit+0xc0>)
 80086d6:	f006 fe41 	bl	800f35c <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80086da:	bf00      	nop
 80086dc:	3728      	adds	r7, #40	@ 0x28
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	a0001000 	.word	0xa0001000
 80086e8:	40021000 	.word	0x40021000
 80086ec:	48000400 	.word	0x48000400

080086f0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b0a4      	sub	sp, #144	@ 0x90
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80086f8:	f107 0308 	add.w	r3, r7, #8
 80086fc:	2288      	movs	r2, #136	@ 0x88
 80086fe:	2100      	movs	r1, #0
 8008700:	4618      	mov	r0, r3
 8008702:	f00f f9cd 	bl	8017aa0 <memset>
  if(hrtc->Instance==RTC)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a14      	ldr	r2, [pc, #80]	@ (800875c <HAL_RTC_MspInit+0x6c>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d120      	bne.n	8008752 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8008710:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008714:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8008716:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800871a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800871e:	f107 0308 	add.w	r3, r7, #8
 8008722:	4618      	mov	r0, r3
 8008724:	f009 f8ba 	bl	801189c <HAL_RCCEx_PeriphCLKConfig>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d001      	beq.n	8008732 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800872e:	f7fd fcff 	bl	8006130 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8008732:	4b0b      	ldr	r3, [pc, #44]	@ (8008760 <HAL_RTC_MspInit+0x70>)
 8008734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008738:	4a09      	ldr	r2, [pc, #36]	@ (8008760 <HAL_RTC_MspInit+0x70>)
 800873a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800873e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 2, 0);
 8008742:	2200      	movs	r2, #0
 8008744:	2102      	movs	r1, #2
 8008746:	2029      	movs	r0, #41	@ 0x29
 8008748:	f005 fa4f 	bl	800dbea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800874c:	2029      	movs	r0, #41	@ 0x29
 800874e:	f005 fa68 	bl	800dc22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8008752:	bf00      	nop
 8008754:	3790      	adds	r7, #144	@ 0x90
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	40002800 	.word	0x40002800
 8008760:	40021000 	.word	0x40021000

08008764 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b08c      	sub	sp, #48	@ 0x30
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800876c:	f107 031c 	add.w	r3, r7, #28
 8008770:	2200      	movs	r2, #0
 8008772:	601a      	str	r2, [r3, #0]
 8008774:	605a      	str	r2, [r3, #4]
 8008776:	609a      	str	r2, [r3, #8]
 8008778:	60da      	str	r2, [r3, #12]
 800877a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a2f      	ldr	r2, [pc, #188]	@ (8008840 <HAL_SPI_MspInit+0xdc>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d129      	bne.n	80087da <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8008786:	4b2f      	ldr	r3, [pc, #188]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 8008788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800878a:	4a2e      	ldr	r2, [pc, #184]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 800878c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008790:	6593      	str	r3, [r2, #88]	@ 0x58
 8008792:	4b2c      	ldr	r3, [pc, #176]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 8008794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800879a:	61bb      	str	r3, [r7, #24]
 800879c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800879e:	4b29      	ldr	r3, [pc, #164]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087a2:	4a28      	ldr	r2, [pc, #160]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087a4:	f043 0302 	orr.w	r3, r3, #2
 80087a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80087aa:	4b26      	ldr	r3, [pc, #152]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087ae:	f003 0302 	and.w	r3, r3, #2
 80087b2:	617b      	str	r3, [r7, #20]
 80087b4:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80087b6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80087ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087bc:	2302      	movs	r3, #2
 80087be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087c0:	2300      	movs	r3, #0
 80087c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087c4:	2303      	movs	r3, #3
 80087c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80087c8:	2305      	movs	r3, #5
 80087ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80087cc:	f107 031c 	add.w	r3, r7, #28
 80087d0:	4619      	mov	r1, r3
 80087d2:	481d      	ldr	r0, [pc, #116]	@ (8008848 <HAL_SPI_MspInit+0xe4>)
 80087d4:	f006 fdc2 	bl	800f35c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80087d8:	e02d      	b.n	8008836 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a1b      	ldr	r2, [pc, #108]	@ (800884c <HAL_SPI_MspInit+0xe8>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d128      	bne.n	8008836 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80087e4:	4b17      	ldr	r3, [pc, #92]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087e8:	4a16      	ldr	r2, [pc, #88]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80087f0:	4b14      	ldr	r3, [pc, #80]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087f8:	613b      	str	r3, [r7, #16]
 80087fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087fc:	4b11      	ldr	r3, [pc, #68]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 80087fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008800:	4a10      	ldr	r2, [pc, #64]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 8008802:	f043 0304 	orr.w	r3, r3, #4
 8008806:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008808:	4b0e      	ldr	r3, [pc, #56]	@ (8008844 <HAL_SPI_MspInit+0xe0>)
 800880a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800880c:	f003 0304 	and.w	r3, r3, #4
 8008810:	60fb      	str	r3, [r7, #12]
 8008812:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8008814:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800881a:	2302      	movs	r3, #2
 800881c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800881e:	2300      	movs	r3, #0
 8008820:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008822:	2303      	movs	r3, #3
 8008824:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008826:	2306      	movs	r3, #6
 8008828:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800882a:	f107 031c 	add.w	r3, r7, #28
 800882e:	4619      	mov	r1, r3
 8008830:	4807      	ldr	r0, [pc, #28]	@ (8008850 <HAL_SPI_MspInit+0xec>)
 8008832:	f006 fd93 	bl	800f35c <HAL_GPIO_Init>
}
 8008836:	bf00      	nop
 8008838:	3730      	adds	r7, #48	@ 0x30
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	40003800 	.word	0x40003800
 8008844:	40021000 	.word	0x40021000
 8008848:	48000400 	.word	0x48000400
 800884c:	40003c00 	.word	0x40003c00
 8008850:	48000800 	.word	0x48000800

08008854 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a0a      	ldr	r2, [pc, #40]	@ (800888c <HAL_TIM_PWM_MspInit+0x38>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d10b      	bne.n	800887e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008866:	4b0a      	ldr	r3, [pc, #40]	@ (8008890 <HAL_TIM_PWM_MspInit+0x3c>)
 8008868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800886a:	4a09      	ldr	r2, [pc, #36]	@ (8008890 <HAL_TIM_PWM_MspInit+0x3c>)
 800886c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008870:	6613      	str	r3, [r2, #96]	@ 0x60
 8008872:	4b07      	ldr	r3, [pc, #28]	@ (8008890 <HAL_TIM_PWM_MspInit+0x3c>)
 8008874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800887a:	60fb      	str	r3, [r7, #12]
 800887c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800887e:	bf00      	nop
 8008880:	3714      	adds	r7, #20
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	40012c00 	.word	0x40012c00
 8008890:	40021000 	.word	0x40021000

08008894 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08a      	sub	sp, #40	@ 0x28
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800889c:	f107 0314 	add.w	r3, r7, #20
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	605a      	str	r2, [r3, #4]
 80088a6:	609a      	str	r2, [r3, #8]
 80088a8:	60da      	str	r2, [r3, #12]
 80088aa:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088b4:	d130      	bne.n	8008918 <HAL_TIM_IC_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80088b6:	4b1a      	ldr	r3, [pc, #104]	@ (8008920 <HAL_TIM_IC_MspInit+0x8c>)
 80088b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ba:	4a19      	ldr	r2, [pc, #100]	@ (8008920 <HAL_TIM_IC_MspInit+0x8c>)
 80088bc:	f043 0301 	orr.w	r3, r3, #1
 80088c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80088c2:	4b17      	ldr	r3, [pc, #92]	@ (8008920 <HAL_TIM_IC_MspInit+0x8c>)
 80088c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	613b      	str	r3, [r7, #16]
 80088cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80088ce:	4b14      	ldr	r3, [pc, #80]	@ (8008920 <HAL_TIM_IC_MspInit+0x8c>)
 80088d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088d2:	4a13      	ldr	r2, [pc, #76]	@ (8008920 <HAL_TIM_IC_MspInit+0x8c>)
 80088d4:	f043 0301 	orr.w	r3, r3, #1
 80088d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80088da:	4b11      	ldr	r3, [pc, #68]	@ (8008920 <HAL_TIM_IC_MspInit+0x8c>)
 80088dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088de:	f003 0301 	and.w	r3, r3, #1
 80088e2:	60fb      	str	r3, [r7, #12]
 80088e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80088e6:	2320      	movs	r3, #32
 80088e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088ea:	2302      	movs	r3, #2
 80088ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80088ee:	2301      	movs	r3, #1
 80088f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088f2:	2300      	movs	r3, #0
 80088f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80088f6:	2301      	movs	r3, #1
 80088f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80088fa:	f107 0314 	add.w	r3, r7, #20
 80088fe:	4619      	mov	r1, r3
 8008900:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008904:	f006 fd2a 	bl	800f35c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8008908:	2200      	movs	r2, #0
 800890a:	2100      	movs	r1, #0
 800890c:	201c      	movs	r0, #28
 800890e:	f005 f96c 	bl	800dbea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008912:	201c      	movs	r0, #28
 8008914:	f005 f985 	bl	800dc22 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8008918:	bf00      	nop
 800891a:	3728      	adds	r7, #40	@ 0x28
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	40021000 	.word	0x40021000

08008924 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008924:	b480      	push	{r7}
 8008926:	b085      	sub	sp, #20
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a13      	ldr	r2, [pc, #76]	@ (8008980 <HAL_TIM_Base_MspInit+0x5c>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d10c      	bne.n	8008950 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008936:	4b13      	ldr	r3, [pc, #76]	@ (8008984 <HAL_TIM_Base_MspInit+0x60>)
 8008938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800893a:	4a12      	ldr	r2, [pc, #72]	@ (8008984 <HAL_TIM_Base_MspInit+0x60>)
 800893c:	f043 0302 	orr.w	r3, r3, #2
 8008940:	6593      	str	r3, [r2, #88]	@ 0x58
 8008942:	4b10      	ldr	r3, [pc, #64]	@ (8008984 <HAL_TIM_Base_MspInit+0x60>)
 8008944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	60fb      	str	r3, [r7, #12]
 800894c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800894e:	e010      	b.n	8008972 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a0c      	ldr	r2, [pc, #48]	@ (8008988 <HAL_TIM_Base_MspInit+0x64>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d10b      	bne.n	8008972 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800895a:	4b0a      	ldr	r3, [pc, #40]	@ (8008984 <HAL_TIM_Base_MspInit+0x60>)
 800895c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800895e:	4a09      	ldr	r2, [pc, #36]	@ (8008984 <HAL_TIM_Base_MspInit+0x60>)
 8008960:	f043 0304 	orr.w	r3, r3, #4
 8008964:	6593      	str	r3, [r2, #88]	@ 0x58
 8008966:	4b07      	ldr	r3, [pc, #28]	@ (8008984 <HAL_TIM_Base_MspInit+0x60>)
 8008968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800896a:	f003 0304 	and.w	r3, r3, #4
 800896e:	60bb      	str	r3, [r7, #8]
 8008970:	68bb      	ldr	r3, [r7, #8]
}
 8008972:	bf00      	nop
 8008974:	3714      	adds	r7, #20
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	40000400 	.word	0x40000400
 8008984:	40021000 	.word	0x40021000
 8008988:	40000800 	.word	0x40000800

0800898c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b08a      	sub	sp, #40	@ 0x28
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008994:	f107 0314 	add.w	r3, r7, #20
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
 800899c:	605a      	str	r2, [r3, #4]
 800899e:	609a      	str	r2, [r3, #8]
 80089a0:	60da      	str	r2, [r3, #12]
 80089a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a23      	ldr	r2, [pc, #140]	@ (8008a38 <HAL_TIM_MspPostInit+0xac>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d11e      	bne.n	80089ec <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089ae:	4b23      	ldr	r3, [pc, #140]	@ (8008a3c <HAL_TIM_MspPostInit+0xb0>)
 80089b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089b2:	4a22      	ldr	r2, [pc, #136]	@ (8008a3c <HAL_TIM_MspPostInit+0xb0>)
 80089b4:	f043 0301 	orr.w	r3, r3, #1
 80089b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80089ba:	4b20      	ldr	r3, [pc, #128]	@ (8008a3c <HAL_TIM_MspPostInit+0xb0>)
 80089bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	613b      	str	r3, [r7, #16]
 80089c4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80089c6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80089ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089cc:	2302      	movs	r3, #2
 80089ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089d0:	2300      	movs	r3, #0
 80089d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089d4:	2300      	movs	r3, #0
 80089d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80089d8:	2301      	movs	r3, #1
 80089da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089dc:	f107 0314 	add.w	r3, r7, #20
 80089e0:	4619      	mov	r1, r3
 80089e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80089e6:	f006 fcb9 	bl	800f35c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80089ea:	e021      	b.n	8008a30 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a13      	ldr	r2, [pc, #76]	@ (8008a40 <HAL_TIM_MspPostInit+0xb4>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d11c      	bne.n	8008a30 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80089f6:	4b11      	ldr	r3, [pc, #68]	@ (8008a3c <HAL_TIM_MspPostInit+0xb0>)
 80089f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089fa:	4a10      	ldr	r2, [pc, #64]	@ (8008a3c <HAL_TIM_MspPostInit+0xb0>)
 80089fc:	f043 0304 	orr.w	r3, r3, #4
 8008a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a02:	4b0e      	ldr	r3, [pc, #56]	@ (8008a3c <HAL_TIM_MspPostInit+0xb0>)
 8008a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a06:	f003 0304 	and.w	r3, r3, #4
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008a0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a14:	2302      	movs	r3, #2
 8008a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008a20:	2302      	movs	r3, #2
 8008a22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008a24:	f107 0314 	add.w	r3, r7, #20
 8008a28:	4619      	mov	r1, r3
 8008a2a:	4806      	ldr	r0, [pc, #24]	@ (8008a44 <HAL_TIM_MspPostInit+0xb8>)
 8008a2c:	f006 fc96 	bl	800f35c <HAL_GPIO_Init>
}
 8008a30:	bf00      	nop
 8008a32:	3728      	adds	r7, #40	@ 0x28
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	40012c00 	.word	0x40012c00
 8008a3c:	40021000 	.word	0x40021000
 8008a40:	40000400 	.word	0x40000400
 8008a44:	48000800 	.word	0x48000800

08008a48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b0ae      	sub	sp, #184	@ 0xb8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a50:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8008a54:	2200      	movs	r2, #0
 8008a56:	601a      	str	r2, [r3, #0]
 8008a58:	605a      	str	r2, [r3, #4]
 8008a5a:	609a      	str	r2, [r3, #8]
 8008a5c:	60da      	str	r2, [r3, #12]
 8008a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008a60:	f107 031c 	add.w	r3, r7, #28
 8008a64:	2288      	movs	r2, #136	@ 0x88
 8008a66:	2100      	movs	r1, #0
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f00f f819 	bl	8017aa0 <memset>
  if(huart->Instance==UART4)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a70      	ldr	r2, [pc, #448]	@ (8008c34 <HAL_UART_MspInit+0x1ec>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d13c      	bne.n	8008af2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8008a78:	2308      	movs	r3, #8
 8008a7a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008a80:	f107 031c 	add.w	r3, r7, #28
 8008a84:	4618      	mov	r0, r3
 8008a86:	f008 ff09 	bl	801189c <HAL_RCCEx_PeriphCLKConfig>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d001      	beq.n	8008a94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008a90:	f7fd fb4e 	bl	8006130 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8008a94:	4b68      	ldr	r3, [pc, #416]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a98:	4a67      	ldr	r2, [pc, #412]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008a9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008aa0:	4b65      	ldr	r3, [pc, #404]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aa4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008aac:	4b62      	ldr	r3, [pc, #392]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ab0:	4a61      	ldr	r2, [pc, #388]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008ab2:	f043 0301 	orr.w	r3, r3, #1
 8008ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ab8:	4b5f      	ldr	r3, [pc, #380]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008abc:	f003 0301 	and.w	r3, r3, #1
 8008ac0:	617b      	str	r3, [r7, #20]
 8008ac2:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008aca:	2312      	movs	r3, #18
 8008acc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8008adc:	2308      	movs	r3, #8
 8008ade:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ae2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008aec:	f006 fc36 	bl	800f35c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8008af0:	e09b      	b.n	8008c2a <HAL_UART_MspInit+0x1e2>
  else if(huart->Instance==USART1)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a51      	ldr	r2, [pc, #324]	@ (8008c3c <HAL_UART_MspInit+0x1f4>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	f040 8096 	bne.w	8008c2a <HAL_UART_MspInit+0x1e2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008afe:	2301      	movs	r3, #1
 8008b00:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008b02:	2300      	movs	r3, #0
 8008b04:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008b06:	f107 031c 	add.w	r3, r7, #28
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f008 fec6 	bl	801189c <HAL_RCCEx_PeriphCLKConfig>
 8008b10:	4603      	mov	r3, r0
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d001      	beq.n	8008b1a <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8008b16:	f7fd fb0b 	bl	8006130 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8008b1a:	4b47      	ldr	r3, [pc, #284]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b1e:	4a46      	ldr	r2, [pc, #280]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008b20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008b24:	6613      	str	r3, [r2, #96]	@ 0x60
 8008b26:	4b44      	ldr	r3, [pc, #272]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b2e:	613b      	str	r3, [r7, #16]
 8008b30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008b32:	4b41      	ldr	r3, [pc, #260]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b36:	4a40      	ldr	r2, [pc, #256]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008b38:	f043 0302 	orr.w	r3, r3, #2
 8008b3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8008c38 <HAL_UART_MspInit+0x1f0>)
 8008b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b42:	f003 0302 	and.w	r3, r3, #2
 8008b46:	60fb      	str	r3, [r7, #12]
 8008b48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8008b4a:	23d8      	movs	r3, #216	@ 0xd8
 8008b4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b50:	2302      	movs	r3, #2
 8008b52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b56:	2300      	movs	r3, #0
 8008b58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008b62:	2307      	movs	r3, #7
 8008b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008b68:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	4834      	ldr	r0, [pc, #208]	@ (8008c40 <HAL_UART_MspInit+0x1f8>)
 8008b70:	f006 fbf4 	bl	800f35c <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8008b74:	4b33      	ldr	r3, [pc, #204]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b76:	4a34      	ldr	r2, [pc, #208]	@ (8008c48 <HAL_UART_MspInit+0x200>)
 8008b78:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8008b7a:	4b32      	ldr	r3, [pc, #200]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b7c:	2202      	movs	r2, #2
 8008b7e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008b80:	4b30      	ldr	r3, [pc, #192]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b82:	2200      	movs	r2, #0
 8008b84:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b86:	4b2f      	ldr	r3, [pc, #188]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b88:	2200      	movs	r2, #0
 8008b8a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b8e:	2280      	movs	r2, #128	@ 0x80
 8008b90:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008b92:	4b2c      	ldr	r3, [pc, #176]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b94:	2200      	movs	r2, #0
 8008b96:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008b98:	4b2a      	ldr	r3, [pc, #168]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8008b9e:	4b29      	ldr	r3, [pc, #164]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008ba4:	4b27      	ldr	r3, [pc, #156]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8008baa:	4826      	ldr	r0, [pc, #152]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008bac:	f005 fa90 	bl	800e0d0 <HAL_DMA_Init>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d001      	beq.n	8008bba <HAL_UART_MspInit+0x172>
      Error_Handler();
 8008bb6:	f7fd fabb 	bl	8006130 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a21      	ldr	r2, [pc, #132]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008bbe:	675a      	str	r2, [r3, #116]	@ 0x74
 8008bc0:	4a20      	ldr	r2, [pc, #128]	@ (8008c44 <HAL_UART_MspInit+0x1fc>)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8008bc6:	4b21      	ldr	r3, [pc, #132]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bc8:	4a21      	ldr	r2, [pc, #132]	@ (8008c50 <HAL_UART_MspInit+0x208>)
 8008bca:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8008bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bce:	2202      	movs	r2, #2
 8008bd0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bd4:	2210      	movs	r2, #16
 8008bd6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8008bde:	4b1b      	ldr	r3, [pc, #108]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008be0:	2280      	movs	r2, #128	@ 0x80
 8008be2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008be4:	4b19      	ldr	r3, [pc, #100]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008bea:	4b18      	ldr	r3, [pc, #96]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bec:	2200      	movs	r2, #0
 8008bee:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8008bf0:	4b16      	ldr	r3, [pc, #88]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8008bf6:	4b15      	ldr	r3, [pc, #84]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008bf8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008bfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8008bfe:	4813      	ldr	r0, [pc, #76]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008c00:	f005 fa66 	bl	800e0d0 <HAL_DMA_Init>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d001      	beq.n	8008c0e <HAL_UART_MspInit+0x1c6>
      Error_Handler();
 8008c0a:	f7fd fa91 	bl	8006130 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a0e      	ldr	r2, [pc, #56]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008c12:	671a      	str	r2, [r3, #112]	@ 0x70
 8008c14:	4a0d      	ldr	r2, [pc, #52]	@ (8008c4c <HAL_UART_MspInit+0x204>)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	2101      	movs	r1, #1
 8008c1e:	2025      	movs	r0, #37	@ 0x25
 8008c20:	f004 ffe3 	bl	800dbea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008c24:	2025      	movs	r0, #37	@ 0x25
 8008c26:	f004 fffc 	bl	800dc22 <HAL_NVIC_EnableIRQ>
}
 8008c2a:	bf00      	nop
 8008c2c:	37b8      	adds	r7, #184	@ 0xb8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	40004c00 	.word	0x40004c00
 8008c38:	40021000 	.word	0x40021000
 8008c3c:	40013800 	.word	0x40013800
 8008c40:	48000400 	.word	0x48000400
 8008c44:	20000544 	.word	0x20000544
 8008c48:	40020058 	.word	0x40020058
 8008c4c:	2000058c 	.word	0x2000058c
 8008c50:	40020044 	.word	0x40020044

08008c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008c54:	b480      	push	{r7}
 8008c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008c58:	bf00      	nop
 8008c5a:	e7fd      	b.n	8008c58 <NMI_Handler+0x4>

08008c5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008c60:	bf00      	nop
 8008c62:	e7fd      	b.n	8008c60 <HardFault_Handler+0x4>

08008c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008c64:	b480      	push	{r7}
 8008c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008c68:	bf00      	nop
 8008c6a:	e7fd      	b.n	8008c68 <MemManage_Handler+0x4>

08008c6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008c70:	bf00      	nop
 8008c72:	e7fd      	b.n	8008c70 <BusFault_Handler+0x4>

08008c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008c74:	b480      	push	{r7}
 8008c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008c78:	bf00      	nop
 8008c7a:	e7fd      	b.n	8008c78 <UsageFault_Handler+0x4>

08008c7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008c80:	bf00      	nop
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008c8e:	bf00      	nop
 8008c90:	46bd      	mov	sp, r7
 8008c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c96:	4770      	bx	lr

08008c98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008c9c:	bf00      	nop
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr

08008ca6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008caa:	f003 facf 	bl	800c24c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008cae:	bf00      	nop
 8008cb0:	bd80      	pop	{r7, pc}

08008cb2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8008cb2:	b580      	push	{r7, lr}
 8008cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8008cb6:	2004      	movs	r0, #4
 8008cb8:	f006 fd2a 	bl	800f710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8008cbc:	bf00      	nop
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8008cc4:	2010      	movs	r0, #16
 8008cc6:	f006 fd23 	bl	800f710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8008cca:	bf00      	nop
 8008ccc:	bd80      	pop	{r7, pc}
	...

08008cd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008cd4:	4802      	ldr	r0, [pc, #8]	@ (8008ce0 <DMA1_Channel1_IRQHandler+0x10>)
 8008cd6:	f005 fb92 	bl	800e3fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008cda:	bf00      	nop
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	20000114 	.word	0x20000114

08008ce4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8008ce8:	4802      	ldr	r0, [pc, #8]	@ (8008cf4 <DMA1_Channel4_IRQHandler+0x10>)
 8008cea:	f005 fb88 	bl	800e3fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8008cee:	bf00      	nop
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	2000058c 	.word	0x2000058c

08008cf8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8008cfc:	4802      	ldr	r0, [pc, #8]	@ (8008d08 <DMA1_Channel5_IRQHandler+0x10>)
 8008cfe:	f005 fb7e 	bl	800e3fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8008d02:	bf00      	nop
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	20000544 	.word	0x20000544

08008d0c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8008d10:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8008d14:	f006 fcfc 	bl	800f710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8008d18:	bf00      	nop
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008d20:	4802      	ldr	r0, [pc, #8]	@ (8008d2c <TIM2_IRQHandler+0x10>)
 8008d22:	f00b fba3 	bl	801446c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008d26:	bf00      	nop
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	20000350 	.word	0x20000350

08008d30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008d34:	4802      	ldr	r0, [pc, #8]	@ (8008d40 <USART1_IRQHandler+0x10>)
 8008d36:	f00d fa1b 	bl	8016170 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008d3a:	bf00      	nop
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	200004bc 	.word	0x200004bc

08008d44 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8008d48:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8008d4c:	f006 fce0 	bl	800f710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008d50:	bf00      	nop
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8008d58:	4802      	ldr	r0, [pc, #8]	@ (8008d64 <RTC_Alarm_IRQHandler+0x10>)
 8008d5a:	f009 fd9f 	bl	801289c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8008d5e:	bf00      	nop
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	20000218 	.word	0x20000218

08008d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008d70:	4a14      	ldr	r2, [pc, #80]	@ (8008dc4 <_sbrk+0x5c>)
 8008d72:	4b15      	ldr	r3, [pc, #84]	@ (8008dc8 <_sbrk+0x60>)
 8008d74:	1ad3      	subs	r3, r2, r3
 8008d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008d7c:	4b13      	ldr	r3, [pc, #76]	@ (8008dcc <_sbrk+0x64>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d102      	bne.n	8008d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008d84:	4b11      	ldr	r3, [pc, #68]	@ (8008dcc <_sbrk+0x64>)
 8008d86:	4a12      	ldr	r2, [pc, #72]	@ (8008dd0 <_sbrk+0x68>)
 8008d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008d8a:	4b10      	ldr	r3, [pc, #64]	@ (8008dcc <_sbrk+0x64>)
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	4413      	add	r3, r2
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d207      	bcs.n	8008da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008d98:	f00e fed2 	bl	8017b40 <__errno>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	220c      	movs	r2, #12
 8008da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008da2:	f04f 33ff 	mov.w	r3, #4294967295
 8008da6:	e009      	b.n	8008dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008da8:	4b08      	ldr	r3, [pc, #32]	@ (8008dcc <_sbrk+0x64>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008dae:	4b07      	ldr	r3, [pc, #28]	@ (8008dcc <_sbrk+0x64>)
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4413      	add	r3, r2
 8008db6:	4a05      	ldr	r2, [pc, #20]	@ (8008dcc <_sbrk+0x64>)
 8008db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008dba:	68fb      	ldr	r3, [r7, #12]
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3718      	adds	r7, #24
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	20018000 	.word	0x20018000
 8008dc8:	00000400 	.word	0x00000400
 8008dcc:	20005c6c 	.word	0x20005c6c
 8008dd0:	20005dc8 	.word	0x20005dc8

08008dd4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8008dd8:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <SystemInit+0x20>)
 8008dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dde:	4a05      	ldr	r2, [pc, #20]	@ (8008df4 <SystemInit+0x20>)
 8008de0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008de4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8008de8:	bf00      	nop
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	e000ed00 	.word	0xe000ed00

08008df8 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	4603      	mov	r3, r0
 8008e00:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;

	switch (pdrv) {
 8008e02:	79fb      	ldrb	r3, [r7, #7]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d002      	beq.n	8008e0e <disk_status+0x16>
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d00c      	beq.n	8008e26 <disk_status+0x2e>
 8008e0c:	e017      	b.n	8008e3e <disk_status+0x46>
	case DEV_RAM :

		if(!psram_is_initialized())
 8008e0e:	f7ff fa57 	bl	80082c0 <psram_is_initialized>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d102      	bne.n	8008e1e <disk_status+0x26>
		{
			stat = STA_NOINIT;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	73fb      	strb	r3, [r7, #15]
 8008e1c:	e001      	b.n	8008e22 <disk_status+0x2a>
		}else{
			stat = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8008e22:	7bfb      	ldrb	r3, [r7, #15]
 8008e24:	e00c      	b.n	8008e40 <disk_status+0x48>

	case DEV_MMC :

		if(!extflash_is_initialized())
 8008e26:	f7fa fe53 	bl	8003ad0 <extflash_is_initialized>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d102      	bne.n	8008e36 <disk_status+0x3e>
		{
			stat = STA_NOINIT;
 8008e30:	2301      	movs	r3, #1
 8008e32:	73fb      	strb	r3, [r7, #15]
 8008e34:	e001      	b.n	8008e3a <disk_status+0x42>
		}else{
			stat = 0;
 8008e36:	2300      	movs	r3, #0
 8008e38:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8008e3a:	7bfb      	ldrb	r3, [r7, #15]
 8008e3c:	e000      	b.n	8008e40 <disk_status+0x48>

	}
	return STA_NOINIT;
 8008e3e:	2301      	movs	r3, #1
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	4603      	mov	r3, r0
 8008e50:	71fb      	strb	r3, [r7, #7]
	DSTATUS stat;
	switch (pdrv) {
 8008e52:	79fb      	ldrb	r3, [r7, #7]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <disk_initialize+0x16>
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	d00c      	beq.n	8008e76 <disk_initialize+0x2e>
 8008e5c:	e017      	b.n	8008e8e <disk_initialize+0x46>
	case DEV_RAM :

		if(psram_init() < 0)
 8008e5e:	f7ff fa5d 	bl	800831c <psram_init>
 8008e62:	4603      	mov	r3, r0
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	da02      	bge.n	8008e6e <disk_initialize+0x26>
		{
			stat = STA_NODISK;
 8008e68:	2302      	movs	r3, #2
 8008e6a:	73fb      	strb	r3, [r7, #15]
 8008e6c:	e001      	b.n	8008e72 <disk_initialize+0x2a>
		}else{
			stat = 0;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8008e72:	7bfb      	ldrb	r3, [r7, #15]
 8008e74:	e00c      	b.n	8008e90 <disk_initialize+0x48>

	case DEV_MMC :

		if(extflash_init() < 0)
 8008e76:	f7fa fe37 	bl	8003ae8 <extflash_init>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	da02      	bge.n	8008e86 <disk_initialize+0x3e>
		{
			stat = STA_NODISK;
 8008e80:	2302      	movs	r3, #2
 8008e82:	73fb      	strb	r3, [r7, #15]
 8008e84:	e001      	b.n	8008e8a <disk_initialize+0x42>
		}else{
			stat = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	73fb      	strb	r3, [r7, #15]
		}

		return stat;
 8008e8a:	7bfb      	ldrb	r3, [r7, #15]
 8008e8c:	e000      	b.n	8008e90 <disk_initialize+0x48>

	}
	return STA_NOINIT;
 8008e8e:	2301      	movs	r3, #1
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3710      	adds	r7, #16
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	LBA_t sector,	/* Start sector in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b086      	sub	sp, #24
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60b9      	str	r1, [r7, #8]
 8008ea0:	607a      	str	r2, [r7, #4]
 8008ea2:	603b      	str	r3, [r7, #0]
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	73fb      	strb	r3, [r7, #15]
	DRESULT res;
	int result;

	switch (pdrv) {
 8008ea8:	7bfb      	ldrb	r3, [r7, #15]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d002      	beq.n	8008eb4 <disk_read+0x1c>
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d010      	beq.n	8008ed4 <disk_read+0x3c>
 8008eb2:	e01e      	b.n	8008ef2 <disk_read+0x5a>
	case DEV_RAM :

		if(psram_sector_read_write(0, sector, count, buff) < 0)
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	683a      	ldr	r2, [r7, #0]
 8008eb8:	6879      	ldr	r1, [r7, #4]
 8008eba:	2000      	movs	r0, #0
 8008ebc:	f7ff f8fe 	bl	80080bc <psram_sector_read_write>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	da02      	bge.n	8008ecc <disk_read+0x34>
		{
			res = RES_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	75fb      	strb	r3, [r7, #23]
 8008eca:	e001      	b.n	8008ed0 <disk_read+0x38>
		}else{

			res = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8008ed0:	7dfb      	ldrb	r3, [r7, #23]
 8008ed2:	e00f      	b.n	8008ef4 <disk_read+0x5c>

	case DEV_MMC :

		if(extflash_sector_read(sector, count, buff) < 0)
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	6839      	ldr	r1, [r7, #0]
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f7fa fcdd 	bl	8003898 <extflash_sector_read>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	da02      	bge.n	8008eea <disk_read+0x52>
		{
			res = RES_ERROR;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	75fb      	strb	r3, [r7, #23]
 8008ee8:	e001      	b.n	8008eee <disk_read+0x56>
		}else{

			res = 0;
 8008eea:	2300      	movs	r3, #0
 8008eec:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8008eee:	7dfb      	ldrb	r3, [r7, #23]
 8008ef0:	e000      	b.n	8008ef4 <disk_read+0x5c>

	}

	return RES_PARERR;
 8008ef2:	2304      	movs	r3, #4
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3718      	adds	r7, #24
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	LBA_t sector,		/* Start sector in LBA */
	UINT count			/* Number of sectors to write */
)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b086      	sub	sp, #24
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60b9      	str	r1, [r7, #8]
 8008f04:	607a      	str	r2, [r7, #4]
 8008f06:	603b      	str	r3, [r7, #0]
 8008f08:	4603      	mov	r3, r0
 8008f0a:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	75fb      	strb	r3, [r7, #23]

	switch (pdrv) {
 8008f10:	7bfb      	ldrb	r3, [r7, #15]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d002      	beq.n	8008f1c <disk_write+0x20>
 8008f16:	2b01      	cmp	r3, #1
 8008f18:	d010      	beq.n	8008f3c <disk_write+0x40>
 8008f1a:	e01e      	b.n	8008f5a <disk_write+0x5e>
	case DEV_RAM :

		if(psram_sector_read_write(1, sector, count, (const uint8_t *)buff) < 0)
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	6879      	ldr	r1, [r7, #4]
 8008f22:	2001      	movs	r0, #1
 8008f24:	f7ff f8ca 	bl	80080bc <psram_sector_read_write>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	da02      	bge.n	8008f34 <disk_write+0x38>
		{
			res = RES_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	75fb      	strb	r3, [r7, #23]
 8008f32:	e001      	b.n	8008f38 <disk_write+0x3c>
		}else{

			res = 0;
 8008f34:	2300      	movs	r3, #0
 8008f36:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8008f38:	7dfb      	ldrb	r3, [r7, #23]
 8008f3a:	e00f      	b.n	8008f5c <disk_write+0x60>

	case DEV_MMC :

		if(extflash_sector_write(sector, count, buff) < 0)
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	6839      	ldr	r1, [r7, #0]
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7fa fd3e 	bl	80039c2 <extflash_sector_write>
 8008f46:	4603      	mov	r3, r0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	da02      	bge.n	8008f52 <disk_write+0x56>
		{
			res = RES_ERROR;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	75fb      	strb	r3, [r7, #23]
 8008f50:	e001      	b.n	8008f56 <disk_write+0x5a>
		}else{

			res = 0;
 8008f52:	2300      	movs	r3, #0
 8008f54:	75fb      	strb	r3, [r7, #23]
		}

		return res;
 8008f56:	7dfb      	ldrb	r3, [r7, #23]
 8008f58:	e000      	b.n	8008f5c <disk_write+0x60>

	}

	return RES_PARERR;
 8008f5a:	2304      	movs	r3, #4
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	603a      	str	r2, [r7, #0]
 8008f6e:	71fb      	strb	r3, [r7, #7]
 8008f70:	460b      	mov	r3, r1
 8008f72:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_PARERR;
 8008f74:	2304      	movs	r3, #4
 8008f76:	73fb      	strb	r3, [r7, #15]

	switch (pdrv) {
 8008f78:	79fb      	ldrb	r3, [r7, #7]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d002      	beq.n	8008f84 <disk_ioctl+0x20>
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	d036      	beq.n	8008ff0 <disk_ioctl+0x8c>
 8008f82:	e06b      	b.n	800905c <disk_ioctl+0xf8>
	case DEV_RAM :

		if(!psram_is_initialized())return RES_NOTRDY;
 8008f84:	f7ff f99c 	bl	80082c0 <psram_is_initialized>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d101      	bne.n	8008f92 <disk_ioctl+0x2e>
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e065      	b.n	800905e <disk_ioctl+0xfa>

		switch(cmd)
 8008f92:	79bb      	ldrb	r3, [r7, #6]
 8008f94:	2b04      	cmp	r3, #4
 8008f96:	d826      	bhi.n	8008fe6 <disk_ioctl+0x82>
 8008f98:	a201      	add	r2, pc, #4	@ (adr r2, 8008fa0 <disk_ioctl+0x3c>)
 8008f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f9e:	bf00      	nop
 8008fa0:	08008fe1 	.word	0x08008fe1
 8008fa4:	08008fb5 	.word	0x08008fb5
 8008fa8:	08008fc5 	.word	0x08008fc5
 8008fac:	08008fd5 	.word	0x08008fd5
 8008fb0:	08008fe1 	.word	0x08008fe1
		{
			case GET_SECTOR_COUNT:

				*((uint32_t *)buff) = psram_get_sector_count();
 8008fb4:	f7ff f99a 	bl	80082ec <psram_get_sector_count>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	601a      	str	r2, [r3, #0]
				res = 0;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	73fb      	strb	r3, [r7, #15]
				break;
 8008fc2:	e013      	b.n	8008fec <disk_ioctl+0x88>

			case GET_SECTOR_SIZE:

				*((uint32_t *)buff) = psram_get_sector_size();
 8008fc4:	f7ff f988 	bl	80082d8 <psram_get_sector_size>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	601a      	str	r2, [r3, #0]
				res = 0;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	73fb      	strb	r3, [r7, #15]
				break;
 8008fd2:	e00b      	b.n	8008fec <disk_ioctl+0x88>

			case GET_BLOCK_SIZE:

				*((uint32_t *)buff) = 1; //Default
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	601a      	str	r2, [r3, #0]
				res = 0;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	73fb      	strb	r3, [r7, #15]
				break;
 8008fde:	e005      	b.n	8008fec <disk_ioctl+0x88>

			case CTRL_TRIM:
			case CTRL_SYNC:

				res = 0;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	73fb      	strb	r3, [r7, #15]
				break;
 8008fe4:	e002      	b.n	8008fec <disk_ioctl+0x88>

			default:
				res = RES_PARERR;
 8008fe6:	2304      	movs	r3, #4
 8008fe8:	73fb      	strb	r3, [r7, #15]
				break;
 8008fea:	bf00      	nop
		}

		return res;
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	e036      	b.n	800905e <disk_ioctl+0xfa>

	case DEV_MMC :

		if(!extflash_is_initialized())return RES_NOTRDY;
 8008ff0:	f7fa fd6e 	bl	8003ad0 <extflash_is_initialized>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d101      	bne.n	8008ffe <disk_ioctl+0x9a>
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	e02f      	b.n	800905e <disk_ioctl+0xfa>

		switch(cmd)
 8008ffe:	79bb      	ldrb	r3, [r7, #6]
 8009000:	2b04      	cmp	r3, #4
 8009002:	d826      	bhi.n	8009052 <disk_ioctl+0xee>
 8009004:	a201      	add	r2, pc, #4	@ (adr r2, 800900c <disk_ioctl+0xa8>)
 8009006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800900a:	bf00      	nop
 800900c:	0800904d 	.word	0x0800904d
 8009010:	08009021 	.word	0x08009021
 8009014:	08009031 	.word	0x08009031
 8009018:	08009041 	.word	0x08009041
 800901c:	0800904d 	.word	0x0800904d
		{
			case GET_SECTOR_COUNT:

				*((uint32_t *)buff) = extflash_get_sector_count();
 8009020:	f7fa fd4a 	bl	8003ab8 <extflash_get_sector_count>
 8009024:	4602      	mov	r2, r0
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	601a      	str	r2, [r3, #0]
				res = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	73fb      	strb	r3, [r7, #15]
				break;
 800902e:	e013      	b.n	8009058 <disk_ioctl+0xf4>

			case GET_SECTOR_SIZE:

				*((uint32_t *)buff) = extflash_get_sector_size();
 8009030:	f7fa fd39 	bl	8003aa6 <extflash_get_sector_size>
 8009034:	4602      	mov	r2, r0
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	601a      	str	r2, [r3, #0]
				res = 0;
 800903a:	2300      	movs	r3, #0
 800903c:	73fb      	strb	r3, [r7, #15]
				break;
 800903e:	e00b      	b.n	8009058 <disk_ioctl+0xf4>

			case GET_BLOCK_SIZE:

				*((uint32_t *)buff) = 1; //Default
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	2201      	movs	r2, #1
 8009044:	601a      	str	r2, [r3, #0]
				res = 0;
 8009046:	2300      	movs	r3, #0
 8009048:	73fb      	strb	r3, [r7, #15]
				break;
 800904a:	e005      	b.n	8009058 <disk_ioctl+0xf4>

			case CTRL_TRIM:
			case CTRL_SYNC:

				res = 0;
 800904c:	2300      	movs	r3, #0
 800904e:	73fb      	strb	r3, [r7, #15]
				break;
 8009050:	e002      	b.n	8009058 <disk_ioctl+0xf4>

			default:
				res = RES_PARERR;
 8009052:	2304      	movs	r3, #4
 8009054:	73fb      	strb	r3, [r7, #15]
				break;
 8009056:	bf00      	nop
		}

		return res;
 8009058:	7bfb      	ldrb	r3, [r7, #15]
 800905a:	e000      	b.n	800905e <disk_ioctl+0xfa>

	}

	return RES_PARERR;
 800905c:	2304      	movs	r3, #4
}
 800905e:	4618      	mov	r0, r3
 8009060:	3710      	adds	r7, #16
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop

08009068 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	3301      	adds	r3, #1
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009078:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800907c:	021b      	lsls	r3, r3, #8
 800907e:	b21a      	sxth	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	b21b      	sxth	r3, r3
 8009086:	4313      	orrs	r3, r2
 8009088:	b21b      	sxth	r3, r3
 800908a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800908c:	89fb      	ldrh	r3, [r7, #14]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3714      	adds	r7, #20
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr

0800909a <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800909a:	b480      	push	{r7}
 800909c:	b085      	sub	sp, #20
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	3303      	adds	r3, #3
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	021b      	lsls	r3, r3, #8
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	3202      	adds	r2, #2
 80090b2:	7812      	ldrb	r2, [r2, #0]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	021b      	lsls	r3, r3, #8
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	3201      	adds	r2, #1
 80090c0:	7812      	ldrb	r2, [r2, #0]
 80090c2:	4313      	orrs	r3, r2
 80090c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	021b      	lsls	r3, r3, #8
 80090ca:	687a      	ldr	r2, [r7, #4]
 80090cc:	7812      	ldrb	r2, [r2, #0]
 80090ce:	4313      	orrs	r3, r2
 80090d0:	60fb      	str	r3, [r7, #12]
	return rv;
 80090d2:	68fb      	ldr	r3, [r7, #12]
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3714      	adds	r7, #20
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <st_word>:
}
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	460b      	mov	r3, r1
 80090ea:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	1c5a      	adds	r2, r3, #1
 80090f0:	607a      	str	r2, [r7, #4]
 80090f2:	887a      	ldrh	r2, [r7, #2]
 80090f4:	b2d2      	uxtb	r2, r2
 80090f6:	701a      	strb	r2, [r3, #0]
 80090f8:	887b      	ldrh	r3, [r7, #2]
 80090fa:	0a1b      	lsrs	r3, r3, #8
 80090fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	1c5a      	adds	r2, r3, #1
 8009102:	607a      	str	r2, [r7, #4]
 8009104:	887a      	ldrh	r2, [r7, #2]
 8009106:	b2d2      	uxtb	r2, r2
 8009108:	701a      	strb	r2, [r3, #0]
}
 800910a:	bf00      	nop
 800910c:	370c      	adds	r7, #12
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr

08009116 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009116:	b480      	push	{r7}
 8009118:	b083      	sub	sp, #12
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
 800911e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	1c5a      	adds	r2, r3, #1
 8009124:	607a      	str	r2, [r7, #4]
 8009126:	683a      	ldr	r2, [r7, #0]
 8009128:	b2d2      	uxtb	r2, r2
 800912a:	701a      	strb	r2, [r3, #0]
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	0a1b      	lsrs	r3, r3, #8
 8009130:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	1c5a      	adds	r2, r3, #1
 8009136:	607a      	str	r2, [r7, #4]
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	b2d2      	uxtb	r2, r2
 800913c:	701a      	strb	r2, [r3, #0]
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	0a1b      	lsrs	r3, r3, #8
 8009142:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	1c5a      	adds	r2, r3, #1
 8009148:	607a      	str	r2, [r7, #4]
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	b2d2      	uxtb	r2, r2
 800914e:	701a      	strb	r2, [r3, #0]
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	0a1b      	lsrs	r3, r3, #8
 8009154:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	1c5a      	adds	r2, r3, #1
 800915a:	607a      	str	r2, [r7, #4]
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	b2d2      	uxtb	r2, r2
 8009160:	701a      	strb	r2, [r3, #0]
}
 8009162:	bf00      	nop
 8009164:	370c      	adds	r7, #12
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 800916e:	b480      	push	{r7}
 8009170:	b083      	sub	sp, #12
 8009172:	af00      	add	r7, sp, #0
 8009174:	4603      	mov	r3, r0
 8009176:	71fb      	strb	r3, [r7, #7]
	if (c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 8009178:	79fb      	ldrb	r3, [r7, #7]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d001      	beq.n	8009182 <dbc_1st+0x14>
 800917e:	2300      	movs	r3, #0
 8009180:	e000      	b.n	8009184 <dbc_1st+0x16>
#endif
	return 0;
 8009182:	2300      	movs	r3, #0
}
 8009184:	4618      	mov	r0, r3
 8009186:	370c      	adds	r7, #12
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	4603      	mov	r3, r0
 8009198:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
 800919a:	79fb      	ldrb	r3, [r7, #7]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d001      	beq.n	80091a4 <dbc_2nd+0x14>
 80091a0:	2300      	movs	r3, #0
 80091a2:	e000      	b.n	80091a6 <dbc_2nd+0x16>
#endif
	return 0;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b084      	sub	sp, #16
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	791b      	ldrb	r3, [r3, #4]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d02c      	beq.n	8009220 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	7858      	ldrb	r0, [r3, #1]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091d4:	2301      	movs	r3, #1
 80091d6:	f7ff fe91 	bl	8008efc <disk_write>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d11d      	bne.n	800921c <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ee:	1ad2      	subs	r2, r2, r3
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	69db      	ldr	r3, [r3, #28]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d213      	bcs.n	8009220 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	78db      	ldrb	r3, [r3, #3]
 80091fc:	2b02      	cmp	r3, #2
 80091fe:	d10f      	bne.n	8009220 <sync_window+0x6e>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	7858      	ldrb	r0, [r3, #1]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	69db      	ldr	r3, [r3, #28]
 8009212:	441a      	add	r2, r3
 8009214:	2301      	movs	r3, #1
 8009216:	f7ff fe71 	bl	8008efc <disk_write>
 800921a:	e001      	b.n	8009220 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 800921c:	2301      	movs	r3, #1
 800921e:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 8009220:	7bfb      	ldrb	r3, [r7, #15]
}
 8009222:	4618      	mov	r0, r3
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 800922a:	b580      	push	{r7, lr}
 800922c:	b084      	sub	sp, #16
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
 8009232:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009234:	2300      	movs	r3, #0
 8009236:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800923c:	683a      	ldr	r2, [r7, #0]
 800923e:	429a      	cmp	r2, r3
 8009240:	d01b      	beq.n	800927a <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f7ff ffb5 	bl	80091b2 <sync_window>
 8009248:	4603      	mov	r3, r0
 800924a:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800924c:	7bfb      	ldrb	r3, [r7, #15]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d113      	bne.n	800927a <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	7858      	ldrb	r0, [r3, #1]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800925c:	2301      	movs	r3, #1
 800925e:	683a      	ldr	r2, [r7, #0]
 8009260:	f7ff fe1a 	bl	8008e98 <disk_read>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d004      	beq.n	8009274 <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 800926a:	f04f 33ff 	mov.w	r3, #4294967295
 800926e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009270:	2301      	movs	r3, #1
 8009272:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800927a:	7bfb      	ldrb	r3, [r7, #15]
}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f7ff ff90 	bl	80091b2 <sync_window>
 8009292:	4603      	mov	r3, r0
 8009294:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009296:	7bfb      	ldrb	r3, [r7, #15]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d158      	bne.n	800934e <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	781b      	ldrb	r3, [r3, #0]
 80092a0:	2b03      	cmp	r3, #3
 80092a2:	d148      	bne.n	8009336 <sync_fs+0xb2>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	795b      	ldrb	r3, [r3, #5]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d144      	bne.n	8009336 <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	3334      	adds	r3, #52	@ 0x34
 80092b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80092b4:	2100      	movs	r1, #0
 80092b6:	4618      	mov	r0, r3
 80092b8:	f00e fbf2 	bl	8017aa0 <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	3334      	adds	r3, #52	@ 0x34
 80092c0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80092c4:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80092c8:	4618      	mov	r0, r3
 80092ca:	f7ff ff09 	bl	80090e0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	3334      	adds	r3, #52	@ 0x34
 80092d2:	4921      	ldr	r1, [pc, #132]	@ (8009358 <sync_fs+0xd4>)
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7ff ff1e 	bl	8009116 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	3334      	adds	r3, #52	@ 0x34
 80092de:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80092e2:	491e      	ldr	r1, [pc, #120]	@ (800935c <sync_fs+0xd8>)
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7ff ff16 	bl	8009116 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	3334      	adds	r3, #52	@ 0x34
 80092ee:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	695b      	ldr	r3, [r3, #20]
 80092f6:	4619      	mov	r1, r3
 80092f8:	4610      	mov	r0, r2
 80092fa:	f7ff ff0c 	bl	8009116 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	3334      	adds	r3, #52	@ 0x34
 8009302:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	4619      	mov	r1, r3
 800930c:	4610      	mov	r0, r2
 800930e:	f7ff ff02 	bl	8009116 <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	1c5a      	adds	r2, r3, #1
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	7858      	ldrb	r0, [r3, #1]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800932a:	2301      	movs	r3, #1
 800932c:	f7ff fde6 	bl	8008efc <disk_write>
			fs->fsi_flag = 0;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	785b      	ldrb	r3, [r3, #1]
 800933a:	2200      	movs	r2, #0
 800933c:	2100      	movs	r1, #0
 800933e:	4618      	mov	r0, r3
 8009340:	f7ff fe10 	bl	8008f64 <disk_ioctl>
 8009344:	4603      	mov	r3, r0
 8009346:	2b00      	cmp	r3, #0
 8009348:	d001      	beq.n	800934e <sync_fs+0xca>
 800934a:	2301      	movs	r3, #1
 800934c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800934e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009350:	4618      	mov	r0, r3
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}
 8009358:	41615252 	.word	0x41615252
 800935c:	61417272 	.word	0x61417272

08009360 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	3b02      	subs	r3, #2
 800936e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	3b02      	subs	r3, #2
 8009376:	683a      	ldr	r2, [r7, #0]
 8009378:	429a      	cmp	r2, r3
 800937a:	d301      	bcc.n	8009380 <clst2sect+0x20>
 800937c:	2300      	movs	r3, #0
 800937e:	e008      	b.n	8009392 <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	895b      	ldrh	r3, [r3, #10]
 8009388:	4619      	mov	r1, r3
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	fb01 f303 	mul.w	r3, r1, r3
 8009390:	4413      	add	r3, r2
}
 8009392:	4618      	mov	r0, r3
 8009394:	370c      	adds	r7, #12
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr

0800939e <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b086      	sub	sp, #24
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
 80093a6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d904      	bls.n	80093be <get_fat+0x20>
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	699b      	ldr	r3, [r3, #24]
 80093b8:	683a      	ldr	r2, [r7, #0]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d302      	bcc.n	80093c4 <get_fat+0x26>
		val = 1;	/* Internal error */
 80093be:	2301      	movs	r3, #1
 80093c0:	617b      	str	r3, [r7, #20]
 80093c2:	e0ba      	b.n	800953a <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80093c4:	f04f 33ff 	mov.w	r3, #4294967295
 80093c8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	2b03      	cmp	r3, #3
 80093d0:	f000 8082 	beq.w	80094d8 <get_fat+0x13a>
 80093d4:	2b03      	cmp	r3, #3
 80093d6:	f300 80a6 	bgt.w	8009526 <get_fat+0x188>
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d002      	beq.n	80093e4 <get_fat+0x46>
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d055      	beq.n	800948e <get_fat+0xf0>
 80093e2:	e0a0      	b.n	8009526 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	60fb      	str	r3, [r7, #12]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	085b      	lsrs	r3, r3, #1
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	4413      	add	r3, r2
 80093f0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	899b      	ldrh	r3, [r3, #12]
 80093fa:	4619      	mov	r1, r3
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8009402:	4413      	add	r3, r2
 8009404:	4619      	mov	r1, r3
 8009406:	6938      	ldr	r0, [r7, #16]
 8009408:	f7ff ff0f 	bl	800922a <move_window>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	f040 808c 	bne.w	800952c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	1c5a      	adds	r2, r3, #1
 8009418:	60fa      	str	r2, [r7, #12]
 800941a:	693a      	ldr	r2, [r7, #16]
 800941c:	8992      	ldrh	r2, [r2, #12]
 800941e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009422:	fb01 f202 	mul.w	r2, r1, r2
 8009426:	1a9b      	subs	r3, r3, r2
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	4413      	add	r3, r2
 800942c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009430:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	899b      	ldrh	r3, [r3, #12]
 800943a:	4619      	mov	r1, r3
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009442:	4413      	add	r3, r2
 8009444:	4619      	mov	r1, r3
 8009446:	6938      	ldr	r0, [r7, #16]
 8009448:	f7ff feef 	bl	800922a <move_window>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d16e      	bne.n	8009530 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	899b      	ldrh	r3, [r3, #12]
 8009456:	461a      	mov	r2, r3
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	fbb3 f1f2 	udiv	r1, r3, r2
 800945e:	fb01 f202 	mul.w	r2, r1, r2
 8009462:	1a9b      	subs	r3, r3, r2
 8009464:	693a      	ldr	r2, [r7, #16]
 8009466:	4413      	add	r3, r2
 8009468:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800946c:	021b      	lsls	r3, r3, #8
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	4313      	orrs	r3, r2
 8009472:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	f003 0301 	and.w	r3, r3, #1
 800947a:	2b00      	cmp	r3, #0
 800947c:	d002      	beq.n	8009484 <get_fat+0xe6>
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	091b      	lsrs	r3, r3, #4
 8009482:	e002      	b.n	800948a <get_fat+0xec>
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800948a:	617b      	str	r3, [r7, #20]
			break;
 800948c:	e055      	b.n	800953a <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	899b      	ldrh	r3, [r3, #12]
 8009496:	085b      	lsrs	r3, r3, #1
 8009498:	b29b      	uxth	r3, r3
 800949a:	4619      	mov	r1, r3
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	fbb3 f3f1 	udiv	r3, r3, r1
 80094a2:	4413      	add	r3, r2
 80094a4:	4619      	mov	r1, r3
 80094a6:	6938      	ldr	r0, [r7, #16]
 80094a8:	f7ff febf 	bl	800922a <move_window>
 80094ac:	4603      	mov	r3, r0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d140      	bne.n	8009534 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	005b      	lsls	r3, r3, #1
 80094bc:	693a      	ldr	r2, [r7, #16]
 80094be:	8992      	ldrh	r2, [r2, #12]
 80094c0:	fbb3 f0f2 	udiv	r0, r3, r2
 80094c4:	fb00 f202 	mul.w	r2, r0, r2
 80094c8:	1a9b      	subs	r3, r3, r2
 80094ca:	440b      	add	r3, r1
 80094cc:	4618      	mov	r0, r3
 80094ce:	f7ff fdcb 	bl	8009068 <ld_word>
 80094d2:	4603      	mov	r3, r0
 80094d4:	617b      	str	r3, [r7, #20]
			break;
 80094d6:	e030      	b.n	800953a <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	899b      	ldrh	r3, [r3, #12]
 80094e0:	089b      	lsrs	r3, r3, #2
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	4619      	mov	r1, r3
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80094ec:	4413      	add	r3, r2
 80094ee:	4619      	mov	r1, r3
 80094f0:	6938      	ldr	r0, [r7, #16]
 80094f2:	f7ff fe9a 	bl	800922a <move_window>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d11d      	bne.n	8009538 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	8992      	ldrh	r2, [r2, #12]
 800950a:	fbb3 f0f2 	udiv	r0, r3, r2
 800950e:	fb00 f202 	mul.w	r2, r0, r2
 8009512:	1a9b      	subs	r3, r3, r2
 8009514:	440b      	add	r3, r1
 8009516:	4618      	mov	r0, r3
 8009518:	f7ff fdbf 	bl	800909a <ld_dword>
 800951c:	4603      	mov	r3, r0
 800951e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009522:	617b      	str	r3, [r7, #20]
			break;
 8009524:	e009      	b.n	800953a <get_fat+0x19c>
			}
			val = 1;	/* Internal error */
			break;
#endif
		default:
			val = 1;	/* Internal error */
 8009526:	2301      	movs	r3, #1
 8009528:	617b      	str	r3, [r7, #20]
 800952a:	e006      	b.n	800953a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800952c:	bf00      	nop
 800952e:	e004      	b.n	800953a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009530:	bf00      	nop
 8009532:	e002      	b.n	800953a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009534:	bf00      	nop
 8009536:	e000      	b.n	800953a <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009538:	bf00      	nop
		}
	}

	return val;
 800953a:	697b      	ldr	r3, [r7, #20]
}
 800953c:	4618      	mov	r0, r3
 800953e:	3718      	adds	r7, #24
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009544:	b590      	push	{r4, r7, lr}
 8009546:	b089      	sub	sp, #36	@ 0x24
 8009548:	af00      	add	r7, sp, #0
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009550:	2302      	movs	r3, #2
 8009552:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	2b01      	cmp	r3, #1
 8009558:	f240 8109 	bls.w	800976e <put_fat+0x22a>
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	429a      	cmp	r2, r3
 8009564:	f080 8103 	bcs.w	800976e <put_fat+0x22a>
		switch (fs->fs_type) {
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	2b03      	cmp	r3, #3
 800956e:	f000 80b6 	beq.w	80096de <put_fat+0x19a>
 8009572:	2b03      	cmp	r3, #3
 8009574:	f300 80fb 	bgt.w	800976e <put_fat+0x22a>
 8009578:	2b01      	cmp	r3, #1
 800957a:	d003      	beq.n	8009584 <put_fat+0x40>
 800957c:	2b02      	cmp	r3, #2
 800957e:	f000 8083 	beq.w	8009688 <put_fat+0x144>
 8009582:	e0f4      	b.n	800976e <put_fat+0x22a>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	61bb      	str	r3, [r7, #24]
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	085b      	lsrs	r3, r3, #1
 800958c:	69ba      	ldr	r2, [r7, #24]
 800958e:	4413      	add	r3, r2
 8009590:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	899b      	ldrh	r3, [r3, #12]
 800959a:	4619      	mov	r1, r3
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	fbb3 f3f1 	udiv	r3, r3, r1
 80095a2:	4413      	add	r3, r2
 80095a4:	4619      	mov	r1, r3
 80095a6:	68f8      	ldr	r0, [r7, #12]
 80095a8:	f7ff fe3f 	bl	800922a <move_window>
 80095ac:	4603      	mov	r3, r0
 80095ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80095b0:	7ffb      	ldrb	r3, [r7, #31]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f040 80d4 	bne.w	8009760 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	1c5a      	adds	r2, r3, #1
 80095c2:	61ba      	str	r2, [r7, #24]
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	8992      	ldrh	r2, [r2, #12]
 80095c8:	fbb3 f0f2 	udiv	r0, r3, r2
 80095cc:	fb00 f202 	mul.w	r2, r0, r2
 80095d0:	1a9b      	subs	r3, r3, r2
 80095d2:	440b      	add	r3, r1
 80095d4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	f003 0301 	and.w	r3, r3, #1
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00d      	beq.n	80095fc <put_fat+0xb8>
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	781b      	ldrb	r3, [r3, #0]
 80095e4:	b25b      	sxtb	r3, r3
 80095e6:	f003 030f 	and.w	r3, r3, #15
 80095ea:	b25a      	sxtb	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	b25b      	sxtb	r3, r3
 80095f0:	011b      	lsls	r3, r3, #4
 80095f2:	b25b      	sxtb	r3, r3
 80095f4:	4313      	orrs	r3, r2
 80095f6:	b25b      	sxtb	r3, r3
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	e001      	b.n	8009600 <put_fat+0xbc>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2201      	movs	r2, #1
 8009608:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	899b      	ldrh	r3, [r3, #12]
 8009612:	4619      	mov	r1, r3
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	fbb3 f3f1 	udiv	r3, r3, r1
 800961a:	4413      	add	r3, r2
 800961c:	4619      	mov	r1, r3
 800961e:	68f8      	ldr	r0, [r7, #12]
 8009620:	f7ff fe03 	bl	800922a <move_window>
 8009624:	4603      	mov	r3, r0
 8009626:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009628:	7ffb      	ldrb	r3, [r7, #31]
 800962a:	2b00      	cmp	r3, #0
 800962c:	f040 809a 	bne.w	8009764 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	899b      	ldrh	r3, [r3, #12]
 800963a:	461a      	mov	r2, r3
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009642:	fb00 f202 	mul.w	r2, r0, r2
 8009646:	1a9b      	subs	r3, r3, r2
 8009648:	440b      	add	r3, r1
 800964a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	f003 0301 	and.w	r3, r3, #1
 8009652:	2b00      	cmp	r3, #0
 8009654:	d003      	beq.n	800965e <put_fat+0x11a>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	091b      	lsrs	r3, r3, #4
 800965a:	b2db      	uxtb	r3, r3
 800965c:	e00e      	b.n	800967c <put_fat+0x138>
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	b25b      	sxtb	r3, r3
 8009664:	f023 030f 	bic.w	r3, r3, #15
 8009668:	b25a      	sxtb	r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	0a1b      	lsrs	r3, r3, #8
 800966e:	b25b      	sxtb	r3, r3
 8009670:	f003 030f 	and.w	r3, r3, #15
 8009674:	b25b      	sxtb	r3, r3
 8009676:	4313      	orrs	r3, r2
 8009678:	b25b      	sxtb	r3, r3
 800967a:	b2db      	uxtb	r3, r3
 800967c:	697a      	ldr	r2, [r7, #20]
 800967e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2201      	movs	r2, #1
 8009684:	711a      	strb	r2, [r3, #4]
			break;
 8009686:	e072      	b.n	800976e <put_fat+0x22a>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	899b      	ldrh	r3, [r3, #12]
 8009690:	085b      	lsrs	r3, r3, #1
 8009692:	b29b      	uxth	r3, r3
 8009694:	4619      	mov	r1, r3
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	fbb3 f3f1 	udiv	r3, r3, r1
 800969c:	4413      	add	r3, r2
 800969e:	4619      	mov	r1, r3
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f7ff fdc2 	bl	800922a <move_window>
 80096a6:	4603      	mov	r3, r0
 80096a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80096aa:	7ffb      	ldrb	r3, [r7, #31]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d15b      	bne.n	8009768 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	005b      	lsls	r3, r3, #1
 80096ba:	68fa      	ldr	r2, [r7, #12]
 80096bc:	8992      	ldrh	r2, [r2, #12]
 80096be:	fbb3 f0f2 	udiv	r0, r3, r2
 80096c2:	fb00 f202 	mul.w	r2, r0, r2
 80096c6:	1a9b      	subs	r3, r3, r2
 80096c8:	440b      	add	r3, r1
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	b292      	uxth	r2, r2
 80096ce:	4611      	mov	r1, r2
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7ff fd05 	bl	80090e0 <st_word>
			fs->wflag = 1;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2201      	movs	r2, #1
 80096da:	711a      	strb	r2, [r3, #4]
			break;
 80096dc:	e047      	b.n	800976e <put_fat+0x22a>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	899b      	ldrh	r3, [r3, #12]
 80096e6:	089b      	lsrs	r3, r3, #2
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	4619      	mov	r1, r3
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80096f2:	4413      	add	r3, r2
 80096f4:	4619      	mov	r1, r3
 80096f6:	68f8      	ldr	r0, [r7, #12]
 80096f8:	f7ff fd97 	bl	800922a <move_window>
 80096fc:	4603      	mov	r3, r0
 80096fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009700:	7ffb      	ldrb	r3, [r7, #31]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d132      	bne.n	800976c <put_fat+0x228>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	8992      	ldrh	r2, [r2, #12]
 800971a:	fbb3 f0f2 	udiv	r0, r3, r2
 800971e:	fb00 f202 	mul.w	r2, r0, r2
 8009722:	1a9b      	subs	r3, r3, r2
 8009724:	440b      	add	r3, r1
 8009726:	4618      	mov	r0, r3
 8009728:	f7ff fcb7 	bl	800909a <ld_dword>
 800972c:	4603      	mov	r3, r0
 800972e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009732:	4323      	orrs	r3, r4
 8009734:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	009b      	lsls	r3, r3, #2
 8009740:	68fa      	ldr	r2, [r7, #12]
 8009742:	8992      	ldrh	r2, [r2, #12]
 8009744:	fbb3 f0f2 	udiv	r0, r3, r2
 8009748:	fb00 f202 	mul.w	r2, r0, r2
 800974c:	1a9b      	subs	r3, r3, r2
 800974e:	440b      	add	r3, r1
 8009750:	6879      	ldr	r1, [r7, #4]
 8009752:	4618      	mov	r0, r3
 8009754:	f7ff fcdf 	bl	8009116 <st_dword>
			fs->wflag = 1;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2201      	movs	r2, #1
 800975c:	711a      	strb	r2, [r3, #4]
			break;
 800975e:	e006      	b.n	800976e <put_fat+0x22a>
			if (res != FR_OK) break;
 8009760:	bf00      	nop
 8009762:	e004      	b.n	800976e <put_fat+0x22a>
			if (res != FR_OK) break;
 8009764:	bf00      	nop
 8009766:	e002      	b.n	800976e <put_fat+0x22a>
			if (res != FR_OK) break;
 8009768:	bf00      	nop
 800976a:	e000      	b.n	800976e <put_fat+0x22a>
			if (res != FR_OK) break;
 800976c:	bf00      	nop
		}
	}
	return res;
 800976e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3724      	adds	r7, #36	@ 0x24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd90      	pop	{r4, r7, pc}

08009778 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b088      	sub	sp, #32
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009784:	2300      	movs	r3, #0
 8009786:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	2b01      	cmp	r3, #1
 8009792:	d904      	bls.n	800979e <remove_chain+0x26>
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	699b      	ldr	r3, [r3, #24]
 8009798:	68ba      	ldr	r2, [r7, #8]
 800979a:	429a      	cmp	r2, r3
 800979c:	d301      	bcc.n	80097a2 <remove_chain+0x2a>
 800979e:	2302      	movs	r3, #2
 80097a0:	e04b      	b.n	800983a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d00c      	beq.n	80097c2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80097a8:	f04f 32ff 	mov.w	r2, #4294967295
 80097ac:	6879      	ldr	r1, [r7, #4]
 80097ae:	69b8      	ldr	r0, [r7, #24]
 80097b0:	f7ff fec8 	bl	8009544 <put_fat>
 80097b4:	4603      	mov	r3, r0
 80097b6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80097b8:	7ffb      	ldrb	r3, [r7, #31]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d001      	beq.n	80097c2 <remove_chain+0x4a>
 80097be:	7ffb      	ldrb	r3, [r7, #31]
 80097c0:	e03b      	b.n	800983a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80097c2:	68b9      	ldr	r1, [r7, #8]
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f7ff fdea 	bl	800939e <get_fat>
 80097ca:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d031      	beq.n	8009836 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d101      	bne.n	80097dc <remove_chain+0x64>
 80097d8:	2302      	movs	r3, #2
 80097da:	e02e      	b.n	800983a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097e2:	d101      	bne.n	80097e8 <remove_chain+0x70>
 80097e4:	2301      	movs	r3, #1
 80097e6:	e028      	b.n	800983a <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80097e8:	2200      	movs	r2, #0
 80097ea:	68b9      	ldr	r1, [r7, #8]
 80097ec:	69b8      	ldr	r0, [r7, #24]
 80097ee:	f7ff fea9 	bl	8009544 <put_fat>
 80097f2:	4603      	mov	r3, r0
 80097f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80097f6:	7ffb      	ldrb	r3, [r7, #31]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d001      	beq.n	8009800 <remove_chain+0x88>
 80097fc:	7ffb      	ldrb	r3, [r7, #31]
 80097fe:	e01c      	b.n	800983a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	695a      	ldr	r2, [r3, #20]
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	3b02      	subs	r3, #2
 800980a:	429a      	cmp	r2, r3
 800980c:	d20b      	bcs.n	8009826 <remove_chain+0xae>
			fs->free_clst++;
 800980e:	69bb      	ldr	r3, [r7, #24]
 8009810:	695b      	ldr	r3, [r3, #20]
 8009812:	1c5a      	adds	r2, r3, #1
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	795b      	ldrb	r3, [r3, #5]
 800981c:	f043 0301 	orr.w	r3, r3, #1
 8009820:	b2da      	uxtb	r2, r3
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	715a      	strb	r2, [r3, #5]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	699b      	ldr	r3, [r3, #24]
 800982e:	68ba      	ldr	r2, [r7, #8]
 8009830:	429a      	cmp	r2, r3
 8009832:	d3c6      	bcc.n	80097c2 <remove_chain+0x4a>
 8009834:	e000      	b.n	8009838 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009836:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3720      	adds	r7, #32
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b088      	sub	sp, #32
 8009846:	af00      	add	r7, sp, #0
 8009848:	6078      	str	r0, [r7, #4]
 800984a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d10d      	bne.n	8009874 <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d004      	beq.n	800986e <create_chain+0x2c>
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	699b      	ldr	r3, [r3, #24]
 8009868:	69ba      	ldr	r2, [r7, #24]
 800986a:	429a      	cmp	r2, r3
 800986c:	d31b      	bcc.n	80098a6 <create_chain+0x64>
 800986e:	2301      	movs	r3, #1
 8009870:	61bb      	str	r3, [r7, #24]
 8009872:	e018      	b.n	80098a6 <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009874:	6839      	ldr	r1, [r7, #0]
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f7ff fd91 	bl	800939e <get_fat>
 800987c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d801      	bhi.n	8009888 <create_chain+0x46>
 8009884:	2301      	movs	r3, #1
 8009886:	e0a9      	b.n	80099dc <create_chain+0x19a>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800988e:	d101      	bne.n	8009894 <create_chain+0x52>
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	e0a3      	b.n	80099dc <create_chain+0x19a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	699b      	ldr	r3, [r3, #24]
 8009898:	68fa      	ldr	r2, [r7, #12]
 800989a:	429a      	cmp	r2, r3
 800989c:	d201      	bcs.n	80098a2 <create_chain+0x60>
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	e09c      	b.n	80099dc <create_chain+0x19a>
		scl = clst;							/* Cluster to start to find */
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	695b      	ldr	r3, [r3, #20]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d101      	bne.n	80098b2 <create_chain+0x70>
 80098ae:	2300      	movs	r3, #0
 80098b0:	e094      	b.n	80099dc <create_chain+0x19a>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 80098b2:	2300      	movs	r3, #0
 80098b4:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 80098b6:	69ba      	ldr	r2, [r7, #24]
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d129      	bne.n	8009912 <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	3301      	adds	r3, #1
 80098c2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	699b      	ldr	r3, [r3, #24]
 80098c8:	69fa      	ldr	r2, [r7, #28]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d301      	bcc.n	80098d2 <create_chain+0x90>
 80098ce:	2302      	movs	r3, #2
 80098d0:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 80098d2:	69f9      	ldr	r1, [r7, #28]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7ff fd62 	bl	800939e <get_fat>
 80098da:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d003      	beq.n	80098ea <create_chain+0xa8>
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e8:	d101      	bne.n	80098ee <create_chain+0xac>
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	e076      	b.n	80099dc <create_chain+0x19a>
			if (cs != 0) {						/* Not free? */
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00e      	beq.n	8009912 <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d906      	bls.n	800990e <create_chain+0xcc>
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	699b      	ldr	r3, [r3, #24]
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	429a      	cmp	r2, r3
 8009908:	d201      	bcs.n	800990e <create_chain+0xcc>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 800990e:	2300      	movs	r3, #0
 8009910:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d129      	bne.n	800996c <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 800991c:	69fb      	ldr	r3, [r7, #28]
 800991e:	3301      	adds	r3, #1
 8009920:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	699b      	ldr	r3, [r3, #24]
 8009926:	69fa      	ldr	r2, [r7, #28]
 8009928:	429a      	cmp	r2, r3
 800992a:	d307      	bcc.n	800993c <create_chain+0xfa>
					ncl = 2;
 800992c:	2302      	movs	r3, #2
 800992e:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 8009930:	69fa      	ldr	r2, [r7, #28]
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	429a      	cmp	r2, r3
 8009936:	d901      	bls.n	800993c <create_chain+0xfa>
 8009938:	2300      	movs	r3, #0
 800993a:	e04f      	b.n	80099dc <create_chain+0x19a>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 800993c:	69f9      	ldr	r1, [r7, #28]
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f7ff fd2d 	bl	800939e <get_fat>
 8009944:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d00e      	beq.n	800996a <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d003      	beq.n	800995a <create_chain+0x118>
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009958:	d101      	bne.n	800995e <create_chain+0x11c>
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	e03e      	b.n	80099dc <create_chain+0x19a>
				if (ncl == scl) return 0;		/* No free cluster found? */
 800995e:	69fa      	ldr	r2, [r7, #28]
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	429a      	cmp	r2, r3
 8009964:	d1da      	bne.n	800991c <create_chain+0xda>
 8009966:	2300      	movs	r3, #0
 8009968:	e038      	b.n	80099dc <create_chain+0x19a>
				if (cs == 0) break;				/* Found a free cluster? */
 800996a:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 800996c:	f04f 32ff 	mov.w	r2, #4294967295
 8009970:	69f9      	ldr	r1, [r7, #28]
 8009972:	6938      	ldr	r0, [r7, #16]
 8009974:	f7ff fde6 	bl	8009544 <put_fat>
 8009978:	4603      	mov	r3, r0
 800997a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800997c:	7dfb      	ldrb	r3, [r7, #23]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d109      	bne.n	8009996 <create_chain+0x154>
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d006      	beq.n	8009996 <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 8009988:	69fa      	ldr	r2, [r7, #28]
 800998a:	6839      	ldr	r1, [r7, #0]
 800998c:	6938      	ldr	r0, [r7, #16]
 800998e:	f7ff fdd9 	bl	8009544 <put_fat>
 8009992:	4603      	mov	r3, r0
 8009994:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009996:	7dfb      	ldrb	r3, [r7, #23]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d116      	bne.n	80099ca <create_chain+0x188>
		fs->last_clst = ncl;
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	69fa      	ldr	r2, [r7, #28]
 80099a0:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	695a      	ldr	r2, [r3, #20]
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	3b02      	subs	r3, #2
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d804      	bhi.n	80099ba <create_chain+0x178>
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	695b      	ldr	r3, [r3, #20]
 80099b4:	1e5a      	subs	r2, r3, #1
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	795b      	ldrb	r3, [r3, #5]
 80099be:	f043 0301 	orr.w	r3, r3, #1
 80099c2:	b2da      	uxtb	r2, r3
 80099c4:	693b      	ldr	r3, [r7, #16]
 80099c6:	715a      	strb	r2, [r3, #5]
 80099c8:	e007      	b.n	80099da <create_chain+0x198>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80099ca:	7dfb      	ldrb	r3, [r7, #23]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d102      	bne.n	80099d6 <create_chain+0x194>
 80099d0:	f04f 33ff 	mov.w	r3, #4294967295
 80099d4:	e000      	b.n	80099d8 <create_chain+0x196>
 80099d6:	2301      	movs	r3, #1
 80099d8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80099da:	69fb      	ldr	r3, [r7, #28]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3720      	adds	r7, #32
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b086      	sub	sp, #24
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f7ff fbdf 	bl	80091b2 <sync_window>
 80099f4:	4603      	mov	r3, r0
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d001      	beq.n	80099fe <dir_clear+0x1a>
 80099fa:	2301      	movs	r3, #1
 80099fc:	e036      	b.n	8009a6c <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 80099fe:	6839      	ldr	r1, [r7, #0]
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f7ff fcad 	bl	8009360 <clst2sect>
 8009a06:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	693a      	ldr	r2, [r7, #16]
 8009a0c:	631a      	str	r2, [r3, #48]	@ 0x30
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	3334      	adds	r3, #52	@ 0x34
 8009a12:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009a16:	2100      	movs	r1, #0
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f00e f841 	bl	8017aa0 <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	3334      	adds	r3, #52	@ 0x34
 8009a22:	60fb      	str	r3, [r7, #12]
 8009a24:	2301      	movs	r3, #1
 8009a26:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 8009a28:	2300      	movs	r3, #0
 8009a2a:	617b      	str	r3, [r7, #20]
 8009a2c:	e003      	b.n	8009a36 <dir_clear+0x52>
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	4413      	add	r3, r2
 8009a34:	617b      	str	r3, [r7, #20]
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	895b      	ldrh	r3, [r3, #10]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d20b      	bcs.n	8009a5a <dir_clear+0x76>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	7858      	ldrb	r0, [r3, #1]
 8009a46:	693a      	ldr	r2, [r7, #16]
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	441a      	add	r2, r3
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	68f9      	ldr	r1, [r7, #12]
 8009a50:	f7ff fa54 	bl	8008efc <disk_write>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d0e9      	beq.n	8009a2e <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	895b      	ldrh	r3, [r3, #10]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	4293      	cmp	r3, r2
 8009a64:	bf14      	ite	ne
 8009a66:	2301      	movne	r3, #1
 8009a68:	2300      	moveq	r3, #0
 8009a6a:	b2db      	uxtb	r3, r3
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3718      	adds	r7, #24
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}

08009a74 <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b086      	sub	sp, #24
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
 8009a7c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a8a:	d204      	bcs.n	8009a96 <dir_sdi+0x22>
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	f003 031f 	and.w	r3, r3, #31
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d001      	beq.n	8009a9a <dir_sdi+0x26>
		return FR_INT_ERR;
 8009a96:	2302      	movs	r3, #2
 8009a98:	e071      	b.n	8009b7e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d106      	bne.n	8009aba <dir_sdi+0x46>
 8009aac:	693b      	ldr	r3, [r7, #16]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b02      	cmp	r3, #2
 8009ab2:	d902      	bls.n	8009aba <dir_sdi+0x46>
		clst = (DWORD)fs->dirbase;
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab8:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10c      	bne.n	8009ada <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	095b      	lsrs	r3, r3, #5
 8009ac4:	693a      	ldr	r2, [r7, #16]
 8009ac6:	8912      	ldrh	r2, [r2, #8]
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d301      	bcc.n	8009ad0 <dir_sdi+0x5c>
 8009acc:	2302      	movs	r3, #2
 8009ace:	e056      	b.n	8009b7e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	619a      	str	r2, [r3, #24]
 8009ad8:	e02d      	b.n	8009b36 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	895b      	ldrh	r3, [r3, #10]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	899b      	ldrh	r3, [r3, #12]
 8009ae4:	fb02 f303 	mul.w	r3, r2, r3
 8009ae8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009aea:	e019      	b.n	8009b20 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6979      	ldr	r1, [r7, #20]
 8009af0:	4618      	mov	r0, r3
 8009af2:	f7ff fc54 	bl	800939e <get_fat>
 8009af6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009afe:	d101      	bne.n	8009b04 <dir_sdi+0x90>
 8009b00:	2301      	movs	r3, #1
 8009b02:	e03c      	b.n	8009b7e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d904      	bls.n	8009b14 <dir_sdi+0xa0>
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	699b      	ldr	r3, [r3, #24]
 8009b0e:	697a      	ldr	r2, [r7, #20]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d301      	bcc.n	8009b18 <dir_sdi+0xa4>
 8009b14:	2302      	movs	r3, #2
 8009b16:	e032      	b.n	8009b7e <dir_sdi+0x10a>
			ofs -= csz;
 8009b18:	683a      	ldr	r2, [r7, #0]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	1ad3      	subs	r3, r2, r3
 8009b1e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009b20:	683a      	ldr	r2, [r7, #0]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d2e1      	bcs.n	8009aec <dir_sdi+0x78>
		}
		dp->sect = clst2sect(fs, clst);
 8009b28:	6979      	ldr	r1, [r7, #20]
 8009b2a:	6938      	ldr	r0, [r7, #16]
 8009b2c:	f7ff fc18 	bl	8009360 <clst2sect>
 8009b30:	4602      	mov	r2, r0
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	697a      	ldr	r2, [r7, #20]
 8009b3a:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d101      	bne.n	8009b48 <dir_sdi+0xd4>
 8009b44:	2302      	movs	r3, #2
 8009b46:	e01a      	b.n	8009b7e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	699a      	ldr	r2, [r3, #24]
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	899b      	ldrh	r3, [r3, #12]
 8009b50:	4619      	mov	r1, r3
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	fbb3 f3f1 	udiv	r3, r3, r1
 8009b58:	441a      	add	r2, r3
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	899b      	ldrh	r3, [r3, #12]
 8009b68:	461a      	mov	r2, r3
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009b70:	fb00 f202 	mul.w	r2, r0, r2
 8009b74:	1a9b      	subs	r3, r3, r2
 8009b76:	18ca      	adds	r2, r1, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8009b7c:	2300      	movs	r3, #0
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3718      	adds	r7, #24
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}

08009b86 <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009b86:	b580      	push	{r7, lr}
 8009b88:	b086      	sub	sp, #24
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
 8009b8e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	691b      	ldr	r3, [r3, #16]
 8009b9a:	3320      	adds	r3, #32
 8009b9c:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009ba4:	d302      	bcc.n	8009bac <dir_next+0x26>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	699b      	ldr	r3, [r3, #24]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d101      	bne.n	8009bb8 <dir_next+0x32>
 8009bb4:	2304      	movs	r3, #4
 8009bb6:	e088      	b.n	8009cca <dir_next+0x144>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	899b      	ldrh	r3, [r3, #12]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bc4:	fb01 f202 	mul.w	r2, r1, r2
 8009bc8:	1a9b      	subs	r3, r3, r2
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d16a      	bne.n	8009ca4 <dir_next+0x11e>
		dp->sect++;				/* Next sector */
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	1c5a      	adds	r2, r3, #1
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	695b      	ldr	r3, [r3, #20]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d10a      	bne.n	8009bf6 <dir_next+0x70>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	095b      	lsrs	r3, r3, #5
 8009be4:	693a      	ldr	r2, [r7, #16]
 8009be6:	8912      	ldrh	r2, [r2, #8]
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d35b      	bcc.n	8009ca4 <dir_next+0x11e>
				dp->sect = 0; return FR_NO_FILE;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	619a      	str	r2, [r3, #24]
 8009bf2:	2304      	movs	r3, #4
 8009bf4:	e069      	b.n	8009cca <dir_next+0x144>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	899b      	ldrh	r3, [r3, #12]
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c02:	693a      	ldr	r2, [r7, #16]
 8009c04:	8952      	ldrh	r2, [r2, #10]
 8009c06:	3a01      	subs	r2, #1
 8009c08:	4013      	ands	r3, r2
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d14a      	bne.n	8009ca4 <dir_next+0x11e>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	695b      	ldr	r3, [r3, #20]
 8009c14:	4619      	mov	r1, r3
 8009c16:	4610      	mov	r0, r2
 8009c18:	f7ff fbc1 	bl	800939e <get_fat>
 8009c1c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d801      	bhi.n	8009c28 <dir_next+0xa2>
 8009c24:	2302      	movs	r3, #2
 8009c26:	e050      	b.n	8009cca <dir_next+0x144>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2e:	d101      	bne.n	8009c34 <dir_next+0xae>
 8009c30:	2301      	movs	r3, #1
 8009c32:	e04a      	b.n	8009cca <dir_next+0x144>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	699b      	ldr	r3, [r3, #24]
 8009c38:	697a      	ldr	r2, [r7, #20]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d328      	bcc.n	8009c90 <dir_next+0x10a>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d104      	bne.n	8009c4e <dir_next+0xc8>
						dp->sect = 0; return FR_NO_FILE;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	619a      	str	r2, [r3, #24]
 8009c4a:	2304      	movs	r3, #4
 8009c4c:	e03d      	b.n	8009cca <dir_next+0x144>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	695b      	ldr	r3, [r3, #20]
 8009c54:	4619      	mov	r1, r3
 8009c56:	4610      	mov	r0, r2
 8009c58:	f7ff fdf3 	bl	8009842 <create_chain>
 8009c5c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d101      	bne.n	8009c68 <dir_next+0xe2>
 8009c64:	2307      	movs	r3, #7
 8009c66:	e030      	b.n	8009cca <dir_next+0x144>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d101      	bne.n	8009c72 <dir_next+0xec>
 8009c6e:	2302      	movs	r3, #2
 8009c70:	e02b      	b.n	8009cca <dir_next+0x144>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c78:	d101      	bne.n	8009c7e <dir_next+0xf8>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e025      	b.n	8009cca <dir_next+0x144>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8009c7e:	6979      	ldr	r1, [r7, #20]
 8009c80:	6938      	ldr	r0, [r7, #16]
 8009c82:	f7ff feaf 	bl	80099e4 <dir_clear>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d001      	beq.n	8009c90 <dir_next+0x10a>
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e01c      	b.n	8009cca <dir_next+0x144>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	697a      	ldr	r2, [r7, #20]
 8009c94:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 8009c96:	6979      	ldr	r1, [r7, #20]
 8009c98:	6938      	ldr	r0, [r7, #16]
 8009c9a:	f7ff fb61 	bl	8009360 <clst2sect>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	899b      	ldrh	r3, [r3, #12]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	fbb3 f0f2 	udiv	r0, r3, r2
 8009cbc:	fb00 f202 	mul.w	r2, r0, r2
 8009cc0:	1a9b      	subs	r3, r3, r2
 8009cc2:	18ca      	adds	r2, r1, r3
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8009cc8:	2300      	movs	r3, #0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3718      	adds	r7, #24
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b086      	sub	sp, #24
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
 8009cda:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009ce2:	2100      	movs	r1, #0
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7ff fec5 	bl	8009a74 <dir_sdi>
 8009cea:	4603      	mov	r3, r0
 8009cec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009cee:	7dfb      	ldrb	r3, [r7, #23]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d12b      	bne.n	8009d4c <dir_alloc+0x7a>
		n = 0;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	699b      	ldr	r3, [r3, #24]
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f7ff fa93 	bl	800922a <move_window>
 8009d04:	4603      	mov	r3, r0
 8009d06:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009d08:	7dfb      	ldrb	r3, [r7, #23]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d11d      	bne.n	8009d4a <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	69db      	ldr	r3, [r3, #28]
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	2be5      	cmp	r3, #229	@ 0xe5
 8009d16:	d004      	beq.n	8009d22 <dir_alloc+0x50>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	69db      	ldr	r3, [r3, #28]
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d107      	bne.n	8009d32 <dir_alloc+0x60>
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	3301      	adds	r3, #1
 8009d26:	613b      	str	r3, [r7, #16]
 8009d28:	693a      	ldr	r2, [r7, #16]
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d102      	bne.n	8009d36 <dir_alloc+0x64>
 8009d30:	e00c      	b.n	8009d4c <dir_alloc+0x7a>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 8009d32:	2300      	movs	r3, #0
 8009d34:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 8009d36:	2101      	movs	r1, #1
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f7ff ff24 	bl	8009b86 <dir_next>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 8009d42:	7dfb      	ldrb	r3, [r7, #23]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d0d7      	beq.n	8009cf8 <dir_alloc+0x26>
 8009d48:	e000      	b.n	8009d4c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009d4a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009d4c:	7dfb      	ldrb	r3, [r7, #23]
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	d101      	bne.n	8009d56 <dir_alloc+0x84>
 8009d52:	2307      	movs	r3, #7
 8009d54:	75fb      	strb	r3, [r7, #23]
	return res;
 8009d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3718      	adds	r7, #24
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	331a      	adds	r3, #26
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7ff f97a 	bl	8009068 <ld_word>
 8009d74:	4603      	mov	r3, r0
 8009d76:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d109      	bne.n	8009d94 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	3314      	adds	r3, #20
 8009d84:	4618      	mov	r0, r3
 8009d86:	f7ff f96f 	bl	8009068 <ld_word>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	041b      	lsls	r3, r3, #16
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	4313      	orrs	r3, r2
 8009d92:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009d94:	68fb      	ldr	r3, [r7, #12]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3710      	adds	r7, #16
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}

08009d9e <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b084      	sub	sp, #16
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	60f8      	str	r0, [r7, #12]
 8009da6:	60b9      	str	r1, [r7, #8]
 8009da8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	331a      	adds	r3, #26
 8009dae:	687a      	ldr	r2, [r7, #4]
 8009db0:	b292      	uxth	r2, r2
 8009db2:	4611      	mov	r1, r2
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7ff f993 	bl	80090e0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	2b03      	cmp	r3, #3
 8009dc0:	d109      	bne.n	8009dd6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	f103 0214 	add.w	r2, r3, #20
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	0c1b      	lsrs	r3, r3, #16
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	4619      	mov	r1, r3
 8009dd0:	4610      	mov	r0, r2
 8009dd2:	f7ff f985 	bl	80090e0 <st_word>
	}
}
 8009dd6:	bf00      	nop
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b086      	sub	sp, #24
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8009de8:	2304      	movs	r3, #4
 8009dea:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8009df2:	e03c      	b.n	8009e6e <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	4619      	mov	r1, r3
 8009dfa:	6938      	ldr	r0, [r7, #16]
 8009dfc:	f7ff fa15 	bl	800922a <move_window>
 8009e00:	4603      	mov	r3, r0
 8009e02:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009e04:	7dfb      	ldrb	r3, [r7, #23]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d136      	bne.n	8009e78 <dir_read+0x9a>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	69db      	ldr	r3, [r3, #28]
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	73fb      	strb	r3, [r7, #15]
		if (b == 0) {
 8009e12:	7bfb      	ldrb	r3, [r7, #15]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d102      	bne.n	8009e1e <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8009e18:	2304      	movs	r3, #4
 8009e1a:	75fb      	strb	r3, [r7, #23]
 8009e1c:	e031      	b.n	8009e82 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	69db      	ldr	r3, [r3, #28]
 8009e22:	330b      	adds	r3, #11
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e2a:	73bb      	strb	r3, [r7, #14]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	7bba      	ldrb	r2, [r7, #14]
 8009e30:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8009e32:	7bfb      	ldrb	r3, [r7, #15]
 8009e34:	2be5      	cmp	r3, #229	@ 0xe5
 8009e36:	d011      	beq.n	8009e5c <dir_read+0x7e>
 8009e38:	7bfb      	ldrb	r3, [r7, #15]
 8009e3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e3c:	d00e      	beq.n	8009e5c <dir_read+0x7e>
 8009e3e:	7bbb      	ldrb	r3, [r7, #14]
 8009e40:	2b0f      	cmp	r3, #15
 8009e42:	d00b      	beq.n	8009e5c <dir_read+0x7e>
 8009e44:	7bbb      	ldrb	r3, [r7, #14]
 8009e46:	f023 0320 	bic.w	r3, r3, #32
 8009e4a:	2b08      	cmp	r3, #8
 8009e4c:	bf0c      	ite	eq
 8009e4e:	2301      	moveq	r3, #1
 8009e50:	2300      	movne	r3, #0
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	461a      	mov	r2, r3
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d00f      	beq.n	8009e7c <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7ff fe91 	bl	8009b86 <dir_next>
 8009e64:	4603      	mov	r3, r0
 8009e66:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009e68:	7dfb      	ldrb	r3, [r7, #23]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d108      	bne.n	8009e80 <dir_read+0xa2>
	while (dp->sect) {
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	699b      	ldr	r3, [r3, #24]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d1be      	bne.n	8009df4 <dir_read+0x16>
 8009e76:	e004      	b.n	8009e82 <dir_read+0xa4>
		if (res != FR_OK) break;
 8009e78:	bf00      	nop
 8009e7a:	e002      	b.n	8009e82 <dir_read+0xa4>
				break;
 8009e7c:	bf00      	nop
 8009e7e:	e000      	b.n	8009e82 <dir_read+0xa4>
		if (res != FR_OK) break;
 8009e80:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009e82:	7dfb      	ldrb	r3, [r7, #23]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d002      	beq.n	8009e8e <dir_read+0xb0>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	619a      	str	r2, [r3, #24]
	return res;
 8009e8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3718      	adds	r7, #24
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b086      	sub	sp, #24
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009ea6:	2100      	movs	r1, #0
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f7ff fde3 	bl	8009a74 <dir_sdi>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009eb2:	7dfb      	ldrb	r3, [r7, #23]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d001      	beq.n	8009ebc <dir_find+0x24>
 8009eb8:	7dfb      	ldrb	r3, [r7, #23]
 8009eba:	e03e      	b.n	8009f3a <dir_find+0xa2>
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	699b      	ldr	r3, [r3, #24]
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	6938      	ldr	r0, [r7, #16]
 8009ec4:	f7ff f9b1 	bl	800922a <move_window>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009ecc:	7dfb      	ldrb	r3, [r7, #23]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d12f      	bne.n	8009f32 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009eda:	7bfb      	ldrb	r3, [r7, #15]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d102      	bne.n	8009ee6 <dir_find+0x4e>
 8009ee0:	2304      	movs	r3, #4
 8009ee2:	75fb      	strb	r3, [r7, #23]
 8009ee4:	e028      	b.n	8009f38 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	69db      	ldr	r3, [r3, #28]
 8009eea:	330b      	adds	r3, #11
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009ef2:	b2da      	uxtb	r2, r3
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	69db      	ldr	r3, [r3, #28]
 8009efc:	330b      	adds	r3, #11
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	f003 0308 	and.w	r3, r3, #8
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d10a      	bne.n	8009f1e <dir_find+0x86>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	69d8      	ldr	r0, [r3, #28]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	3320      	adds	r3, #32
 8009f10:	220b      	movs	r2, #11
 8009f12:	4619      	mov	r1, r3
 8009f14:	f00d fdb4 	bl	8017a80 <memcmp>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d00b      	beq.n	8009f36 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009f1e:	2100      	movs	r1, #0
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f7ff fe30 	bl	8009b86 <dir_next>
 8009f26:	4603      	mov	r3, r0
 8009f28:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009f2a:	7dfb      	ldrb	r3, [r7, #23]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d0c5      	beq.n	8009ebc <dir_find+0x24>
 8009f30:	e002      	b.n	8009f38 <dir_find+0xa0>
		if (res != FR_OK) break;
 8009f32:	bf00      	nop
 8009f34:	e000      	b.n	8009f38 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009f36:	bf00      	nop

	return res;
 8009f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3718      	adds	r7, #24
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}

08009f42 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b084      	sub	sp, #16
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --n_ent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009f50:	2101      	movs	r1, #1
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7ff febd 	bl	8009cd2 <dir_alloc>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009f5c:	7bfb      	ldrb	r3, [r7, #15]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d11c      	bne.n	8009f9c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	699b      	ldr	r3, [r3, #24]
 8009f66:	4619      	mov	r1, r3
 8009f68:	68b8      	ldr	r0, [r7, #8]
 8009f6a:	f7ff f95e 	bl	800922a <move_window>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009f72:	7bfb      	ldrb	r3, [r7, #15]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d111      	bne.n	8009f9c <dir_register+0x5a>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	69db      	ldr	r3, [r3, #28]
 8009f7c:	2220      	movs	r2, #32
 8009f7e:	2100      	movs	r1, #0
 8009f80:	4618      	mov	r0, r3
 8009f82:	f00d fd8d 	bl	8017aa0 <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	69d8      	ldr	r0, [r3, #28]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	3320      	adds	r3, #32
 8009f8e:	220b      	movs	r2, #11
 8009f90:	4619      	mov	r1, r3
 8009f92:	f00d fe09 	bl	8017ba8 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 8009f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3710      	adds	r7, #16
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <dir_remove>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp					/* Directory object pointing the entry to be removed */
)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	699b      	ldr	r3, [r3, #24]
 8009fb8:	4619      	mov	r1, r3
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f7ff f935 	bl	800922a <move_window>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8009fc4:	7afb      	ldrb	r3, [r7, #11]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d106      	bne.n	8009fd8 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;	/* Mark the entry 'deleted'.*/
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	69db      	ldr	r3, [r3, #28]
 8009fce:	22e5      	movs	r2, #229	@ 0xe5
 8009fd0:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	711a      	strb	r2, [r3, #4]
	}
#endif

	return res;
 8009fd8:	7afb      	ldrb	r3, [r7, #11]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
	...

08009fe4 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b08a      	sub	sp, #40	@ 0x28
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
	BYTE *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	617b      	str	r3, [r7, #20]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	3320      	adds	r3, #32
 8009ff8:	613b      	str	r3, [r7, #16]
	memset(sfn, ' ', 11);
 8009ffa:	220b      	movs	r2, #11
 8009ffc:	2120      	movs	r1, #32
 8009ffe:	6938      	ldr	r0, [r7, #16]
 800a000:	f00d fd4e 	bl	8017aa0 <memset>
	si = i = 0; ni = 8;
 800a004:	2300      	movs	r3, #0
 800a006:	61bb      	str	r3, [r7, #24]
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	61fb      	str	r3, [r7, #28]
 800a00c:	2308      	movs	r3, #8
 800a00e:	623b      	str	r3, [r7, #32]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];				/* Get a byte */
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	1c5a      	adds	r2, r3, #1
 800a014:	61fa      	str	r2, [r7, #28]
 800a016:	697a      	ldr	r2, [r7, #20]
 800a018:	4413      	add	r3, r2
 800a01a:	781b      	ldrb	r3, [r3, #0]
 800a01c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a024:	2b20      	cmp	r3, #32
 800a026:	f240 8089 	bls.w	800a13c <create_name+0x158>
		if (IsSeparator(c)) {			/* Break if a separator is found */
 800a02a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a02e:	2b2f      	cmp	r3, #47	@ 0x2f
 800a030:	d007      	beq.n	800a042 <create_name+0x5e>
 800a032:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a036:	2b5c      	cmp	r3, #92	@ 0x5c
 800a038:	d110      	bne.n	800a05c <create_name+0x78>
			while (IsSeparator(p[si])) si++;	/* Skip duplicated separator if exist */
 800a03a:	e002      	b.n	800a042 <create_name+0x5e>
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	3301      	adds	r3, #1
 800a040:	61fb      	str	r3, [r7, #28]
 800a042:	697a      	ldr	r2, [r7, #20]
 800a044:	69fb      	ldr	r3, [r7, #28]
 800a046:	4413      	add	r3, r2
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	2b2f      	cmp	r3, #47	@ 0x2f
 800a04c:	d0f6      	beq.n	800a03c <create_name+0x58>
 800a04e:	697a      	ldr	r2, [r7, #20]
 800a050:	69fb      	ldr	r3, [r7, #28]
 800a052:	4413      	add	r3, r2
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	2b5c      	cmp	r3, #92	@ 0x5c
 800a058:	d0f0      	beq.n	800a03c <create_name+0x58>
			break;
 800a05a:	e070      	b.n	800a13e <create_name+0x15a>
		}
		if (c == '.' || i >= ni) {		/* End of body or field overflow? */
 800a05c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a060:	2b2e      	cmp	r3, #46	@ 0x2e
 800a062:	d003      	beq.n	800a06c <create_name+0x88>
 800a064:	69ba      	ldr	r2, [r7, #24]
 800a066:	6a3b      	ldr	r3, [r7, #32]
 800a068:	429a      	cmp	r2, r3
 800a06a:	d30d      	bcc.n	800a088 <create_name+0xa4>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Field overflow or invalid dot? */
 800a06c:	6a3b      	ldr	r3, [r7, #32]
 800a06e:	2b0b      	cmp	r3, #11
 800a070:	d003      	beq.n	800a07a <create_name+0x96>
 800a072:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a076:	2b2e      	cmp	r3, #46	@ 0x2e
 800a078:	d001      	beq.n	800a07e <create_name+0x9a>
 800a07a:	2306      	movs	r3, #6
 800a07c:	e081      	b.n	800a182 <create_name+0x19e>
			i = 8; ni = 11;				/* Enter file extension field */
 800a07e:	2308      	movs	r3, #8
 800a080:	61bb      	str	r3, [r7, #24]
 800a082:	230b      	movs	r3, #11
 800a084:	623b      	str	r3, [r7, #32]
			continue;
 800a086:	e058      	b.n	800a13a <create_name+0x156>
#if FF_CODE_PAGE == 0
		if (ExCvt && c >= 0x80) {		/* Is SBC extended character? */
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
		}
#elif FF_CODE_PAGE < 900
		if (c >= 0x80) {				/* Is SBC extended character? */
 800a088:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	da07      	bge.n	800a0a0 <create_name+0xbc>
			c = ExCvt[c & 0x7F];		/* To upper SBC extended character */
 800a090:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a094:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a098:	4a3c      	ldr	r2, [pc, #240]	@ (800a18c <create_name+0x1a8>)
 800a09a:	5cd3      	ldrb	r3, [r2, r3]
 800a09c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
#endif
		if (dbc_1st(c)) {				/* Check if it is a DBC 1st byte */
 800a0a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f7ff f862 	bl	800916e <dbc_1st>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d024      	beq.n	800a0fa <create_name+0x116>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 800a0b0:	69fb      	ldr	r3, [r7, #28]
 800a0b2:	1c5a      	adds	r2, r3, #1
 800a0b4:	61fa      	str	r2, [r7, #28]
 800a0b6:	697a      	ldr	r2, [r7, #20]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	781b      	ldrb	r3, [r3, #0]
 800a0bc:	73fb      	strb	r3, [r7, #15]
			if (!dbc_2nd(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
 800a0be:	7bfb      	ldrb	r3, [r7, #15]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7ff f865 	bl	8009190 <dbc_2nd>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d004      	beq.n	800a0d6 <create_name+0xf2>
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	69ba      	ldr	r2, [r7, #24]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d301      	bcc.n	800a0da <create_name+0xf6>
 800a0d6:	2306      	movs	r3, #6
 800a0d8:	e053      	b.n	800a182 <create_name+0x19e>
			sfn[i++] = c;
 800a0da:	69bb      	ldr	r3, [r7, #24]
 800a0dc:	1c5a      	adds	r2, r3, #1
 800a0de:	61ba      	str	r2, [r7, #24]
 800a0e0:	693a      	ldr	r2, [r7, #16]
 800a0e2:	4413      	add	r3, r2
 800a0e4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a0e8:	701a      	strb	r2, [r3, #0]
			sfn[i++] = d;
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	1c5a      	adds	r2, r3, #1
 800a0ee:	61ba      	str	r2, [r7, #24]
 800a0f0:	693a      	ldr	r2, [r7, #16]
 800a0f2:	4413      	add	r3, r2
 800a0f4:	7bfa      	ldrb	r2, [r7, #15]
 800a0f6:	701a      	strb	r2, [r3, #0]
 800a0f8:	e78a      	b.n	800a010 <create_name+0x2c>
		} else {						/* SBC */
			if (strchr("*+,:;<=>[]|\"\?\x7F", (int)c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800a0fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0fe:	4619      	mov	r1, r3
 800a100:	4823      	ldr	r0, [pc, #140]	@ (800a190 <create_name+0x1ac>)
 800a102:	f00d fcd5 	bl	8017ab0 <strchr>
 800a106:	4603      	mov	r3, r0
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d001      	beq.n	800a110 <create_name+0x12c>
 800a10c:	2306      	movs	r3, #6
 800a10e:	e038      	b.n	800a182 <create_name+0x19e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800a110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a114:	2b60      	cmp	r3, #96	@ 0x60
 800a116:	d908      	bls.n	800a12a <create_name+0x146>
 800a118:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a11c:	2b7a      	cmp	r3, #122	@ 0x7a
 800a11e:	d804      	bhi.n	800a12a <create_name+0x146>
 800a120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a124:	3b20      	subs	r3, #32
 800a126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			sfn[i++] = c;
 800a12a:	69bb      	ldr	r3, [r7, #24]
 800a12c:	1c5a      	adds	r2, r3, #1
 800a12e:	61ba      	str	r2, [r7, #24]
 800a130:	693a      	ldr	r2, [r7, #16]
 800a132:	4413      	add	r3, r2
 800a134:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a138:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];				/* Get a byte */
 800a13a:	e769      	b.n	800a010 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a13c:	bf00      	nop
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	441a      	add	r2, r3
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800a148:	69bb      	ldr	r3, [r7, #24]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d101      	bne.n	800a152 <create_name+0x16e>
 800a14e:	2306      	movs	r3, #6
 800a150:	e017      	b.n	800a182 <create_name+0x19e>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	2be5      	cmp	r3, #229	@ 0xe5
 800a158:	d102      	bne.n	800a160 <create_name+0x17c>
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	2205      	movs	r2, #5
 800a15e:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */
 800a160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a164:	2b20      	cmp	r3, #32
 800a166:	d905      	bls.n	800a174 <create_name+0x190>
 800a168:	697a      	ldr	r2, [r7, #20]
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	4413      	add	r3, r2
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	2b20      	cmp	r3, #32
 800a172:	d801      	bhi.n	800a178 <create_name+0x194>
 800a174:	2204      	movs	r2, #4
 800a176:	e000      	b.n	800a17a <create_name+0x196>
 800a178:	2200      	movs	r2, #0
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	330b      	adds	r3, #11
 800a17e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800a180:	2300      	movs	r3, #0
#endif /* FF_USE_LFN */
}
 800a182:	4618      	mov	r0, r3
 800a184:	3728      	adds	r7, #40	@ 0x28
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	0801951c 	.word	0x0801951c
 800a190:	080191c8 	.word	0x080191c8

0800a194 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b086      	sub	sp, #24
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	613b      	str	r3, [r7, #16]
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 800a1a4:	e002      	b.n	800a1ac <follow_path+0x18>
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	603b      	str	r3, [r7, #0]
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	2b2f      	cmp	r3, #47	@ 0x2f
 800a1b2:	d0f8      	beq.n	800a1a6 <follow_path+0x12>
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	2b5c      	cmp	r3, #92	@ 0x5c
 800a1ba:	d0f4      	beq.n	800a1a6 <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from the root directory */
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	609a      	str	r2, [r3, #8]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	2b1f      	cmp	r3, #31
 800a1c8:	d80a      	bhi.n	800a1e0 <follow_path+0x4c>
		dp->fn[NSFLAG] = NS_NONAME;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2280      	movs	r2, #128	@ 0x80
 800a1ce:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 800a1d2:	2100      	movs	r1, #0
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f7ff fc4d 	bl	8009a74 <dir_sdi>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	75fb      	strb	r3, [r7, #23]
 800a1de:	e048      	b.n	800a272 <follow_path+0xde>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a1e0:	463b      	mov	r3, r7
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f7ff fefd 	bl	8009fe4 <create_name>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a1ee:	7dfb      	ldrb	r3, [r7, #23]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d139      	bne.n	800a268 <follow_path+0xd4>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7ff fe4f 	bl	8009e98 <dir_find>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a204:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 800a206:	7dfb      	ldrb	r3, [r7, #23]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d00a      	beq.n	800a222 <follow_path+0x8e>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a20c:	7dfb      	ldrb	r3, [r7, #23]
 800a20e:	2b04      	cmp	r3, #4
 800a210:	d12c      	bne.n	800a26c <follow_path+0xd8>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a212:	7bfb      	ldrb	r3, [r7, #15]
 800a214:	f003 0304 	and.w	r3, r3, #4
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d127      	bne.n	800a26c <follow_path+0xd8>
 800a21c:	2305      	movs	r3, #5
 800a21e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a220:	e024      	b.n	800a26c <follow_path+0xd8>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800a222:	7bfb      	ldrb	r3, [r7, #15]
 800a224:	f003 0304 	and.w	r3, r3, #4
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d121      	bne.n	800a270 <follow_path+0xdc>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	799b      	ldrb	r3, [r3, #6]
 800a230:	f003 0310 	and.w	r3, r3, #16
 800a234:	2b00      	cmp	r3, #0
 800a236:	d102      	bne.n	800a23e <follow_path+0xaa>
				res = FR_NO_PATH; break;
 800a238:	2305      	movs	r3, #5
 800a23a:	75fb      	strb	r3, [r7, #23]
 800a23c:	e019      	b.n	800a272 <follow_path+0xde>
				dp->obj.c_ofs = dp->blk_ofs;
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	693a      	ldr	r2, [r7, #16]
 800a24a:	8992      	ldrh	r2, [r2, #12]
 800a24c:	fbb3 f0f2 	udiv	r0, r3, r2
 800a250:	fb00 f202 	mul.w	r2, r0, r2
 800a254:	1a9b      	subs	r3, r3, r2
 800a256:	440b      	add	r3, r1
 800a258:	4619      	mov	r1, r3
 800a25a:	6938      	ldr	r0, [r7, #16]
 800a25c:	f7ff fd80 	bl	8009d60 <ld_clust>
 800a260:	4602      	mov	r2, r0
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a266:	e7bb      	b.n	800a1e0 <follow_path+0x4c>
			if (res != FR_OK) break;
 800a268:	bf00      	nop
 800a26a:	e002      	b.n	800a272 <follow_path+0xde>
				break;
 800a26c:	bf00      	nop
 800a26e:	e000      	b.n	800a272 <follow_path+0xde>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800a270:	bf00      	nop
			}
		}
	}

	return res;
 800a272:	7dfb      	ldrb	r3, [r7, #23]
}
 800a274:	4618      	mov	r0, r3
 800a276:	3718      	adds	r7, #24
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b08b      	sub	sp, #44	@ 0x2c
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
	const TCHAR *tp;
	const TCHAR *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 800a284:	f04f 33ff 	mov.w	r3, #4294967295
 800a288:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a292:	623b      	str	r3, [r7, #32]
	if (!tp) return vol;	/* Invalid path name? */
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	2b00      	cmp	r3, #0
 800a298:	d101      	bne.n	800a29e <get_ldnumber+0x22>
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	e080      	b.n	800a3a0 <get_ldnumber+0x124>
	do {					/* Find a colon in the path */
		tc = *tt++;
 800a29e:	6a3b      	ldr	r3, [r7, #32]
 800a2a0:	1c5a      	adds	r2, r3, #1
 800a2a2:	623a      	str	r2, [r7, #32]
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	77fb      	strb	r3, [r7, #31]
	} while (!IsTerminator(tc) && tc != ':');
 800a2a8:	7ffb      	ldrb	r3, [r7, #31]
 800a2aa:	2b20      	cmp	r3, #32
 800a2ac:	d902      	bls.n	800a2b4 <get_ldnumber+0x38>
 800a2ae:	7ffb      	ldrb	r3, [r7, #31]
 800a2b0:	2b3a      	cmp	r3, #58	@ 0x3a
 800a2b2:	d1f4      	bne.n	800a29e <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 800a2b4:	7ffb      	ldrb	r3, [r7, #31]
 800a2b6:	2b3a      	cmp	r3, #58	@ 0x3a
 800a2b8:	d11c      	bne.n	800a2f4 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 800a2ba:	2302      	movs	r3, #2
 800a2bc:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800a2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	2b2f      	cmp	r3, #47	@ 0x2f
 800a2c4:	d90c      	bls.n	800a2e0 <get_ldnumber+0x64>
 800a2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	2b39      	cmp	r3, #57	@ 0x39
 800a2cc:	d808      	bhi.n	800a2e0 <get_ldnumber+0x64>
 800a2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2d0:	3302      	adds	r3, #2
 800a2d2:	6a3a      	ldr	r2, [r7, #32]
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	d103      	bne.n	800a2e0 <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 800a2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	3b30      	subs	r3, #48	@ 0x30
 800a2de:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	2b01      	cmp	r3, #1
 800a2e4:	dc04      	bgt.n	800a2f0 <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 800a2e6:	69bb      	ldr	r3, [r7, #24]
 800a2e8:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6a3a      	ldr	r2, [r7, #32]
 800a2ee:	601a      	str	r2, [r3, #0]
		}
		return vol;
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	e055      	b.n	800a3a0 <get_ldnumber+0x124>
	}
#if FF_STR_VOLUME_ID == 2		/* Unix style volume ID is enabled */
	if (*tp == '/') {			/* Is there a volume ID? */
 800a2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	2b2f      	cmp	r3, #47	@ 0x2f
 800a2fa:	d14e      	bne.n	800a39a <get_ldnumber+0x11e>
		while (*(tp + 1) == '/') tp++;	/* Skip duplicated separator */
 800a2fc:	e002      	b.n	800a304 <get_ldnumber+0x88>
 800a2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a300:	3301      	adds	r3, #1
 800a302:	627b      	str	r3, [r7, #36]	@ 0x24
 800a304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a306:	3301      	adds	r3, #1
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	2b2f      	cmp	r3, #47	@ 0x2f
 800a30c:	d0f7      	beq.n	800a2fe <get_ldnumber+0x82>
		i = 0;
 800a30e:	2300      	movs	r3, #0
 800a310:	61bb      	str	r3, [r7, #24]
		do {
			tt = tp; sp = VolumeStr[i]; /* Path name and this string volume ID */
 800a312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a314:	623b      	str	r3, [r7, #32]
 800a316:	4a25      	ldr	r2, [pc, #148]	@ (800a3ac <get_ldnumber+0x130>)
 800a318:	69bb      	ldr	r3, [r7, #24]
 800a31a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a31e:	613b      	str	r3, [r7, #16]
			do {	/* Compare the volume ID with path name */
				c = *sp++; tc = *(++tt);
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	1c5a      	adds	r2, r3, #1
 800a324:	613a      	str	r2, [r7, #16]
 800a326:	781b      	ldrb	r3, [r3, #0]
 800a328:	73fb      	strb	r3, [r7, #15]
 800a32a:	6a3b      	ldr	r3, [r7, #32]
 800a32c:	3301      	adds	r3, #1
 800a32e:	623b      	str	r3, [r7, #32]
 800a330:	6a3b      	ldr	r3, [r7, #32]
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	77fb      	strb	r3, [r7, #31]
				if (IsLower(c)) c -= 0x20;
 800a336:	7bfb      	ldrb	r3, [r7, #15]
 800a338:	2b60      	cmp	r3, #96	@ 0x60
 800a33a:	d905      	bls.n	800a348 <get_ldnumber+0xcc>
 800a33c:	7bfb      	ldrb	r3, [r7, #15]
 800a33e:	2b7a      	cmp	r3, #122	@ 0x7a
 800a340:	d802      	bhi.n	800a348 <get_ldnumber+0xcc>
 800a342:	7bfb      	ldrb	r3, [r7, #15]
 800a344:	3b20      	subs	r3, #32
 800a346:	73fb      	strb	r3, [r7, #15]
				if (IsLower(tc)) tc -= 0x20;
 800a348:	7ffb      	ldrb	r3, [r7, #31]
 800a34a:	2b60      	cmp	r3, #96	@ 0x60
 800a34c:	d905      	bls.n	800a35a <get_ldnumber+0xde>
 800a34e:	7ffb      	ldrb	r3, [r7, #31]
 800a350:	2b7a      	cmp	r3, #122	@ 0x7a
 800a352:	d802      	bhi.n	800a35a <get_ldnumber+0xde>
 800a354:	7ffb      	ldrb	r3, [r7, #31]
 800a356:	3b20      	subs	r3, #32
 800a358:	77fb      	strb	r3, [r7, #31]
			} while (c && (TCHAR)c == tc);
 800a35a:	7bfb      	ldrb	r3, [r7, #15]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d003      	beq.n	800a368 <get_ldnumber+0xec>
 800a360:	7bfa      	ldrb	r2, [r7, #15]
 800a362:	7ffb      	ldrb	r3, [r7, #31]
 800a364:	429a      	cmp	r2, r3
 800a366:	d0db      	beq.n	800a320 <get_ldnumber+0xa4>
		} while ((c || (tc != '/' && !IsTerminator(tc))) && ++i < FF_VOLUMES);	/* Repeat for each ID until pattern match */
 800a368:	7bfb      	ldrb	r3, [r7, #15]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d105      	bne.n	800a37a <get_ldnumber+0xfe>
 800a36e:	7ffb      	ldrb	r3, [r7, #31]
 800a370:	2b2f      	cmp	r3, #47	@ 0x2f
 800a372:	d008      	beq.n	800a386 <get_ldnumber+0x10a>
 800a374:	7ffb      	ldrb	r3, [r7, #31]
 800a376:	2b20      	cmp	r3, #32
 800a378:	d905      	bls.n	800a386 <get_ldnumber+0x10a>
 800a37a:	69bb      	ldr	r3, [r7, #24]
 800a37c:	3301      	adds	r3, #1
 800a37e:	61bb      	str	r3, [r7, #24]
 800a380:	69bb      	ldr	r3, [r7, #24]
 800a382:	2b01      	cmp	r3, #1
 800a384:	ddc5      	ble.n	800a312 <get_ldnumber+0x96>
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	2b01      	cmp	r3, #1
 800a38a:	dc04      	bgt.n	800a396 <get_ldnumber+0x11a>
			vol = i;		/* Drive number */
 800a38c:	69bb      	ldr	r3, [r7, #24]
 800a38e:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6a3a      	ldr	r2, [r7, #32]
 800a394:	601a      	str	r2, [r3, #0]
		}
		return vol;
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	e002      	b.n	800a3a0 <get_ldnumber+0x124>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 800a39a:	2300      	movs	r3, #0
 800a39c:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 800a39e:	697b      	ldr	r3, [r7, #20]
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	372c      	adds	r7, #44	@ 0x2c
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr
 800a3ac:	20000004 	.word	0x20000004

0800a3b0 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	711a      	strb	r2, [r3, #4]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800a3c8:	6839      	ldr	r1, [r7, #0]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f7fe ff2d 	bl	800922a <move_window>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d001      	beq.n	800a3da <check_fs+0x2a>
 800a3d6:	2304      	movs	r3, #4
 800a3d8:	e088      	b.n	800a4ec <check_fs+0x13c>
	sign = ld_word(fs->win + BS_55AA);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	3334      	adds	r3, #52	@ 0x34
 800a3de:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7fe fe40 	bl	8009068 <ld_word>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
#endif
	b = fs->win[BS_JmpBoot];
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a3f2:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800a3f4:	7b7b      	ldrb	r3, [r7, #13]
 800a3f6:	2beb      	cmp	r3, #235	@ 0xeb
 800a3f8:	d005      	beq.n	800a406 <check_fs+0x56>
 800a3fa:	7b7b      	ldrb	r3, [r7, #13]
 800a3fc:	2be9      	cmp	r3, #233	@ 0xe9
 800a3fe:	d002      	beq.n	800a406 <check_fs+0x56>
 800a400:	7b7b      	ldrb	r3, [r7, #13]
 800a402:	2be8      	cmp	r3, #232	@ 0xe8
 800a404:	d16a      	bne.n	800a4dc <check_fs+0x12c>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800a406:	89fb      	ldrh	r3, [r7, #14]
 800a408:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d10c      	bne.n	800a42a <check_fs+0x7a>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	3334      	adds	r3, #52	@ 0x34
 800a414:	3352      	adds	r3, #82	@ 0x52
 800a416:	2208      	movs	r2, #8
 800a418:	4936      	ldr	r1, [pc, #216]	@ (800a4f4 <check_fs+0x144>)
 800a41a:	4618      	mov	r0, r3
 800a41c:	f00d fb30 	bl	8017a80 <memcmp>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <check_fs+0x7a>
			return 0;	/* It is an FAT32 VBR */
 800a426:	2300      	movs	r3, #0
 800a428:	e060      	b.n	800a4ec <check_fs+0x13c>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	3334      	adds	r3, #52	@ 0x34
 800a42e:	330b      	adds	r3, #11
 800a430:	4618      	mov	r0, r3
 800a432:	f7fe fe19 	bl	8009068 <ld_word>
 800a436:	4603      	mov	r3, r0
 800a438:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a440:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800a442:	897a      	ldrh	r2, [r7, #10]
 800a444:	897b      	ldrh	r3, [r7, #10]
 800a446:	3b01      	subs	r3, #1
 800a448:	4013      	ands	r3, r2
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d146      	bne.n	800a4dc <check_fs+0x12c>
 800a44e:	897b      	ldrh	r3, [r7, #10]
 800a450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a454:	d342      	bcc.n	800a4dc <check_fs+0x12c>
 800a456:	897b      	ldrh	r3, [r7, #10]
 800a458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a45c:	d83e      	bhi.n	800a4dc <check_fs+0x12c>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800a45e:	7b7b      	ldrb	r3, [r7, #13]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d03b      	beq.n	800a4dc <check_fs+0x12c>
 800a464:	7b7a      	ldrb	r2, [r7, #13]
 800a466:	7b7b      	ldrb	r3, [r7, #13]
 800a468:	3b01      	subs	r3, #1
 800a46a:	4013      	ands	r3, r2
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d135      	bne.n	800a4dc <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	3334      	adds	r3, #52	@ 0x34
 800a474:	330e      	adds	r3, #14
 800a476:	4618      	mov	r0, r3
 800a478:	f7fe fdf6 	bl	8009068 <ld_word>
 800a47c:	4603      	mov	r3, r0
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d02c      	beq.n	800a4dc <check_fs+0x12c>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a488:	3b01      	subs	r3, #1
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d826      	bhi.n	800a4dc <check_fs+0x12c>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	3334      	adds	r3, #52	@ 0x34
 800a492:	3311      	adds	r3, #17
 800a494:	4618      	mov	r0, r3
 800a496:	f7fe fde7 	bl	8009068 <ld_word>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d01d      	beq.n	800a4dc <check_fs+0x12c>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	3334      	adds	r3, #52	@ 0x34
 800a4a4:	3313      	adds	r3, #19
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f7fe fdde 	bl	8009068 <ld_word>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	2b7f      	cmp	r3, #127	@ 0x7f
 800a4b0:	d809      	bhi.n	800a4c6 <check_fs+0x116>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	3334      	adds	r3, #52	@ 0x34
 800a4b6:	3320      	adds	r3, #32
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7fe fdee 	bl	800909a <ld_dword>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4c4:	d30a      	bcc.n	800a4dc <check_fs+0x12c>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	3334      	adds	r3, #52	@ 0x34
 800a4ca:	3316      	adds	r3, #22
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f7fe fdcb 	bl	8009068 <ld_word>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <check_fs+0x12c>
				return 0;	/* It can be presumed an FAT VBR */
 800a4d8:	2300      	movs	r3, #0
 800a4da:	e007      	b.n	800a4ec <check_fs+0x13c>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 800a4dc:	89fb      	ldrh	r3, [r7, #14]
 800a4de:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d101      	bne.n	800a4ea <check_fs+0x13a>
 800a4e6:	2302      	movs	r3, #2
 800a4e8:	e000      	b.n	800a4ec <check_fs+0x13c>
 800a4ea:	2303      	movs	r3, #3
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3710      	adds	r7, #16
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	080191d8 	.word	0x080191d8

0800a4f8 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b088      	sub	sp, #32
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
 800a500:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 800a502:	2100      	movs	r1, #0
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f7ff ff53 	bl	800a3b0 <check_fs>
 800a50a:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 800a50c:	69bb      	ldr	r3, [r7, #24]
 800a50e:	2b02      	cmp	r3, #2
 800a510:	d007      	beq.n	800a522 <find_volume+0x2a>
 800a512:	69bb      	ldr	r3, [r7, #24]
 800a514:	2b02      	cmp	r3, #2
 800a516:	d802      	bhi.n	800a51e <find_volume+0x26>
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d101      	bne.n	800a522 <find_volume+0x2a>
 800a51e:	69bb      	ldr	r3, [r7, #24]
 800a520:	e045      	b.n	800a5ae <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800a522:	2300      	movs	r3, #0
 800a524:	61fb      	str	r3, [r7, #28]
 800a526:	e014      	b.n	800a552 <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a52e:	69fb      	ldr	r3, [r7, #28]
 800a530:	011b      	lsls	r3, r3, #4
 800a532:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 800a536:	4413      	add	r3, r2
 800a538:	4618      	mov	r0, r3
 800a53a:	f7fe fdae 	bl	800909a <ld_dword>
 800a53e:	4602      	mov	r2, r0
 800a540:	69fb      	ldr	r3, [r7, #28]
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	3320      	adds	r3, #32
 800a546:	443b      	add	r3, r7
 800a548:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800a54c:	69fb      	ldr	r3, [r7, #28]
 800a54e:	3301      	adds	r3, #1
 800a550:	61fb      	str	r3, [r7, #28]
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	2b03      	cmp	r3, #3
 800a556:	d9e7      	bls.n	800a528 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d002      	beq.n	800a564 <find_volume+0x6c>
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	3b01      	subs	r3, #1
 800a562:	e000      	b.n	800a566 <find_volume+0x6e>
 800a564:	2300      	movs	r3, #0
 800a566:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 800a568:	69fb      	ldr	r3, [r7, #28]
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	3320      	adds	r3, #32
 800a56e:	443b      	add	r3, r7
 800a570:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00b      	beq.n	800a590 <find_volume+0x98>
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	3320      	adds	r3, #32
 800a57e:	443b      	add	r3, r7
 800a580:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800a584:	4619      	mov	r1, r3
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f7ff ff12 	bl	800a3b0 <check_fs>
 800a58c:	4603      	mov	r3, r0
 800a58e:	e000      	b.n	800a592 <find_volume+0x9a>
 800a590:	2303      	movs	r3, #3
 800a592:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d108      	bne.n	800a5ac <find_volume+0xb4>
 800a59a:	69bb      	ldr	r3, [r7, #24]
 800a59c:	2b01      	cmp	r3, #1
 800a59e:	d905      	bls.n	800a5ac <find_volume+0xb4>
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	61fb      	str	r3, [r7, #28]
 800a5a6:	69fb      	ldr	r3, [r7, #28]
 800a5a8:	2b03      	cmp	r3, #3
 800a5aa:	d9dd      	bls.n	800a568 <find_volume+0x70>
	return fmt;
 800a5ac:	69bb      	ldr	r3, [r7, #24]
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3720      	adds	r7, #32
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}
	...

0800a5b8 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b090      	sub	sp, #64	@ 0x40
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	4613      	mov	r3, r2
 800a5c4:	71fb      	strb	r3, [r7, #7]
	WORD nrsv;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a5cc:	68f8      	ldr	r0, [r7, #12]
 800a5ce:	f7ff fe55 	bl	800a27c <get_ldnumber>
 800a5d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	da01      	bge.n	800a5de <mount_volume+0x26>
 800a5da:	230b      	movs	r3, #11
 800a5dc:	e207      	b.n	800a9ee <mount_volume+0x436>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800a5de:	4aa2      	ldr	r2, [pc, #648]	@ (800a868 <mount_volume+0x2b0>)
 800a5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5e6:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 800a5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d101      	bne.n	800a5f2 <mount_volume+0x3a>
 800a5ee:	230c      	movs	r3, #12
 800a5f0:	e1fd      	b.n	800a9ee <mount_volume+0x436>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a5f6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a5f8:	79fb      	ldrb	r3, [r7, #7]
 800a5fa:	f023 0301 	bic.w	r3, r3, #1
 800a5fe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800a600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d01a      	beq.n	800a63e <mount_volume+0x86>
		stat = disk_status(fs->pdrv);
 800a608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60a:	785b      	ldrb	r3, [r3, #1]
 800a60c:	4618      	mov	r0, r3
 800a60e:	f7fe fbf3 	bl	8008df8 <disk_status>
 800a612:	4603      	mov	r3, r0
 800a614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a61c:	f003 0301 	and.w	r3, r3, #1
 800a620:	2b00      	cmp	r3, #0
 800a622:	d10c      	bne.n	800a63e <mount_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a624:	79fb      	ldrb	r3, [r7, #7]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d007      	beq.n	800a63a <mount_volume+0x82>
 800a62a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a62e:	f003 0304 	and.w	r3, r3, #4
 800a632:	2b00      	cmp	r3, #0
 800a634:	d001      	beq.n	800a63a <mount_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a636:	230a      	movs	r3, #10
 800a638:	e1d9      	b.n	800a9ee <mount_volume+0x436>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800a63a:	2300      	movs	r3, #0
 800a63c:	e1d7      	b.n	800a9ee <mount_volume+0x436>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 800a63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a640:	2200      	movs	r2, #0
 800a642:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 800a644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a646:	785b      	ldrb	r3, [r3, #1]
 800a648:	4618      	mov	r0, r3
 800a64a:	f7fe fbfd 	bl	8008e48 <disk_initialize>
 800a64e:	4603      	mov	r3, r0
 800a650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a654:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a658:	f003 0301 	and.w	r3, r3, #1
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d001      	beq.n	800a664 <mount_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a660:	2303      	movs	r3, #3
 800a662:	e1c4      	b.n	800a9ee <mount_volume+0x436>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a664:	79fb      	ldrb	r3, [r7, #7]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d007      	beq.n	800a67a <mount_volume+0xc2>
 800a66a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a66e:	f003 0304 	and.w	r3, r3, #4
 800a672:	2b00      	cmp	r3, #0
 800a674:	d001      	beq.n	800a67a <mount_volume+0xc2>
		return FR_WRITE_PROTECTED;
 800a676:	230a      	movs	r3, #10
 800a678:	e1b9      	b.n	800a9ee <mount_volume+0x436>
	}
#if FF_MAX_SS != FF_MIN_SS				/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a67a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a67c:	7858      	ldrb	r0, [r3, #1]
 800a67e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a680:	330c      	adds	r3, #12
 800a682:	461a      	mov	r2, r3
 800a684:	2102      	movs	r1, #2
 800a686:	f7fe fc6d 	bl	8008f64 <disk_ioctl>
 800a68a:	4603      	mov	r3, r0
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d001      	beq.n	800a694 <mount_volume+0xdc>
 800a690:	2301      	movs	r3, #1
 800a692:	e1ac      	b.n	800a9ee <mount_volume+0x436>
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a696:	899b      	ldrh	r3, [r3, #12]
 800a698:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a69c:	d80d      	bhi.n	800a6ba <mount_volume+0x102>
 800a69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a0:	899b      	ldrh	r3, [r3, #12]
 800a6a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6a6:	d308      	bcc.n	800a6ba <mount_volume+0x102>
 800a6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6aa:	899b      	ldrh	r3, [r3, #12]
 800a6ac:	461a      	mov	r2, r3
 800a6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6b0:	899b      	ldrh	r3, [r3, #12]
 800a6b2:	3b01      	subs	r3, #1
 800a6b4:	4013      	ands	r3, r2
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d001      	beq.n	800a6be <mount_volume+0x106>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e197      	b.n	800a9ee <mount_volume+0x436>
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 800a6be:	2100      	movs	r1, #0
 800a6c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6c2:	f7ff ff19 	bl	800a4f8 <find_volume>
 800a6c6:	6338      	str	r0, [r7, #48]	@ 0x30
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 800a6c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ca:	2b04      	cmp	r3, #4
 800a6cc:	d101      	bne.n	800a6d2 <mount_volume+0x11a>
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	e18d      	b.n	800a9ee <mount_volume+0x436>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	d901      	bls.n	800a6dc <mount_volume+0x124>
 800a6d8:	230d      	movs	r3, #13
 800a6da:	e188      	b.n	800a9ee <mount_volume+0x436>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 800a6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6e0:	623b      	str	r3, [r7, #32]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e4:	3334      	adds	r3, #52	@ 0x34
 800a6e6:	330b      	adds	r3, #11
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7fe fcbd 	bl	8009068 <ld_word>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f4:	899b      	ldrh	r3, [r3, #12]
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d001      	beq.n	800a6fe <mount_volume+0x146>
 800a6fa:	230d      	movs	r3, #13
 800a6fc:	e177      	b.n	800a9ee <mount_volume+0x436>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a700:	3334      	adds	r3, #52	@ 0x34
 800a702:	3316      	adds	r3, #22
 800a704:	4618      	mov	r0, r3
 800a706:	f7fe fcaf 	bl	8009068 <ld_word>
 800a70a:	4603      	mov	r3, r0
 800a70c:	63bb      	str	r3, [r7, #56]	@ 0x38
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a710:	2b00      	cmp	r3, #0
 800a712:	d106      	bne.n	800a722 <mount_volume+0x16a>
 800a714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a716:	3334      	adds	r3, #52	@ 0x34
 800a718:	3324      	adds	r3, #36	@ 0x24
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7fe fcbd 	bl	800909a <ld_dword>
 800a720:	63b8      	str	r0, [r7, #56]	@ 0x38
		fs->fsize = fasize;
 800a722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a724:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a726:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a72a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800a72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a730:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a734:	78db      	ldrb	r3, [r3, #3]
 800a736:	2b01      	cmp	r3, #1
 800a738:	d005      	beq.n	800a746 <mount_volume+0x18e>
 800a73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73c:	78db      	ldrb	r3, [r3, #3]
 800a73e:	2b02      	cmp	r3, #2
 800a740:	d001      	beq.n	800a746 <mount_volume+0x18e>
 800a742:	230d      	movs	r3, #13
 800a744:	e153      	b.n	800a9ee <mount_volume+0x436>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a748:	78db      	ldrb	r3, [r3, #3]
 800a74a:	461a      	mov	r2, r3
 800a74c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a74e:	fb02 f303 	mul.w	r3, r2, r3
 800a752:	63bb      	str	r3, [r7, #56]	@ 0x38

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a756:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a75a:	461a      	mov	r2, r3
 800a75c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a75e:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a762:	895b      	ldrh	r3, [r3, #10]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d008      	beq.n	800a77a <mount_volume+0x1c2>
 800a768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76a:	895b      	ldrh	r3, [r3, #10]
 800a76c:	461a      	mov	r2, r3
 800a76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a770:	895b      	ldrh	r3, [r3, #10]
 800a772:	3b01      	subs	r3, #1
 800a774:	4013      	ands	r3, r2
 800a776:	2b00      	cmp	r3, #0
 800a778:	d001      	beq.n	800a77e <mount_volume+0x1c6>
 800a77a:	230d      	movs	r3, #13
 800a77c:	e137      	b.n	800a9ee <mount_volume+0x436>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a77e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a780:	3334      	adds	r3, #52	@ 0x34
 800a782:	3311      	adds	r3, #17
 800a784:	4618      	mov	r0, r3
 800a786:	f7fe fc6f 	bl	8009068 <ld_word>
 800a78a:	4603      	mov	r3, r0
 800a78c:	461a      	mov	r2, r3
 800a78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a790:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a794:	891b      	ldrh	r3, [r3, #8]
 800a796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a798:	8992      	ldrh	r2, [r2, #12]
 800a79a:	0952      	lsrs	r2, r2, #5
 800a79c:	b292      	uxth	r2, r2
 800a79e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a7a2:	fb01 f202 	mul.w	r2, r1, r2
 800a7a6:	1a9b      	subs	r3, r3, r2
 800a7a8:	b29b      	uxth	r3, r3
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <mount_volume+0x1fa>
 800a7ae:	230d      	movs	r3, #13
 800a7b0:	e11d      	b.n	800a9ee <mount_volume+0x436>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7b4:	3334      	adds	r3, #52	@ 0x34
 800a7b6:	3313      	adds	r3, #19
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f7fe fc55 	bl	8009068 <ld_word>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a7c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d106      	bne.n	800a7d6 <mount_volume+0x21e>
 800a7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ca:	3334      	adds	r3, #52	@ 0x34
 800a7cc:	3320      	adds	r3, #32
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f7fe fc63 	bl	800909a <ld_dword>
 800a7d4:	63f8      	str	r0, [r7, #60]	@ 0x3c

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a7d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7d8:	3334      	adds	r3, #52	@ 0x34
 800a7da:	330e      	adds	r3, #14
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7fe fc43 	bl	8009068 <ld_word>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	83fb      	strh	r3, [r7, #30]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a7e6:	8bfb      	ldrh	r3, [r7, #30]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d101      	bne.n	800a7f0 <mount_volume+0x238>
 800a7ec:	230d      	movs	r3, #13
 800a7ee:	e0fe      	b.n	800a9ee <mount_volume+0x436>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a7f0:	8bfa      	ldrh	r2, [r7, #30]
 800a7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f4:	4413      	add	r3, r2
 800a7f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7f8:	8911      	ldrh	r1, [r2, #8]
 800a7fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7fc:	8992      	ldrh	r2, [r2, #12]
 800a7fe:	0952      	lsrs	r2, r2, #5
 800a800:	b292      	uxth	r2, r2
 800a802:	fbb1 f2f2 	udiv	r2, r1, r2
 800a806:	b292      	uxth	r2, r2
 800a808:	4413      	add	r3, r2
 800a80a:	61bb      	str	r3, [r7, #24]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a80c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a80e:	69bb      	ldr	r3, [r7, #24]
 800a810:	429a      	cmp	r2, r3
 800a812:	d201      	bcs.n	800a818 <mount_volume+0x260>
 800a814:	230d      	movs	r3, #13
 800a816:	e0ea      	b.n	800a9ee <mount_volume+0x436>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a818:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	1ad3      	subs	r3, r2, r3
 800a81e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a820:	8952      	ldrh	r2, [r2, #10]
 800a822:	fbb3 f3f2 	udiv	r3, r3, r2
 800a826:	617b      	str	r3, [r7, #20]
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d101      	bne.n	800a832 <mount_volume+0x27a>
 800a82e:	230d      	movs	r3, #13
 800a830:	e0dd      	b.n	800a9ee <mount_volume+0x436>
		fmt = 0;
 800a832:	2300      	movs	r3, #0
 800a834:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	4a0c      	ldr	r2, [pc, #48]	@ (800a86c <mount_volume+0x2b4>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d801      	bhi.n	800a842 <mount_volume+0x28a>
 800a83e:	2303      	movs	r3, #3
 800a840:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a848:	4293      	cmp	r3, r2
 800a84a:	d801      	bhi.n	800a850 <mount_volume+0x298>
 800a84c:	2302      	movs	r3, #2
 800a84e:	633b      	str	r3, [r7, #48]	@ 0x30
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a856:	4293      	cmp	r3, r2
 800a858:	d801      	bhi.n	800a85e <mount_volume+0x2a6>
 800a85a:	2301      	movs	r3, #1
 800a85c:	633b      	str	r3, [r7, #48]	@ 0x30
		if (fmt == 0) return FR_NO_FILESYSTEM;
 800a85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a860:	2b00      	cmp	r3, #0
 800a862:	d105      	bne.n	800a870 <mount_volume+0x2b8>
 800a864:	230d      	movs	r3, #13
 800a866:	e0c2      	b.n	800a9ee <mount_volume+0x436>
 800a868:	20005c70 	.word	0x20005c70
 800a86c:	0ffffff5 	.word	0x0ffffff5

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	1c9a      	adds	r2, r3, #2
 800a874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a876:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a87a:	6a3a      	ldr	r2, [r7, #32]
 800a87c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a87e:	8bfa      	ldrh	r2, [r7, #30]
 800a880:	6a3b      	ldr	r3, [r7, #32]
 800a882:	441a      	add	r2, r3
 800a884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a886:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a888:	6a3a      	ldr	r2, [r7, #32]
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	441a      	add	r2, r3
 800a88e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a890:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800a892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a894:	2b03      	cmp	r3, #3
 800a896:	d11e      	bne.n	800a8d6 <mount_volume+0x31e>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89a:	3334      	adds	r3, #52	@ 0x34
 800a89c:	332a      	adds	r3, #42	@ 0x2a
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7fe fbe2 	bl	8009068 <ld_word>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d001      	beq.n	800a8ae <mount_volume+0x2f6>
 800a8aa:	230d      	movs	r3, #13
 800a8ac:	e09f      	b.n	800a9ee <mount_volume+0x436>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a8ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b0:	891b      	ldrh	r3, [r3, #8]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d001      	beq.n	800a8ba <mount_volume+0x302>
 800a8b6:	230d      	movs	r3, #13
 800a8b8:	e099      	b.n	800a9ee <mount_volume+0x436>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8bc:	3334      	adds	r3, #52	@ 0x34
 800a8be:	332c      	adds	r3, #44	@ 0x2c
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f7fe fbea 	bl	800909a <ld_dword>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ca:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ce:	699b      	ldr	r3, [r3, #24]
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8d4:	e01e      	b.n	800a914 <mount_volume+0x35c>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800a8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8d8:	891b      	ldrh	r3, [r3, #8]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d101      	bne.n	800a8e2 <mount_volume+0x32a>
 800a8de:	230d      	movs	r3, #13
 800a8e0:	e085      	b.n	800a9ee <mount_volume+0x436>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e8:	441a      	add	r2, r3
 800a8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ec:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f0:	2b02      	cmp	r3, #2
 800a8f2:	d103      	bne.n	800a8fc <mount_volume+0x344>
 800a8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f6:	699b      	ldr	r3, [r3, #24]
 800a8f8:	005b      	lsls	r3, r3, #1
 800a8fa:	e00a      	b.n	800a912 <mount_volume+0x35a>
 800a8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8fe:	699a      	ldr	r2, [r3, #24]
 800a900:	4613      	mov	r3, r2
 800a902:	005b      	lsls	r3, r3, #1
 800a904:	4413      	add	r3, r2
 800a906:	085a      	lsrs	r2, r3, #1
 800a908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	f003 0301 	and.w	r3, r3, #1
 800a910:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a912:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a916:	69da      	ldr	r2, [r3, #28]
 800a918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a91a:	899b      	ldrh	r3, [r3, #12]
 800a91c:	4619      	mov	r1, r3
 800a91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a920:	440b      	add	r3, r1
 800a922:	3b01      	subs	r3, #1
 800a924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a926:	8989      	ldrh	r1, [r1, #12]
 800a928:	fbb3 f3f1 	udiv	r3, r3, r1
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d201      	bcs.n	800a934 <mount_volume+0x37c>
 800a930:	230d      	movs	r3, #13
 800a932:	e05c      	b.n	800a9ee <mount_volume+0x436>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a936:	f04f 32ff 	mov.w	r2, #4294967295
 800a93a:	615a      	str	r2, [r3, #20]
 800a93c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a93e:	695a      	ldr	r2, [r3, #20]
 800a940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a942:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a946:	2280      	movs	r2, #128	@ 0x80
 800a948:	715a      	strb	r2, [r3, #5]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800a94a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94c:	2b03      	cmp	r3, #3
 800a94e:	d13f      	bne.n	800a9d0 <mount_volume+0x418>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a952:	3334      	adds	r3, #52	@ 0x34
 800a954:	3330      	adds	r3, #48	@ 0x30
 800a956:	4618      	mov	r0, r3
 800a958:	f7fe fb86 	bl	8009068 <ld_word>
 800a95c:	4603      	mov	r3, r0
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d136      	bne.n	800a9d0 <mount_volume+0x418>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a962:	6a3b      	ldr	r3, [r7, #32]
 800a964:	3301      	adds	r3, #1
 800a966:	4619      	mov	r1, r3
 800a968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a96a:	f7fe fc5e 	bl	800922a <move_window>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d12d      	bne.n	800a9d0 <mount_volume+0x418>
		{
			fs->fsi_flag = 0;
 800a974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a976:	2200      	movs	r2, #0
 800a978:	715a      	strb	r2, [r3, #5]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 800a97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a97c:	3334      	adds	r3, #52	@ 0x34
 800a97e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a982:	4618      	mov	r0, r3
 800a984:	f7fe fb70 	bl	8009068 <ld_word>
 800a988:	4603      	mov	r3, r0
 800a98a:	461a      	mov	r2, r3
 800a98c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a990:	429a      	cmp	r2, r3
 800a992:	d11d      	bne.n	800a9d0 <mount_volume+0x418>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a996:	3334      	adds	r3, #52	@ 0x34
 800a998:	4618      	mov	r0, r3
 800a99a:	f7fe fb7e 	bl	800909a <ld_dword>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	4a15      	ldr	r2, [pc, #84]	@ (800a9f8 <mount_volume+0x440>)
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d114      	bne.n	800a9d0 <mount_volume+0x418>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9a8:	3334      	adds	r3, #52	@ 0x34
 800a9aa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7fe fb73 	bl	800909a <ld_dword>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	4a11      	ldr	r2, [pc, #68]	@ (800a9fc <mount_volume+0x444>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d109      	bne.n	800a9d0 <mount_volume+0x418>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9be:	3334      	adds	r3, #52	@ 0x34
 800a9c0:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7fe fb68 	bl	800909a <ld_dword>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ce:	611a      	str	r2, [r3, #16]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 800a9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9d2:	b2da      	uxtb	r2, r3
 800a9d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9d6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800a9d8:	4b09      	ldr	r3, [pc, #36]	@ (800aa00 <mount_volume+0x448>)
 800a9da:	881b      	ldrh	r3, [r3, #0]
 800a9dc:	3301      	adds	r3, #1
 800a9de:	b29a      	uxth	r2, r3
 800a9e0:	4b07      	ldr	r3, [pc, #28]	@ (800aa00 <mount_volume+0x448>)
 800a9e2:	801a      	strh	r2, [r3, #0]
 800a9e4:	4b06      	ldr	r3, [pc, #24]	@ (800aa00 <mount_volume+0x448>)
 800a9e6:	881a      	ldrh	r2, [r3, #0]
 800a9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ea:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif
	return FR_OK;
 800a9ec:	2300      	movs	r3, #0
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3740      	adds	r7, #64	@ 0x40
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
 800a9f6:	bf00      	nop
 800a9f8:	41615252 	.word	0x41615252
 800a9fc:	61417272 	.word	0x61417272
 800aa00:	20005c78 	.word	0x20005c78

0800aa04 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b084      	sub	sp, #16
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800aa0e:	2309      	movs	r3, #9
 800aa10:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d01c      	beq.n	800aa52 <validate+0x4e>
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d018      	beq.n	800aa52 <validate+0x4e>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	781b      	ldrb	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d013      	beq.n	800aa52 <validate+0x4e>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	889a      	ldrh	r2, [r3, #4]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	88db      	ldrh	r3, [r3, #6]
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d10c      	bne.n	800aa52 <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting phsical drive is kept initialized */
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	785b      	ldrb	r3, [r3, #1]
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f7fe f9da 	bl	8008df8 <disk_status>
 800aa44:	4603      	mov	r3, r0
 800aa46:	f003 0301 	and.w	r3, r3, #1
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d101      	bne.n	800aa52 <validate+0x4e>
			res = FR_OK;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d102      	bne.n	800aa5e <validate+0x5a>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	e000      	b.n	800aa60 <validate+0x5c>
 800aa5e:	2300      	movs	r3, #0
 800aa60:	683a      	ldr	r2, [r7, #0]
 800aa62:	6013      	str	r3, [r2, #0]
	return res;
 800aa64:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3710      	adds	r7, #16
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
	...

0800aa70 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b088      	sub	sp, #32
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 800aa82:	f107 0310 	add.w	r3, r7, #16
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7ff fbf8 	bl	800a27c <get_ldnumber>
 800aa8c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800aa8e:	69fb      	ldr	r3, [r7, #28]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	da01      	bge.n	800aa98 <f_mount+0x28>
 800aa94:	230b      	movs	r3, #11
 800aa96:	e02e      	b.n	800aaf6 <f_mount+0x86>
	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 800aa98:	4a19      	ldr	r2, [pc, #100]	@ (800ab00 <f_mount+0x90>)
 800aa9a:	69fb      	ldr	r3, [r7, #28]
 800aa9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aaa0:	61bb      	str	r3, [r7, #24]

	if (cfs) {					/* Unregister current filesystem object if regsitered */
 800aaa2:	69bb      	ldr	r3, [r7, #24]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d007      	beq.n	800aab8 <f_mount+0x48>
		FatFs[vol] = 0;
 800aaa8:	4a15      	ldr	r2, [pc, #84]	@ (800ab00 <f_mount+0x90>)
 800aaaa:	69fb      	ldr	r3, [r7, #28]
 800aaac:	2100      	movs	r1, #0
 800aaae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	2200      	movs	r2, #0
 800aab6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d00b      	beq.n	800aad6 <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	69fa      	ldr	r2, [r7, #28]
 800aac2:	b2d2      	uxtb	r2, r2
 800aac4:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2200      	movs	r2, #0
 800aaca:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register new fs object */
 800aacc:	68fa      	ldr	r2, [r7, #12]
 800aace:	490c      	ldr	r1, [pc, #48]	@ (800ab00 <f_mount+0x90>)
 800aad0:	69fb      	ldr	r3, [r7, #28]
 800aad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 800aad6:	79fb      	ldrb	r3, [r7, #7]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d101      	bne.n	800aae0 <f_mount+0x70>
 800aadc:	2300      	movs	r3, #0
 800aade:	e00a      	b.n	800aaf6 <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 800aae0:	f107 010c 	add.w	r1, r7, #12
 800aae4:	f107 0308 	add.w	r3, r7, #8
 800aae8:	2200      	movs	r2, #0
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7ff fd64 	bl	800a5b8 <mount_volume>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800aaf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3720      	adds	r7, #32
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop
 800ab00:	20005c70 	.word	0x20005c70

0800ab04 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b098      	sub	sp, #96	@ 0x60
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	60b9      	str	r1, [r7, #8]
 800ab0e:	4613      	mov	r3, r2
 800ab10:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d101      	bne.n	800ab1c <f_open+0x18>
 800ab18:	2309      	movs	r3, #9
 800ab1a:	e184      	b.n	800ae26 <f_open+0x322>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 800ab1c:	79fb      	ldrb	r3, [r7, #7]
 800ab1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ab22:	71fb      	strb	r3, [r7, #7]
	res = mount_volume(&path, &fs, mode);
 800ab24:	79fa      	ldrb	r2, [r7, #7]
 800ab26:	f107 0114 	add.w	r1, r7, #20
 800ab2a:	f107 0308 	add.w	r3, r7, #8
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fd42 	bl	800a5b8 <mount_volume>
 800ab34:	4603      	mov	r3, r0
 800ab36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800ab3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	f040 8168 	bne.w	800ae14 <f_open+0x310>
		dj.obj.fs = fs;
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ab48:	68ba      	ldr	r2, [r7, #8]
 800ab4a:	f107 0318 	add.w	r3, r7, #24
 800ab4e:	4611      	mov	r1, r2
 800ab50:	4618      	mov	r0, r3
 800ab52:	f7ff fb1f 	bl	800a194 <follow_path>
 800ab56:	4603      	mov	r3, r0
 800ab58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800ab5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d107      	bne.n	800ab74 <f_open+0x70>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ab64:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ab68:	b25b      	sxtb	r3, r3
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	da02      	bge.n	800ab74 <f_open+0x70>
				res = FR_INVALID_NAME;
 800ab6e:	2306      	movs	r3, #6
 800ab70:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ab74:	79fb      	ldrb	r3, [r7, #7]
 800ab76:	f003 031c 	and.w	r3, r3, #28
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d077      	beq.n	800ac6e <f_open+0x16a>
			if (res != FR_OK) {					/* No file, create new */
 800ab7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d010      	beq.n	800aba8 <f_open+0xa4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ab86:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab8a:	2b04      	cmp	r3, #4
 800ab8c:	d107      	bne.n	800ab9e <f_open+0x9a>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 800ab8e:	f107 0318 	add.w	r3, r7, #24
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7ff f9d5 	bl	8009f42 <dir_register>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ab9e:	79fb      	ldrb	r3, [r7, #7]
 800aba0:	f043 0308 	orr.w	r3, r3, #8
 800aba4:	71fb      	strb	r3, [r7, #7]
 800aba6:	e010      	b.n	800abca <f_open+0xc6>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800aba8:	7fbb      	ldrb	r3, [r7, #30]
 800abaa:	f003 0311 	and.w	r3, r3, #17
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d003      	beq.n	800abba <f_open+0xb6>
					res = FR_DENIED;
 800abb2:	2307      	movs	r3, #7
 800abb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800abb8:	e007      	b.n	800abca <f_open+0xc6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800abba:	79fb      	ldrb	r3, [r7, #7]
 800abbc:	f003 0304 	and.w	r3, r3, #4
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d002      	beq.n	800abca <f_open+0xc6>
 800abc4:	2308      	movs	r3, #8
 800abc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800abca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d167      	bne.n	800aca2 <f_open+0x19e>
 800abd2:	79fb      	ldrb	r3, [r7, #7]
 800abd4:	f003 0308 	and.w	r3, r3, #8
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d062      	beq.n	800aca2 <f_open+0x19e>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 800abdc:	4b94      	ldr	r3, [pc, #592]	@ (800ae30 <f_open+0x32c>)
 800abde:	653b      	str	r3, [r7, #80]	@ 0x50
					st_dword(dj.dir + DIR_CrtTime, tm);
 800abe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abe2:	330e      	adds	r3, #14
 800abe4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fe fa95 	bl	8009116 <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 800abec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abee:	3316      	adds	r3, #22
 800abf0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7fe fa8f 	bl	8009116 <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abfc:	4611      	mov	r1, r2
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7ff f8ae 	bl	8009d60 <ld_clust>
 800ac04:	64f8      	str	r0, [r7, #76]	@ 0x4c
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ac06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac08:	330b      	adds	r3, #11
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ac12:	2200      	movs	r2, #0
 800ac14:	4618      	mov	r0, r3
 800ac16:	f7ff f8c2 	bl	8009d9e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ac1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac1c:	331c      	adds	r3, #28
 800ac1e:	2100      	movs	r1, #0
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7fe fa78 	bl	8009116 <st_dword>
					fs->wflag = 1;
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	2201      	movs	r2, #1
 800ac2a:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800ac2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d037      	beq.n	800aca2 <f_open+0x19e>
						sc = fs->winsect;
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac36:	64bb      	str	r3, [r7, #72]	@ 0x48
						res = remove_chain(&dj.obj, cl, 0);
 800ac38:	f107 0318 	add.w	r3, r7, #24
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ac40:	4618      	mov	r0, r3
 800ac42:	f7fe fd99 	bl	8009778 <remove_chain>
 800ac46:	4603      	mov	r3, r0
 800ac48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800ac4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d126      	bne.n	800aca2 <f_open+0x19e>
							res = move_window(fs, sc);
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f7fe fae6 	bl	800922a <move_window>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ac68:	3a01      	subs	r2, #1
 800ac6a:	611a      	str	r2, [r3, #16]
 800ac6c:	e019      	b.n	800aca2 <f_open+0x19e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 800ac6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d115      	bne.n	800aca2 <f_open+0x19e>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 800ac76:	7fbb      	ldrb	r3, [r7, #30]
 800ac78:	f003 0310 	and.w	r3, r3, #16
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d003      	beq.n	800ac88 <f_open+0x184>
					res = FR_NO_FILE;
 800ac80:	2304      	movs	r3, #4
 800ac82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ac86:	e00c      	b.n	800aca2 <f_open+0x19e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800ac88:	79fb      	ldrb	r3, [r7, #7]
 800ac8a:	f003 0302 	and.w	r3, r3, #2
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d007      	beq.n	800aca2 <f_open+0x19e>
 800ac92:	7fbb      	ldrb	r3, [r7, #30]
 800ac94:	f003 0301 	and.w	r3, r3, #1
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d002      	beq.n	800aca2 <f_open+0x19e>
						res = FR_DENIED;
 800ac9c:	2307      	movs	r3, #7
 800ac9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800aca2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10f      	bne.n	800acca <f_open+0x1c6>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 800acaa:	79fb      	ldrb	r3, [r7, #7]
 800acac:	f003 0308 	and.w	r3, r3, #8
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d003      	beq.n	800acbc <f_open+0x1b8>
 800acb4:	79fb      	ldrb	r3, [r7, #7]
 800acb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acba:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 800acc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 800acca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f040 80a0 	bne.w	800ae14 <f_open+0x310>
				fp->obj.c_ofs = dj.blk_ofs;
				init_alloc_info(fs, &fp->obj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acd8:	4611      	mov	r1, r2
 800acda:	4618      	mov	r0, r3
 800acdc:	f7ff f840 	bl	8009d60 <ld_clust>
 800ace0:	4602      	mov	r2, r0
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ace6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ace8:	331c      	adds	r3, #28
 800acea:	4618      	mov	r0, r3
 800acec:	f7fe f9d5 	bl	800909a <ld_dword>
 800acf0:	4602      	mov	r2, r0
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 800acf6:	697a      	ldr	r2, [r7, #20]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	88da      	ldrh	r2, [r3, #6]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	79fa      	ldrb	r2, [r7, #7]
 800ad08:	741a      	strb	r2, [r3, #16]
			fp->err = 0;		/* Clear error flag */
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;		/* Invalidate current data sector */
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2200      	movs	r2, #0
 800ad14:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;		/* Set file pointer top of the file */
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	3328      	adds	r3, #40	@ 0x28
 800ad20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ad24:	2100      	movs	r1, #0
 800ad26:	4618      	mov	r0, r3
 800ad28:	f00c feba 	bl	8017aa0 <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ad2c:	79fb      	ldrb	r3, [r7, #7]
 800ad2e:	f003 0320 	and.w	r3, r3, #32
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d06e      	beq.n	800ae14 <f_open+0x310>
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d06a      	beq.n	800ae14 <f_open+0x310>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	68da      	ldr	r2, [r3, #12]
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	895b      	ldrh	r3, [r3, #10]
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	899b      	ldrh	r3, [r3, #12]
 800ad50:	fb02 f303 	mul.w	r3, r2, r3
 800ad54:	647b      	str	r3, [r7, #68]	@ 0x44
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad62:	e016      	b.n	800ad92 <f_open+0x28e>
					clst = get_fat(&fp->obj, clst);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f7fe fb18 	bl	800939e <get_fat>
 800ad6e:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ad70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d802      	bhi.n	800ad7c <f_open+0x278>
 800ad76:	2302      	movs	r3, #2
 800ad78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ad7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad82:	d102      	bne.n	800ad8a <f_open+0x286>
 800ad84:	2301      	movs	r3, #1
 800ad86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ad8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad8e:	1ad3      	subs	r3, r2, r3
 800ad90:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad92:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d103      	bne.n	800ada2 <f_open+0x29e>
 800ad9a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d8e0      	bhi.n	800ad64 <f_open+0x260>
				}
				fp->clust = clst;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ada6:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ada8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800adac:	2b00      	cmp	r3, #0
 800adae:	d131      	bne.n	800ae14 <f_open+0x310>
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	899b      	ldrh	r3, [r3, #12]
 800adb4:	461a      	mov	r2, r3
 800adb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adb8:	fbb3 f1f2 	udiv	r1, r3, r2
 800adbc:	fb01 f202 	mul.w	r2, r1, r2
 800adc0:	1a9b      	subs	r3, r3, r2
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d026      	beq.n	800ae14 <f_open+0x310>
					sc = clst2sect(fs, clst);
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800adca:	4618      	mov	r0, r3
 800adcc:	f7fe fac8 	bl	8009360 <clst2sect>
 800add0:	64b8      	str	r0, [r7, #72]	@ 0x48
					if (sc == 0) {
 800add2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800add4:	2b00      	cmp	r3, #0
 800add6:	d103      	bne.n	800ade0 <f_open+0x2dc>
						res = FR_INT_ERR;
 800add8:	2302      	movs	r3, #2
 800adda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800adde:	e019      	b.n	800ae14 <f_open+0x310>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	899b      	ldrh	r3, [r3, #12]
 800ade4:	461a      	mov	r2, r3
 800ade6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ade8:	fbb3 f2f2 	udiv	r2, r3, r2
 800adec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adee:	441a      	add	r2, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	7858      	ldrb	r0, [r3, #1]
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	69da      	ldr	r2, [r3, #28]
 800ae02:	2301      	movs	r3, #1
 800ae04:	f7fe f848 	bl	8008e98 <disk_read>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d002      	beq.n	800ae14 <f_open+0x310>
 800ae0e:	2301      	movs	r3, #1
 800ae10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ae14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d002      	beq.n	800ae22 <f_open+0x31e>
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ae22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3760      	adds	r7, #96	@ 0x60
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	54210000 	.word	0x54210000

0800ae34 <f_read>:
	FIL* fp, 	/* Open file to be read */
	void* buff,	/* Data buffer to store the read data */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Number of bytes read */
)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b08e      	sub	sp, #56	@ 0x38
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	607a      	str	r2, [r7, #4]
 800ae40:	603b      	str	r3, [r7, #0]
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	2200      	movs	r2, #0
 800ae4a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f107 0214 	add.w	r2, r7, #20
 800ae52:	4611      	mov	r1, r2
 800ae54:	4618      	mov	r0, r3
 800ae56:	f7ff fdd5 	bl	800aa04 <validate>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ae60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d107      	bne.n	800ae78 <f_read+0x44>
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	7c5b      	ldrb	r3, [r3, #17]
 800ae6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ae70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d002      	beq.n	800ae7e <f_read+0x4a>
 800ae78:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ae7c:	e129      	b.n	800b0d2 <f_read+0x29e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	7c1b      	ldrb	r3, [r3, #16]
 800ae82:	f003 0301 	and.w	r3, r3, #1
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d101      	bne.n	800ae8e <f_read+0x5a>
 800ae8a:	2307      	movs	r3, #7
 800ae8c:	e121      	b.n	800b0d2 <f_read+0x29e>
	remain = fp->obj.objsize - fp->fptr;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	68da      	ldr	r2, [r3, #12]
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	695b      	ldr	r3, [r3, #20]
 800ae96:	1ad3      	subs	r3, r2, r3
 800ae98:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	6a3b      	ldr	r3, [r7, #32]
 800ae9e:	429a      	cmp	r2, r3
 800aea0:	f240 8112 	bls.w	800b0c8 <f_read+0x294>
 800aea4:	6a3b      	ldr	r3, [r7, #32]
 800aea6:	607b      	str	r3, [r7, #4]

	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800aea8:	e10e      	b.n	800b0c8 <f_read+0x294>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	695b      	ldr	r3, [r3, #20]
 800aeae:	697a      	ldr	r2, [r7, #20]
 800aeb0:	8992      	ldrh	r2, [r2, #12]
 800aeb2:	fbb3 f1f2 	udiv	r1, r3, r2
 800aeb6:	fb01 f202 	mul.w	r2, r1, r2
 800aeba:	1a9b      	subs	r3, r3, r2
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f040 80c9 	bne.w	800b054 <f_read+0x220>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	695b      	ldr	r3, [r3, #20]
 800aec6:	697a      	ldr	r2, [r7, #20]
 800aec8:	8992      	ldrh	r2, [r2, #12]
 800aeca:	fbb3 f3f2 	udiv	r3, r3, r2
 800aece:	697a      	ldr	r2, [r7, #20]
 800aed0:	8952      	ldrh	r2, [r2, #10]
 800aed2:	3a01      	subs	r2, #1
 800aed4:	4013      	ands	r3, r2
 800aed6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800aed8:	69fb      	ldr	r3, [r7, #28]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d123      	bne.n	800af26 <f_read+0xf2>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	695b      	ldr	r3, [r3, #20]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d103      	bne.n	800aeee <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	689b      	ldr	r3, [r3, #8]
 800aeea:	633b      	str	r3, [r7, #48]	@ 0x30
 800aeec:	e007      	b.n	800aefe <f_read+0xca>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800aeee:	68fa      	ldr	r2, [r7, #12]
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	699b      	ldr	r3, [r3, #24]
 800aef4:	4619      	mov	r1, r3
 800aef6:	4610      	mov	r0, r2
 800aef8:	f7fe fa51 	bl	800939e <get_fat>
 800aefc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800aefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af00:	2b01      	cmp	r3, #1
 800af02:	d804      	bhi.n	800af0e <f_read+0xda>
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	2202      	movs	r2, #2
 800af08:	745a      	strb	r2, [r3, #17]
 800af0a:	2302      	movs	r3, #2
 800af0c:	e0e1      	b.n	800b0d2 <f_read+0x29e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800af0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af14:	d104      	bne.n	800af20 <f_read+0xec>
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2201      	movs	r2, #1
 800af1a:	745a      	strb	r2, [r3, #17]
 800af1c:	2301      	movs	r3, #1
 800af1e:	e0d8      	b.n	800b0d2 <f_read+0x29e>
				fp->clust = clst;				/* Update current cluster */
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af24:	619a      	str	r2, [r3, #24]
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800af26:	697a      	ldr	r2, [r7, #20]
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	699b      	ldr	r3, [r3, #24]
 800af2c:	4619      	mov	r1, r3
 800af2e:	4610      	mov	r0, r2
 800af30:	f7fe fa16 	bl	8009360 <clst2sect>
 800af34:	61b8      	str	r0, [r7, #24]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800af36:	69bb      	ldr	r3, [r7, #24]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d104      	bne.n	800af46 <f_read+0x112>
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2202      	movs	r2, #2
 800af40:	745a      	strb	r2, [r3, #17]
 800af42:	2302      	movs	r3, #2
 800af44:	e0c5      	b.n	800b0d2 <f_read+0x29e>
			sect += csect;
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	69fb      	ldr	r3, [r7, #28]
 800af4a:	4413      	add	r3, r2
 800af4c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	899b      	ldrh	r3, [r3, #12]
 800af52:	461a      	mov	r2, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	fbb3 f3f2 	udiv	r3, r3, r2
 800af5a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 800af5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d041      	beq.n	800afe6 <f_read+0x1b2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800af62:	69fa      	ldr	r2, [r7, #28]
 800af64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af66:	4413      	add	r3, r2
 800af68:	697a      	ldr	r2, [r7, #20]
 800af6a:	8952      	ldrh	r2, [r2, #10]
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d905      	bls.n	800af7c <f_read+0x148>
					cc = fs->csize - csect;
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	895b      	ldrh	r3, [r3, #10]
 800af74:	461a      	mov	r2, r3
 800af76:	69fb      	ldr	r3, [r7, #28]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	7858      	ldrb	r0, [r3, #1]
 800af80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af82:	69ba      	ldr	r2, [r7, #24]
 800af84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af86:	f7fd ff87 	bl	8008e98 <disk_read>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d004      	beq.n	800af9a <f_read+0x166>
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2201      	movs	r2, #1
 800af94:	745a      	strb	r2, [r3, #17]
 800af96:	2301      	movs	r3, #1
 800af98:	e09b      	b.n	800b0d2 <f_read+0x29e>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					memcpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	7c1b      	ldrb	r3, [r3, #16]
 800af9e:	b25b      	sxtb	r3, r3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	da18      	bge.n	800afd6 <f_read+0x1a2>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	69da      	ldr	r2, [r3, #28]
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	1ad3      	subs	r3, r2, r3
 800afac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800afae:	429a      	cmp	r2, r3
 800afb0:	d911      	bls.n	800afd6 <f_read+0x1a2>
					memcpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	69da      	ldr	r2, [r3, #28]
 800afb6:	69bb      	ldr	r3, [r7, #24]
 800afb8:	1ad3      	subs	r3, r2, r3
 800afba:	697a      	ldr	r2, [r7, #20]
 800afbc:	8992      	ldrh	r2, [r2, #12]
 800afbe:	fb02 f303 	mul.w	r3, r2, r3
 800afc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afc4:	18d0      	adds	r0, r2, r3
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	899b      	ldrh	r3, [r3, #12]
 800afd0:	461a      	mov	r2, r3
 800afd2:	f00c fde9 	bl	8017ba8 <memcpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	899b      	ldrh	r3, [r3, #12]
 800afda:	461a      	mov	r2, r3
 800afdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afde:	fb02 f303 	mul.w	r3, r2, r3
 800afe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800afe4:	e05c      	b.n	800b0a0 <f_read+0x26c>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	69db      	ldr	r3, [r3, #28]
 800afea:	69ba      	ldr	r2, [r7, #24]
 800afec:	429a      	cmp	r2, r3
 800afee:	d02e      	beq.n	800b04e <f_read+0x21a>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	7c1b      	ldrb	r3, [r3, #16]
 800aff4:	b25b      	sxtb	r3, r3
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	da18      	bge.n	800b02c <f_read+0x1f8>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	7858      	ldrb	r0, [r3, #1]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	69da      	ldr	r2, [r3, #28]
 800b008:	2301      	movs	r3, #1
 800b00a:	f7fd ff77 	bl	8008efc <disk_write>
 800b00e:	4603      	mov	r3, r0
 800b010:	2b00      	cmp	r3, #0
 800b012:	d004      	beq.n	800b01e <f_read+0x1ea>
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2201      	movs	r2, #1
 800b018:	745a      	strb	r2, [r3, #17]
 800b01a:	2301      	movs	r3, #1
 800b01c:	e059      	b.n	800b0d2 <f_read+0x29e>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	7c1b      	ldrb	r3, [r3, #16]
 800b022:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b026:	b2da      	uxtb	r2, r3
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	741a      	strb	r2, [r3, #16]
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	7858      	ldrb	r0, [r3, #1]
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b036:	2301      	movs	r3, #1
 800b038:	69ba      	ldr	r2, [r7, #24]
 800b03a:	f7fd ff2d 	bl	8008e98 <disk_read>
 800b03e:	4603      	mov	r3, r0
 800b040:	2b00      	cmp	r3, #0
 800b042:	d004      	beq.n	800b04e <f_read+0x21a>
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2201      	movs	r2, #1
 800b048:	745a      	strb	r2, [r3, #17]
 800b04a:	2301      	movs	r3, #1
 800b04c:	e041      	b.n	800b0d2 <f_read+0x29e>
			}
#endif
			fp->sect = sect;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	69ba      	ldr	r2, [r7, #24]
 800b052:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	899b      	ldrh	r3, [r3, #12]
 800b058:	4618      	mov	r0, r3
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	695b      	ldr	r3, [r3, #20]
 800b05e:	697a      	ldr	r2, [r7, #20]
 800b060:	8992      	ldrh	r2, [r2, #12]
 800b062:	fbb3 f1f2 	udiv	r1, r3, r2
 800b066:	fb01 f202 	mul.w	r2, r1, r2
 800b06a:	1a9b      	subs	r3, r3, r2
 800b06c:	1ac3      	subs	r3, r0, r3
 800b06e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800b070:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	429a      	cmp	r2, r3
 800b076:	d901      	bls.n	800b07c <f_read+0x248>
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		memcpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	695b      	ldr	r3, [r3, #20]
 800b086:	697a      	ldr	r2, [r7, #20]
 800b088:	8992      	ldrh	r2, [r2, #12]
 800b08a:	fbb3 f0f2 	udiv	r0, r3, r2
 800b08e:	fb00 f202 	mul.w	r2, r0, r2
 800b092:	1a9b      	subs	r3, r3, r2
 800b094:	440b      	add	r3, r1
 800b096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b098:	4619      	mov	r1, r3
 800b09a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b09c:	f00c fd84 	bl	8017ba8 <memcpy>
	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a4:	1ad3      	subs	r3, r2, r3
 800b0a6:	607b      	str	r3, [r7, #4]
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ae:	441a      	add	r2, r3
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	601a      	str	r2, [r3, #0]
 800b0b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b8:	4413      	add	r3, r2
 800b0ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	695a      	ldr	r2, [r3, #20]
 800b0c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c2:	441a      	add	r2, r3
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	615a      	str	r2, [r3, #20]
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f47f aeed 	bne.w	800aeaa <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800b0d0:	2300      	movs	r3, #0
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3738      	adds	r7, #56	@ 0x38
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}

0800b0da <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800b0da:	b580      	push	{r7, lr}
 800b0dc:	b08c      	sub	sp, #48	@ 0x30
 800b0de:	af00      	add	r7, sp, #0
 800b0e0:	60f8      	str	r0, [r7, #12]
 800b0e2:	60b9      	str	r1, [r7, #8]
 800b0e4:	607a      	str	r2, [r7, #4]
 800b0e6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f107 0210 	add.w	r2, r7, #16
 800b0f8:	4611      	mov	r1, r2
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7ff fc82 	bl	800aa04 <validate>
 800b100:	4603      	mov	r3, r0
 800b102:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b106:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d107      	bne.n	800b11e <f_write+0x44>
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	7c5b      	ldrb	r3, [r3, #17]
 800b112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b116:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d002      	beq.n	800b124 <f_write+0x4a>
 800b11e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b122:	e15e      	b.n	800b3e2 <f_write+0x308>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	7c1b      	ldrb	r3, [r3, #16]
 800b128:	f003 0302 	and.w	r3, r3, #2
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d101      	bne.n	800b134 <f_write+0x5a>
 800b130:	2307      	movs	r3, #7
 800b132:	e156      	b.n	800b3e2 <f_write+0x308>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	695a      	ldr	r2, [r3, #20]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	441a      	add	r2, r3
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	695b      	ldr	r3, [r3, #20]
 800b140:	429a      	cmp	r2, r3
 800b142:	f080 8140 	bcs.w	800b3c6 <f_write+0x2ec>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	695b      	ldr	r3, [r3, #20]
 800b14a:	43db      	mvns	r3, r3
 800b14c:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800b14e:	e13a      	b.n	800b3c6 <f_write+0x2ec>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	695b      	ldr	r3, [r3, #20]
 800b154:	693a      	ldr	r2, [r7, #16]
 800b156:	8992      	ldrh	r2, [r2, #12]
 800b158:	fbb3 f1f2 	udiv	r1, r3, r2
 800b15c:	fb01 f202 	mul.w	r2, r1, r2
 800b160:	1a9b      	subs	r3, r3, r2
 800b162:	2b00      	cmp	r3, #0
 800b164:	f040 80e5 	bne.w	800b332 <f_write+0x258>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	695b      	ldr	r3, [r3, #20]
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	8992      	ldrh	r2, [r2, #12]
 800b170:	fbb3 f3f2 	udiv	r3, r3, r2
 800b174:	693a      	ldr	r2, [r7, #16]
 800b176:	8952      	ldrh	r2, [r2, #10]
 800b178:	3a01      	subs	r2, #1
 800b17a:	4013      	ands	r3, r2
 800b17c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b17e:	69bb      	ldr	r3, [r7, #24]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d137      	bne.n	800b1f4 <f_write+0x11a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	695b      	ldr	r3, [r3, #20]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10c      	bne.n	800b1a6 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	689b      	ldr	r3, [r3, #8]
 800b190:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b194:	2b00      	cmp	r3, #0
 800b196:	d10e      	bne.n	800b1b6 <f_write+0xdc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2100      	movs	r1, #0
 800b19c:	4618      	mov	r0, r3
 800b19e:	f7fe fb50 	bl	8009842 <create_chain>
 800b1a2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b1a4:	e007      	b.n	800b1b6 <f_write+0xdc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	699b      	ldr	r3, [r3, #24]
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	f7fe fb47 	bl	8009842 <create_chain>
 800b1b4:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	f000 8109 	beq.w	800b3d0 <f_write+0x2f6>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1c0:	2b01      	cmp	r3, #1
 800b1c2:	d104      	bne.n	800b1ce <f_write+0xf4>
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	2202      	movs	r2, #2
 800b1c8:	745a      	strb	r2, [r3, #17]
 800b1ca:	2302      	movs	r3, #2
 800b1cc:	e109      	b.n	800b3e2 <f_write+0x308>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1d4:	d104      	bne.n	800b1e0 <f_write+0x106>
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2201      	movs	r2, #1
 800b1da:	745a      	strb	r2, [r3, #17]
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e100      	b.n	800b3e2 <f_write+0x308>
				fp->clust = clst;			/* Update current cluster */
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1e4:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	689b      	ldr	r3, [r3, #8]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d102      	bne.n	800b1f4 <f_write+0x11a>
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1f2:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	7c1b      	ldrb	r3, [r3, #16]
 800b1f8:	b25b      	sxtb	r3, r3
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	da18      	bge.n	800b230 <f_write+0x156>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	7858      	ldrb	r0, [r3, #1]
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	69da      	ldr	r2, [r3, #28]
 800b20c:	2301      	movs	r3, #1
 800b20e:	f7fd fe75 	bl	8008efc <disk_write>
 800b212:	4603      	mov	r3, r0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d004      	beq.n	800b222 <f_write+0x148>
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	2201      	movs	r2, #1
 800b21c:	745a      	strb	r2, [r3, #17]
 800b21e:	2301      	movs	r3, #1
 800b220:	e0df      	b.n	800b3e2 <f_write+0x308>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	7c1b      	ldrb	r3, [r3, #16]
 800b226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b22a:	b2da      	uxtb	r2, r3
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800b230:	693a      	ldr	r2, [r7, #16]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	699b      	ldr	r3, [r3, #24]
 800b236:	4619      	mov	r1, r3
 800b238:	4610      	mov	r0, r2
 800b23a:	f7fe f891 	bl	8009360 <clst2sect>
 800b23e:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d104      	bne.n	800b250 <f_write+0x176>
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	2202      	movs	r2, #2
 800b24a:	745a      	strb	r2, [r3, #17]
 800b24c:	2302      	movs	r3, #2
 800b24e:	e0c8      	b.n	800b3e2 <f_write+0x308>
			sect += csect;
 800b250:	697a      	ldr	r2, [r7, #20]
 800b252:	69bb      	ldr	r3, [r7, #24]
 800b254:	4413      	add	r3, r2
 800b256:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	899b      	ldrh	r3, [r3, #12]
 800b25c:	461a      	mov	r2, r3
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	fbb3 f3f2 	udiv	r3, r3, r2
 800b264:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 800b266:	6a3b      	ldr	r3, [r7, #32]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d043      	beq.n	800b2f4 <f_write+0x21a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b26c:	69ba      	ldr	r2, [r7, #24]
 800b26e:	6a3b      	ldr	r3, [r7, #32]
 800b270:	4413      	add	r3, r2
 800b272:	693a      	ldr	r2, [r7, #16]
 800b274:	8952      	ldrh	r2, [r2, #10]
 800b276:	4293      	cmp	r3, r2
 800b278:	d905      	bls.n	800b286 <f_write+0x1ac>
					cc = fs->csize - csect;
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	895b      	ldrh	r3, [r3, #10]
 800b27e:	461a      	mov	r2, r3
 800b280:	69bb      	ldr	r3, [r7, #24]
 800b282:	1ad3      	subs	r3, r2, r3
 800b284:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	7858      	ldrb	r0, [r3, #1]
 800b28a:	6a3b      	ldr	r3, [r7, #32]
 800b28c:	697a      	ldr	r2, [r7, #20]
 800b28e:	69f9      	ldr	r1, [r7, #28]
 800b290:	f7fd fe34 	bl	8008efc <disk_write>
 800b294:	4603      	mov	r3, r0
 800b296:	2b00      	cmp	r3, #0
 800b298:	d004      	beq.n	800b2a4 <f_write+0x1ca>
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2201      	movs	r2, #1
 800b29e:	745a      	strb	r2, [r3, #17]
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	e09e      	b.n	800b3e2 <f_write+0x308>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	69da      	ldr	r2, [r3, #28]
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	1ad3      	subs	r3, r2, r3
 800b2ac:	6a3a      	ldr	r2, [r7, #32]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d918      	bls.n	800b2e4 <f_write+0x20a>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	69da      	ldr	r2, [r3, #28]
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	1ad3      	subs	r3, r2, r3
 800b2c0:	693a      	ldr	r2, [r7, #16]
 800b2c2:	8992      	ldrh	r2, [r2, #12]
 800b2c4:	fb02 f303 	mul.w	r3, r2, r3
 800b2c8:	69fa      	ldr	r2, [r7, #28]
 800b2ca:	18d1      	adds	r1, r2, r3
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	899b      	ldrh	r3, [r3, #12]
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	f00c fc69 	bl	8017ba8 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	7c1b      	ldrb	r3, [r3, #16]
 800b2da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	899b      	ldrh	r3, [r3, #12]
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	6a3b      	ldr	r3, [r7, #32]
 800b2ec:	fb02 f303 	mul.w	r3, r2, r3
 800b2f0:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800b2f2:	e04b      	b.n	800b38c <f_write+0x2b2>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	69db      	ldr	r3, [r3, #28]
 800b2f8:	697a      	ldr	r2, [r7, #20]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d016      	beq.n	800b32c <f_write+0x252>
				fp->fptr < fp->obj.objsize &&
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	695a      	ldr	r2, [r3, #20]
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b306:	429a      	cmp	r2, r3
 800b308:	d210      	bcs.n	800b32c <f_write+0x252>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	7858      	ldrb	r0, [r3, #1]
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b314:	2301      	movs	r3, #1
 800b316:	697a      	ldr	r2, [r7, #20]
 800b318:	f7fd fdbe 	bl	8008e98 <disk_read>
 800b31c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d004      	beq.n	800b32c <f_write+0x252>
					ABORT(fs, FR_DISK_ERR);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2201      	movs	r2, #1
 800b326:	745a      	strb	r2, [r3, #17]
 800b328:	2301      	movs	r3, #1
 800b32a:	e05a      	b.n	800b3e2 <f_write+0x308>
			}
#endif
			fp->sect = sect;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	697a      	ldr	r2, [r7, #20]
 800b330:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	899b      	ldrh	r3, [r3, #12]
 800b336:	4618      	mov	r0, r3
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	695b      	ldr	r3, [r3, #20]
 800b33c:	693a      	ldr	r2, [r7, #16]
 800b33e:	8992      	ldrh	r2, [r2, #12]
 800b340:	fbb3 f1f2 	udiv	r1, r3, r2
 800b344:	fb01 f202 	mul.w	r2, r1, r2
 800b348:	1a9b      	subs	r3, r3, r2
 800b34a:	1ac3      	subs	r3, r0, r3
 800b34c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b34e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	429a      	cmp	r2, r3
 800b354:	d901      	bls.n	800b35a <f_write+0x280>
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	695b      	ldr	r3, [r3, #20]
 800b364:	693a      	ldr	r2, [r7, #16]
 800b366:	8992      	ldrh	r2, [r2, #12]
 800b368:	fbb3 f0f2 	udiv	r0, r3, r2
 800b36c:	fb00 f202 	mul.w	r2, r0, r2
 800b370:	1a9b      	subs	r3, r3, r2
 800b372:	440b      	add	r3, r1
 800b374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b376:	69f9      	ldr	r1, [r7, #28]
 800b378:	4618      	mov	r0, r3
 800b37a:	f00c fc15 	bl	8017ba8 <memcpy>
		fp->flag |= FA_DIRTY;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	7c1b      	ldrb	r3, [r3, #16]
 800b382:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b386:	b2da      	uxtb	r2, r3
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	741a      	strb	r2, [r3, #16]
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b390:	1ad3      	subs	r3, r2, r3
 800b392:	607b      	str	r3, [r7, #4]
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	681a      	ldr	r2, [r3, #0]
 800b398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39a:	441a      	add	r2, r3
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	601a      	str	r2, [r3, #0]
 800b3a0:	69fa      	ldr	r2, [r7, #28]
 800b3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a4:	4413      	add	r3, r2
 800b3a6:	61fb      	str	r3, [r7, #28]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	695a      	ldr	r2, [r3, #20]
 800b3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ae:	441a      	add	r2, r3
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	615a      	str	r2, [r3, #20]
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	68da      	ldr	r2, [r3, #12]
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	695b      	ldr	r3, [r3, #20]
 800b3bc:	429a      	cmp	r2, r3
 800b3be:	bf38      	it	cc
 800b3c0:	461a      	movcc	r2, r3
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	60da      	str	r2, [r3, #12]
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	f47f aec1 	bne.w	800b150 <f_write+0x76>
 800b3ce:	e000      	b.n	800b3d2 <f_write+0x2f8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b3d0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	7c1b      	ldrb	r3, [r3, #16]
 800b3d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3da:	b2da      	uxtb	r2, r3
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 800b3e0:	2300      	movs	r3, #0
}
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	3730      	adds	r7, #48	@ 0x30
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bd80      	pop	{r7, pc}
	...

0800b3ec <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b086      	sub	sp, #24
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f107 0208 	add.w	r2, r7, #8
 800b3fa:	4611      	mov	r1, r2
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	f7ff fb01 	bl	800aa04 <validate>
 800b402:	4603      	mov	r3, r0
 800b404:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b406:	7dfb      	ldrb	r3, [r7, #23]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d167      	bne.n	800b4dc <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	7c1b      	ldrb	r3, [r3, #16]
 800b410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b414:	2b00      	cmp	r3, #0
 800b416:	d061      	beq.n	800b4dc <f_sync+0xf0>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	7c1b      	ldrb	r3, [r3, #16]
 800b41c:	b25b      	sxtb	r3, r3
 800b41e:	2b00      	cmp	r3, #0
 800b420:	da15      	bge.n	800b44e <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	7858      	ldrb	r0, [r3, #1]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	69da      	ldr	r2, [r3, #28]
 800b430:	2301      	movs	r3, #1
 800b432:	f7fd fd63 	bl	8008efc <disk_write>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d001      	beq.n	800b440 <f_sync+0x54>
 800b43c:	2301      	movs	r3, #1
 800b43e:	e04e      	b.n	800b4de <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	7c1b      	ldrb	r3, [r3, #16]
 800b444:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b448:	b2da      	uxtb	r2, r3
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	741a      	strb	r2, [r3, #16]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b44e:	4b26      	ldr	r3, [pc, #152]	@ (800b4e8 <f_sync+0xfc>)
 800b450:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b452:	68ba      	ldr	r2, [r7, #8]
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a1b      	ldr	r3, [r3, #32]
 800b458:	4619      	mov	r1, r3
 800b45a:	4610      	mov	r0, r2
 800b45c:	f7fd fee5 	bl	800922a <move_window>
 800b460:	4603      	mov	r3, r0
 800b462:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b464:	7dfb      	ldrb	r3, [r7, #23]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d138      	bne.n	800b4dc <f_sync+0xf0>
					dir = fp->dir_ptr;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b46e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	330b      	adds	r3, #11
 800b474:	781a      	ldrb	r2, [r3, #0]
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	330b      	adds	r3, #11
 800b47a:	f042 0220 	orr.w	r2, r2, #32
 800b47e:	b2d2      	uxtb	r2, r2
 800b480:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6818      	ldr	r0, [r3, #0]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	689b      	ldr	r3, [r3, #8]
 800b48a:	461a      	mov	r2, r3
 800b48c:	68f9      	ldr	r1, [r7, #12]
 800b48e:	f7fe fc86 	bl	8009d9e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f103 021c 	add.w	r2, r3, #28
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	4619      	mov	r1, r3
 800b49e:	4610      	mov	r0, r2
 800b4a0:	f7fd fe39 	bl	8009116 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	3316      	adds	r3, #22
 800b4a8:	6939      	ldr	r1, [r7, #16]
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	f7fd fe33 	bl	8009116 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	3312      	adds	r3, #18
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f7fd fe12 	bl	80090e0 <st_word>
					fs->wflag = 1;
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f7fd fedd 	bl	8009284 <sync_fs>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	7c1b      	ldrb	r3, [r3, #16]
 800b4d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4d6:	b2da      	uxtb	r2, r3
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b4dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	3718      	adds	r7, #24
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	54210000 	.word	0x54210000

0800b4ec <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f7ff ff79 	bl	800b3ec <f_sync>
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b4fe:	7bfb      	ldrb	r3, [r7, #15]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d10e      	bne.n	800b522 <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f107 0208 	add.w	r2, r7, #8
 800b50a:	4611      	mov	r1, r2
 800b50c:	4618      	mov	r0, r3
 800b50e:	f7ff fa79 	bl	800aa04 <validate>
 800b512:	4603      	mov	r3, r0
 800b514:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b516:	7bfb      	ldrb	r3, [r7, #15]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d102      	bne.n	800b522 <f_close+0x36>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2200      	movs	r2, #0
 800b520:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b522:	7bfb      	ldrb	r3, [r7, #15]
}
 800b524:	4618      	mov	r0, r3
 800b526:	3710      	adds	r7, #16
 800b528:	46bd      	mov	sp, r7
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b09c      	sub	sp, #112	@ 0x70
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;
	DIR dj, sdj;
	DWORD dclst = 0;
 800b534:	2300      	movs	r3, #0
 800b536:	66bb      	str	r3, [r7, #104]	@ 0x68
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = mount_volume(&path, &fs, FA_WRITE);
 800b538:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 800b53c:	1d3b      	adds	r3, r7, #4
 800b53e:	2202      	movs	r2, #2
 800b540:	4618      	mov	r0, r3
 800b542:	f7ff f839 	bl	800a5b8 <mount_volume>
 800b546:	4603      	mov	r3, r0
 800b548:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800b54c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b550:	2b00      	cmp	r3, #0
 800b552:	f040 8083 	bne.w	800b65c <f_unlink+0x130>
		dj.obj.fs = fs;
 800b556:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b558:	63bb      	str	r3, [r7, #56]	@ 0x38
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800b560:	4611      	mov	r1, r2
 800b562:	4618      	mov	r0, r3
 800b564:	f7fe fe16 	bl	800a194 <follow_path>
 800b568:	4603      	mov	r3, r0
 800b56a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if FF_FS_LOCK
		if (res == FR_OK) res = chk_share(&dj, 2);	/* Check if it is an open object */
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800b56e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b572:	2b00      	cmp	r3, #0
 800b574:	d172      	bne.n	800b65c <f_unlink+0x130>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800b576:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800b57a:	b25b      	sxtb	r3, r3
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	da03      	bge.n	800b588 <f_unlink+0x5c>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800b580:	2306      	movs	r3, #6
 800b582:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800b586:	e008      	b.n	800b59a <f_unlink+0x6e>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800b588:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b58c:	f003 0301 	and.w	r3, r3, #1
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <f_unlink+0x6e>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800b594:	2307      	movs	r3, #7
 800b596:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
			}
			if (res == FR_OK) {
 800b59a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d134      	bne.n	800b60c <f_unlink+0xe0>
					init_alloc_info(fs, &obj);
					dclst = obj.sclust;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800b5a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b5a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b5a6:	4611      	mov	r1, r2
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f7fe fbd9 	bl	8009d60 <ld_clust>
 800b5ae:	66b8      	str	r0, [r7, #104]	@ 0x68
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800b5b0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b5b4:	f003 0310 	and.w	r3, r3, #16
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d027      	beq.n	800b60c <f_unlink+0xe0>
					if (dclst == fs->cdir) {	 	/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;			/* Open the sub-directory */
 800b5bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b5be:	60fb      	str	r3, [r7, #12]
						sdj.obj.sclust = dclst;
 800b5c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b5c2:	617b      	str	r3, [r7, #20]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800b5c4:	f107 030c 	add.w	r3, r7, #12
 800b5c8:	2100      	movs	r1, #0
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f7fe fa52 	bl	8009a74 <dir_sdi>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800b5d6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d116      	bne.n	800b60c <f_unlink+0xe0>
							res = DIR_READ_FILE(&sdj);			/* Test if the directory is empty */
 800b5de:	f107 030c 	add.w	r3, r7, #12
 800b5e2:	2100      	movs	r1, #0
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7fe fbfa 	bl	8009dde <dir_read>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800b5f0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d102      	bne.n	800b5fe <f_unlink+0xd2>
 800b5f8:	2307      	movs	r3, #7
 800b5fa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800b5fe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b602:	2b04      	cmp	r3, #4
 800b604:	d102      	bne.n	800b60c <f_unlink+0xe0>
 800b606:	2300      	movs	r3, #0
 800b608:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						}
					}
				}
			}
			if (res == FR_OK) {
 800b60c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b610:	2b00      	cmp	r3, #0
 800b612:	d123      	bne.n	800b65c <f_unlink+0x130>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800b614:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800b618:	4618      	mov	r0, r3
 800b61a:	f7fe fcc4 	bl	8009fa6 <dir_remove>
 800b61e:	4603      	mov	r3, r0
 800b620:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK && dclst != 0) {	/* Remove the cluster chain if exist */
 800b624:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d10c      	bne.n	800b646 <f_unlink+0x11a>
 800b62c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d009      	beq.n	800b646 <f_unlink+0x11a>
#if FF_FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800b632:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800b636:	2200      	movs	r2, #0
 800b638:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b63a:	4618      	mov	r0, r3
 800b63c:	f7fe f89c 	bl	8009778 <remove_chain>
 800b640:	4603      	mov	r3, r0
 800b642:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800b646:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d106      	bne.n	800b65c <f_unlink+0x130>
 800b64e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b650:	4618      	mov	r0, r3
 800b652:	f7fd fe17 	bl	8009284 <sync_fs>
 800b656:	4603      	mov	r3, r0
 800b658:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b65c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800b660:	4618      	mov	r0, r3
 800b662:	3770      	adds	r7, #112	@ 0x70
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <create_partition>:
	BYTE drv,			/* Physical drive number */
	const LBA_t plst[],	/* Partition list */
	BYTE sys,			/* System ID for each partition (for only MBR) */
	BYTE *buf			/* Working buffer for a sector */
)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b08e      	sub	sp, #56	@ 0x38
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60b9      	str	r1, [r7, #8]
 800b670:	607b      	str	r3, [r7, #4]
 800b672:	4603      	mov	r3, r0
 800b674:	73fb      	strb	r3, [r7, #15]
 800b676:	4613      	mov	r3, r2
 800b678:	73bb      	strb	r3, [r7, #14]
	DWORD sz_drv32, nxt_alloc32, sz_part32;
	BYTE *pte;
	BYTE hd, n_hd, sc, n_sc;

	/* Get physical drive size */
	if (disk_ioctl(drv, GET_SECTOR_COUNT, &sz_drv) != RES_OK) return FR_DISK_ERR;
 800b67a:	f107 0210 	add.w	r2, r7, #16
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
 800b680:	2101      	movs	r1, #1
 800b682:	4618      	mov	r0, r3
 800b684:	f7fd fc6e 	bl	8008f64 <disk_ioctl>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d001      	beq.n	800b692 <create_partition+0x2a>
 800b68e:	2301      	movs	r3, #1
 800b690:	e108      	b.n	800b8a4 <create_partition+0x23c>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;

	} else
#endif
	{	/* Create partitions in MBR format */
		sz_drv32 = (DWORD)sz_drv;
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	623b      	str	r3, [r7, #32]
		n_sc = N_SEC_TRACK;				/* Determine drive CHS without any consideration of the drive geometry */
 800b696:	233f      	movs	r3, #63	@ 0x3f
 800b698:	77fb      	strb	r3, [r7, #31]
		for (n_hd = 8; n_hd != 0 && sz_drv32 / n_hd / n_sc > 1024; n_hd *= 2) ;
 800b69a:	2308      	movs	r3, #8
 800b69c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b6a0:	e004      	b.n	800b6ac <create_partition+0x44>
 800b6a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6a6:	005b      	lsls	r3, r3, #1
 800b6a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b6ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d00a      	beq.n	800b6ca <create_partition+0x62>
 800b6b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6b8:	6a3a      	ldr	r2, [r7, #32]
 800b6ba:	fbb2 f2f3 	udiv	r2, r2, r3
 800b6be:	7ffb      	ldrb	r3, [r7, #31]
 800b6c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6c8:	d8eb      	bhi.n	800b6a2 <create_partition+0x3a>
		if (n_hd == 0) n_hd = 255;		/* Number of heads needs to be <256 */
 800b6ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d102      	bne.n	800b6d8 <create_partition+0x70>
 800b6d2:	23ff      	movs	r3, #255	@ 0xff
 800b6d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		memset(buf, 0, FF_MAX_SS);		/* Clear MBR */
 800b6d8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b6dc:	2100      	movs	r1, #0
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f00c f9de 	bl	8017aa0 <memset>
		pte = buf + MBR_Table;	/* Partition table in the MBR */
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800b6ea:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6f0:	7ffb      	ldrb	r3, [r7, #31]
 800b6f2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b6f4:	e0b5      	b.n	800b862 <create_partition+0x1fa>
			sz_part32 = (DWORD)plst[i];	/* Get partition size */
 800b6f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6f8:	009b      	lsls	r3, r3, #2
 800b6fa:	68ba      	ldr	r2, [r7, #8]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 <= 100) sz_part32 = (sz_part32 == 100) ? sz_drv32 : sz_drv32 / 100 * sz_part32;	/* Size in percentage? */
 800b702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b704:	2b64      	cmp	r3, #100	@ 0x64
 800b706:	d80d      	bhi.n	800b724 <create_partition+0xbc>
 800b708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b70a:	2b64      	cmp	r3, #100	@ 0x64
 800b70c:	d008      	beq.n	800b720 <create_partition+0xb8>
 800b70e:	6a3b      	ldr	r3, [r7, #32]
 800b710:	4a66      	ldr	r2, [pc, #408]	@ (800b8ac <create_partition+0x244>)
 800b712:	fba2 2303 	umull	r2, r3, r2, r3
 800b716:	095b      	lsrs	r3, r3, #5
 800b718:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b71a:	fb02 f303 	mul.w	r3, r2, r3
 800b71e:	e000      	b.n	800b722 <create_partition+0xba>
 800b720:	6a3b      	ldr	r3, [r7, #32]
 800b722:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (nxt_alloc32 + sz_part32 > sz_drv32 || nxt_alloc32 + sz_part32 < nxt_alloc32) sz_part32 = sz_drv32 - nxt_alloc32;	/* Clip at drive size */
 800b724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b728:	4413      	add	r3, r2
 800b72a:	6a3a      	ldr	r2, [r7, #32]
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d305      	bcc.n	800b73c <create_partition+0xd4>
 800b730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b734:	4413      	add	r3, r2
 800b736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b738:	429a      	cmp	r2, r3
 800b73a:	d903      	bls.n	800b744 <create_partition+0xdc>
 800b73c:	6a3a      	ldr	r2, [r7, #32]
 800b73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b740:	1ad3      	subs	r3, r2, r3
 800b742:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800b744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b746:	2b00      	cmp	r3, #0
 800b748:	f000 8097 	beq.w	800b87a <create_partition+0x212>

			st_dword(pte + PTE_StLba, nxt_alloc32);	/* Start LBA */
 800b74c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b74e:	3308      	adds	r3, #8
 800b750:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b752:	4618      	mov	r0, r3
 800b754:	f7fd fcdf 	bl	8009116 <st_dword>
			st_dword(pte + PTE_SizLba, sz_part32);	/* Number of sectors */
 800b758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b75a:	330c      	adds	r3, #12
 800b75c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fd fcd9 	bl	8009116 <st_dword>
			pte[PTE_System] = sys;					/* System type */
 800b764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b766:	3304      	adds	r3, #4
 800b768:	7bba      	ldrb	r2, [r7, #14]
 800b76a:	701a      	strb	r2, [r3, #0]

			cy = (UINT)(nxt_alloc32 / n_sc / n_hd);	/* Start cylinder */
 800b76c:	7ffb      	ldrb	r3, [r7, #31]
 800b76e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b770:	fbb2 f2f3 	udiv	r2, r2, r3
 800b774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b778:	fbb2 f3f3 	udiv	r3, r2, r3
 800b77c:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)(nxt_alloc32 / n_sc % n_hd);	/* Start head */
 800b77e:	7ffb      	ldrb	r3, [r7, #31]
 800b780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b782:	fbb2 f3f3 	udiv	r3, r2, r3
 800b786:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b78a:	fbb3 f1f2 	udiv	r1, r3, r2
 800b78e:	fb01 f202 	mul.w	r2, r1, r2
 800b792:	1a9b      	subs	r3, r3, r2
 800b794:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)(nxt_alloc32 % n_sc + 1);	/* Start sector */
 800b796:	7ffa      	ldrb	r2, [r7, #31]
 800b798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b79a:	fbb3 f1f2 	udiv	r1, r3, r2
 800b79e:	fb01 f202 	mul.w	r2, r1, r2
 800b7a2:	1a9b      	subs	r3, r3, r2
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	75bb      	strb	r3, [r7, #22]
			pte[PTE_StHead] = hd;
 800b7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	7dfa      	ldrb	r2, [r7, #23]
 800b7b0:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800b7b2:	69bb      	ldr	r3, [r7, #24]
 800b7b4:	089b      	lsrs	r3, r3, #2
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b7bc:	b2d9      	uxtb	r1, r3
 800b7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c0:	3302      	adds	r3, #2
 800b7c2:	7dba      	ldrb	r2, [r7, #22]
 800b7c4:	430a      	orrs	r2, r1
 800b7c6:	b2d2      	uxtb	r2, r2
 800b7c8:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = (BYTE)cy;
 800b7ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7cc:	3303      	adds	r3, #3
 800b7ce:	69ba      	ldr	r2, [r7, #24]
 800b7d0:	b2d2      	uxtb	r2, r2
 800b7d2:	701a      	strb	r2, [r3, #0]

			cy = (UINT)((nxt_alloc32 + sz_part32 - 1) / n_sc / n_hd);	/* End cylinder */
 800b7d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7d8:	4413      	add	r3, r2
 800b7da:	1e5a      	subs	r2, r3, #1
 800b7dc:	7ffb      	ldrb	r3, [r7, #31]
 800b7de:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ea:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)((nxt_alloc32 + sz_part32 - 1) / n_sc % n_hd);	/* End head */
 800b7ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f0:	4413      	add	r3, r2
 800b7f2:	1e5a      	subs	r2, r3, #1
 800b7f4:	7ffb      	ldrb	r3, [r7, #31]
 800b7f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b7fe:	fbb3 f1f2 	udiv	r1, r3, r2
 800b802:	fb01 f202 	mul.w	r2, r1, r2
 800b806:	1a9b      	subs	r3, r3, r2
 800b808:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)((nxt_alloc32 + sz_part32 - 1) % n_sc + 1);		/* End sector */
 800b80a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b80c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b80e:	4413      	add	r3, r2
 800b810:	3b01      	subs	r3, #1
 800b812:	7ffa      	ldrb	r2, [r7, #31]
 800b814:	fbb3 f1f2 	udiv	r1, r3, r2
 800b818:	fb01 f202 	mul.w	r2, r1, r2
 800b81c:	1a9b      	subs	r3, r3, r2
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	3301      	adds	r3, #1
 800b822:	75bb      	strb	r3, [r7, #22]
			pte[PTE_EdHead] = hd;
 800b824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b826:	3305      	adds	r3, #5
 800b828:	7dfa      	ldrb	r2, [r7, #23]
 800b82a:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	089b      	lsrs	r3, r3, #2
 800b830:	b2db      	uxtb	r3, r3
 800b832:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b836:	b2d9      	uxtb	r1, r3
 800b838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b83a:	3306      	adds	r3, #6
 800b83c:	7dba      	ldrb	r2, [r7, #22]
 800b83e:	430a      	orrs	r2, r1
 800b840:	b2d2      	uxtb	r2, r2
 800b842:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)cy;
 800b844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b846:	3307      	adds	r3, #7
 800b848:	69ba      	ldr	r2, [r7, #24]
 800b84a:	b2d2      	uxtb	r2, r2
 800b84c:	701a      	strb	r2, [r3, #0]

			pte += SZ_PTE;		/* Next entry */
 800b84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b850:	3310      	adds	r3, #16
 800b852:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800b854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b856:	3301      	adds	r3, #1
 800b858:	637b      	str	r3, [r7, #52]	@ 0x34
 800b85a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b85e:	4413      	add	r3, r2
 800b860:	633b      	str	r3, [r7, #48]	@ 0x30
 800b862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b864:	2b03      	cmp	r3, #3
 800b866:	d809      	bhi.n	800b87c <create_partition+0x214>
 800b868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d006      	beq.n	800b87c <create_partition+0x214>
 800b86e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b870:	6a3b      	ldr	r3, [r7, #32]
 800b872:	429a      	cmp	r2, r3
 800b874:	f4ff af3f 	bcc.w	800b6f6 <create_partition+0x8e>
 800b878:	e000      	b.n	800b87c <create_partition+0x214>
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800b87a:	bf00      	nop
		}

		st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b882:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b886:	4618      	mov	r0, r3
 800b888:	f7fd fc2a 	bl	80090e0 <st_word>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800b88c:	7bf8      	ldrb	r0, [r7, #15]
 800b88e:	2301      	movs	r3, #1
 800b890:	2200      	movs	r2, #0
 800b892:	6879      	ldr	r1, [r7, #4]
 800b894:	f7fd fb32 	bl	8008efc <disk_write>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d001      	beq.n	800b8a2 <create_partition+0x23a>
 800b89e:	2301      	movs	r3, #1
 800b8a0:	e000      	b.n	800b8a4 <create_partition+0x23c>
	}

	return FR_OK;
 800b8a2:	2300      	movs	r3, #0
}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	3738      	adds	r7, #56	@ 0x38
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}
 800b8ac:	51eb851f 	.word	0x51eb851f

0800b8b0 <f_mkfs>:
	const TCHAR* path,		/* Logical drive number */
	const MKFS_PARM* opt,	/* Format options */
	void* work,				/* Pointer to working buffer (null: use len bytes of heap memory) */
	UINT len				/* Size of working buffer [byte] */
)
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b09e      	sub	sp, #120	@ 0x78
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	60f8      	str	r0, [r7, #12]
 800b8b8:	60b9      	str	r1, [r7, #8]
 800b8ba:	607a      	str	r2, [r7, #4]
 800b8bc:	603b      	str	r3, [r7, #0]
	DSTATUS ds;
	FRESULT res;


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800b8be:	f107 030c 	add.w	r3, r7, #12
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7fe fcda 	bl	800a27c <get_ldnumber>
 800b8c8:	6478      	str	r0, [r7, #68]	@ 0x44
	if (vol < 0) return FR_INVALID_DRIVE;
 800b8ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	da02      	bge.n	800b8d6 <f_mkfs+0x26>
 800b8d0:	230b      	movs	r3, #11
 800b8d2:	f000 bc39 	b.w	800c148 <f_mkfs+0x898>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the fs object if mounted */
 800b8d6:	4a90      	ldr	r2, [pc, #576]	@ (800bb18 <f_mkfs+0x268>)
 800b8d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d005      	beq.n	800b8ee <f_mkfs+0x3e>
 800b8e2:	4a8d      	ldr	r2, [pc, #564]	@ (800bb18 <f_mkfs+0x268>)
 800b8e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);		/* Hosting physical drive */
 800b8ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8f0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	ipart = LD2PT(vol);		/* Hosting partition (0:create as new, 1..:existing partition) */
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

	/* Initialize the hosting physical drive */
	ds = disk_initialize(pdrv);
 800b8fa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b8fe:	4618      	mov	r0, r3
 800b900:	f7fd faa2 	bl	8008e48 <disk_initialize>
 800b904:	4603      	mov	r3, r0
 800b906:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
	if (ds & STA_NOINIT) return FR_NOT_READY;
 800b90a:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800b90e:	f003 0301 	and.w	r3, r3, #1
 800b912:	2b00      	cmp	r3, #0
 800b914:	d002      	beq.n	800b91c <f_mkfs+0x6c>
 800b916:	2303      	movs	r3, #3
 800b918:	f000 bc16 	b.w	800c148 <f_mkfs+0x898>
	if (ds & STA_PROTECT) return FR_WRITE_PROTECTED;
 800b91c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800b920:	f003 0304 	and.w	r3, r3, #4
 800b924:	2b00      	cmp	r3, #0
 800b926:	d002      	beq.n	800b92e <f_mkfs+0x7e>
 800b928:	230a      	movs	r3, #10
 800b92a:	f000 bc0d 	b.w	800c148 <f_mkfs+0x898>

	/* Get physical drive parameters (sz_drv, sz_blk and ss) */
	if (!opt) opt = &defopt;	/* Use default parameter if it is not given */
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d101      	bne.n	800b938 <f_mkfs+0x88>
 800b934:	4b79      	ldr	r3, [pc, #484]	@ (800bb1c <f_mkfs+0x26c>)
 800b936:	60bb      	str	r3, [r7, #8]
	sz_blk = opt->align;
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	685b      	ldr	r3, [r3, #4]
 800b93c:	61fb      	str	r3, [r7, #28]
	if (sz_blk == 0) disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk);					/* Block size from the paramter or lower layer */
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d107      	bne.n	800b954 <f_mkfs+0xa4>
 800b944:	f107 021c 	add.w	r2, r7, #28
 800b948:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b94c:	2103      	movs	r1, #3
 800b94e:	4618      	mov	r0, r3
 800b950:	f7fd fb08 	bl	8008f64 <disk_ioctl>
 	if (sz_blk == 0 || sz_blk > 0x8000 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Use default if the block size is invalid */
 800b954:	69fb      	ldr	r3, [r7, #28]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d009      	beq.n	800b96e <f_mkfs+0xbe>
 800b95a:	69fb      	ldr	r3, [r7, #28]
 800b95c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b960:	d805      	bhi.n	800b96e <f_mkfs+0xbe>
 800b962:	69fb      	ldr	r3, [r7, #28]
 800b964:	1e5a      	subs	r2, r3, #1
 800b966:	69fb      	ldr	r3, [r7, #28]
 800b968:	4013      	ands	r3, r2
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d001      	beq.n	800b972 <f_mkfs+0xc2>
 800b96e:	2301      	movs	r3, #1
 800b970:	61fb      	str	r3, [r7, #28]
#if FF_MAX_SS != FF_MIN_SS
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
 800b972:	f107 0220 	add.w	r2, r7, #32
 800b976:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b97a:	2102      	movs	r1, #2
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7fd faf1 	bl	8008f64 <disk_ioctl>
 800b982:	4603      	mov	r3, r0
 800b984:	2b00      	cmp	r3, #0
 800b986:	d001      	beq.n	800b98c <f_mkfs+0xdc>
 800b988:	2301      	movs	r3, #1
 800b98a:	e3dd      	b.n	800c148 <f_mkfs+0x898>
	if (ss > FF_MAX_SS || ss < FF_MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
 800b98c:	8c3b      	ldrh	r3, [r7, #32]
 800b98e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b992:	d80a      	bhi.n	800b9aa <f_mkfs+0xfa>
 800b994:	8c3b      	ldrh	r3, [r7, #32]
 800b996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b99a:	d306      	bcc.n	800b9aa <f_mkfs+0xfa>
 800b99c:	8c3b      	ldrh	r3, [r7, #32]
 800b99e:	461a      	mov	r2, r3
 800b9a0:	8c3b      	ldrh	r3, [r7, #32]
 800b9a2:	3b01      	subs	r3, #1
 800b9a4:	4013      	ands	r3, r2
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d001      	beq.n	800b9ae <f_mkfs+0xfe>
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e3cc      	b.n	800c148 <f_mkfs+0x898>
#else
	ss = FF_MAX_SS;
#endif

	/* Options for FAT sub-type and FAT parameters */
	fsopt = opt->fmt & (FM_ANY | FM_SFD);
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	f003 030f 	and.w	r3, r3, #15
 800b9b6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
	n_fat = (opt->n_fat >= 1 && opt->n_fat <= 2) ? opt->n_fat : 1;
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	785b      	ldrb	r3, [r3, #1]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d006      	beq.n	800b9d0 <f_mkfs+0x120>
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	785b      	ldrb	r3, [r3, #1]
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	d802      	bhi.n	800b9d0 <f_mkfs+0x120>
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	785b      	ldrb	r3, [r3, #1]
 800b9ce:	e000      	b.n	800b9d2 <f_mkfs+0x122>
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	n_root = (opt->n_root >= 1 && opt->n_root <= 32768 && (opt->n_root % (ss / SZDIRE)) == 0) ? opt->n_root : 512;
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	689b      	ldr	r3, [r3, #8]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d013      	beq.n	800ba04 <f_mkfs+0x154>
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	689b      	ldr	r3, [r3, #8]
 800b9e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b9e4:	d80e      	bhi.n	800ba04 <f_mkfs+0x154>
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	8c3a      	ldrh	r2, [r7, #32]
 800b9ec:	0952      	lsrs	r2, r2, #5
 800b9ee:	b292      	uxth	r2, r2
 800b9f0:	fbb3 f1f2 	udiv	r1, r3, r2
 800b9f4:	fb01 f202 	mul.w	r2, r1, r2
 800b9f8:	1a9b      	subs	r3, r3, r2
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d102      	bne.n	800ba04 <f_mkfs+0x154>
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	689b      	ldr	r3, [r3, #8]
 800ba02:	e001      	b.n	800ba08 <f_mkfs+0x158>
 800ba04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ba08:	63bb      	str	r3, [r7, #56]	@ 0x38
	sz_au = (opt->au_size <= 0x1000000 && (opt->au_size & (opt->au_size - 1)) == 0) ? opt->au_size : 0;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba12:	d80a      	bhi.n	800ba2a <f_mkfs+0x17a>
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	68da      	ldr	r2, [r3, #12]
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	68db      	ldr	r3, [r3, #12]
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	4013      	ands	r3, r2
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d102      	bne.n	800ba2a <f_mkfs+0x17a>
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	68db      	ldr	r3, [r3, #12]
 800ba28:	e000      	b.n	800ba2c <f_mkfs+0x17c>
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sz_au /= ss;	/* Byte --> Sector */
 800ba2e:	8c3b      	ldrh	r3, [r7, #32]
 800ba30:	461a      	mov	r2, r3
 800ba32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba34:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba38:	64fb      	str	r3, [r7, #76]	@ 0x4c

	/* Get working buffer */
	sz_buf = len / ss;		/* Size of working buffer [sector] */
 800ba3a:	8c3b      	ldrh	r3, [r7, #32]
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba44:	637b      	str	r3, [r7, #52]	@ 0x34
	if (sz_buf == 0) return FR_NOT_ENOUGH_CORE;
 800ba46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d101      	bne.n	800ba50 <f_mkfs+0x1a0>
 800ba4c:	2311      	movs	r3, #17
 800ba4e:	e37b      	b.n	800c148 <f_mkfs+0x898>
	buf = (BYTE*)work;		/* Working buffer */
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	633b      	str	r3, [r7, #48]	@ 0x30
#if FF_USE_LFN == 3
	if (!buf) buf = ff_memalloc(sz_buf * ss);	/* Use heap memory for working buffer */
#endif
	if (!buf) return FR_NOT_ENOUGH_CORE;
 800ba54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d101      	bne.n	800ba5e <f_mkfs+0x1ae>
 800ba5a:	2311      	movs	r3, #17
 800ba5c:	e374      	b.n	800c148 <f_mkfs+0x898>

	/* Determine where the volume to be located (b_vol, sz_vol) */
	b_vol = sz_vol = 0;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	61bb      	str	r3, [r7, #24]
 800ba62:	69bb      	ldr	r3, [r7, #24]
 800ba64:	66fb      	str	r3, [r7, #108]	@ 0x6c
			if (ipart > 4 || pte[PTE_System] == 0) LEAVE_MKFS(FR_MKFS_ABORTED);	/* No partition? */
			b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
			sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
		}
	} else {	/* The volume is associated with a physical drive */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800ba66:	f107 0218 	add.w	r2, r7, #24
 800ba6a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba6e:	2101      	movs	r1, #1
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7fd fa77 	bl	8008f64 <disk_ioctl>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d001      	beq.n	800ba80 <f_mkfs+0x1d0>
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e363      	b.n	800c148 <f_mkfs+0x898>
		if (!(fsopt & FM_SFD)) {	/* To be partitioned? */
 800ba80:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800ba84:	f003 0308 	and.w	r3, r3, #8
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d108      	bne.n	800ba9e <f_mkfs+0x1ee>
				fsopt |= 0x80;		/* Partitioning is in GPT */
				b_vol = GPT_ALIGN / ss; sz_vol -= b_vol + GPT_ITEMS * SZ_GPTE / ss + 1;	/* Estimated partition offset and size */
			} else
#endif
			{	/* Partitioning is in MBR */
				if (sz_vol > N_SEC_TRACK) {
 800ba8c:	69bb      	ldr	r3, [r7, #24]
 800ba8e:	2b3f      	cmp	r3, #63	@ 0x3f
 800ba90:	d905      	bls.n	800ba9e <f_mkfs+0x1ee>
					b_vol = N_SEC_TRACK; sz_vol -= b_vol;	/* Estimated partition offset and size */
 800ba92:	233f      	movs	r3, #63	@ 0x3f
 800ba94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ba96:	69ba      	ldr	r2, [r7, #24]
 800ba98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba9a:	1ad3      	subs	r3, r2, r3
 800ba9c:	61bb      	str	r3, [r7, #24]
				}
			}
		}
	}
	if (sz_vol < 128) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Check if volume size is >=128s */
 800ba9e:	69bb      	ldr	r3, [r7, #24]
 800baa0:	2b7f      	cmp	r3, #127	@ 0x7f
 800baa2:	d801      	bhi.n	800baa8 <f_mkfs+0x1f8>
 800baa4:	230e      	movs	r3, #14
 800baa6:	e34f      	b.n	800c148 <f_mkfs+0x898>
			}
		}
#if FF_LBA64
		if (sz_vol >= 0x100000000) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too large volume for FAT/FAT32 */
#endif
		if (sz_au > 128) sz_au = 128;	/* Invalid AU for FAT/FAT32? */
 800baa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800baaa:	2b80      	cmp	r3, #128	@ 0x80
 800baac:	d901      	bls.n	800bab2 <f_mkfs+0x202>
 800baae:	2380      	movs	r3, #128	@ 0x80
 800bab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fsopt & FM_FAT32) {	/* FAT32 possible? */
 800bab2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bab6:	f003 0302 	and.w	r3, r3, #2
 800baba:	2b00      	cmp	r3, #0
 800babc:	d009      	beq.n	800bad2 <f_mkfs+0x222>
			if (!(fsopt & FM_FAT)) {	/* no-FAT? */
 800babe:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bac2:	f003 0301 	and.w	r3, r3, #1
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d103      	bne.n	800bad2 <f_mkfs+0x222>
				fsty = FS_FAT32; break;
 800baca:	2303      	movs	r3, #3
 800bacc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800bad0:	e00a      	b.n	800bae8 <f_mkfs+0x238>
			}
		}
		if (!(fsopt & FM_FAT)) LEAVE_MKFS(FR_INVALID_PARAMETER);	/* no-FAT? */
 800bad2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bad6:	f003 0301 	and.w	r3, r3, #1
 800bada:	2b00      	cmp	r3, #0
 800badc:	d101      	bne.n	800bae2 <f_mkfs+0x232>
 800bade:	2313      	movs	r3, #19
 800bae0:	e332      	b.n	800c148 <f_mkfs+0x898>
		fsty = FS_FAT16;
 800bae2:	2302      	movs	r3, #2
 800bae4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	} while (0);

	vsn = (DWORD)sz_vol + GET_FATTIME();	/* VSN generated from current time and partitiion size */
 800bae8:	69bb      	ldr	r3, [r7, #24]
 800baea:	f103 43a8 	add.w	r3, r3, #1409286144	@ 0x54000000
 800baee:	f503 1304 	add.w	r3, r3, #2162688	@ 0x210000
 800baf2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	} else
#endif	/* FF_FS_EXFAT */
	{	/* Create an FAT/FAT32 volume */
		do {
			pau = sz_au;
 800baf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800baf6:	663b      	str	r3, [r7, #96]	@ 0x60
			/* Pre-determine number of clusters and FAT sub-type */
			if (fsty == FS_FAT32) {	/* FAT32 volume */
 800baf8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bafc:	2b03      	cmp	r3, #3
 800bafe:	d141      	bne.n	800bb84 <f_mkfs+0x2d4>
				if (pau == 0) {	/* AU auto-selection */
 800bb00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d120      	bne.n	800bb48 <f_mkfs+0x298>
					n = (DWORD)sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	0c5b      	lsrs	r3, r3, #17
 800bb0a:	667b      	str	r3, [r7, #100]	@ 0x64
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb10:	2301      	movs	r3, #1
 800bb12:	663b      	str	r3, [r7, #96]	@ 0x60
 800bb14:	e00a      	b.n	800bb2c <f_mkfs+0x27c>
 800bb16:	bf00      	nop
 800bb18:	20005c70 	.word	0x20005c70
 800bb1c:	0801959c 	.word	0x0801959c
 800bb20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb22:	3301      	adds	r3, #1
 800bb24:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb28:	005b      	lsls	r3, r3, #1
 800bb2a:	663b      	str	r3, [r7, #96]	@ 0x60
 800bb2c:	4a95      	ldr	r2, [pc, #596]	@ (800bd84 <f_mkfs+0x4d4>)
 800bb2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d007      	beq.n	800bb48 <f_mkfs+0x298>
 800bb38:	4a92      	ldr	r2, [pc, #584]	@ (800bd84 <f_mkfs+0x4d4>)
 800bb3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb40:	461a      	mov	r2, r3
 800bb42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d2eb      	bcs.n	800bb20 <f_mkfs+0x270>
				}
				n_clst = (DWORD)sz_vol / pau;	/* Number of clusters */
 800bb48:	69ba      	ldr	r2, [r7, #24]
 800bb4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb50:	62bb      	str	r3, [r7, #40]	@ 0x28
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800bb52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb54:	3302      	adds	r3, #2
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	8c3a      	ldrh	r2, [r7, #32]
 800bb5a:	4413      	add	r3, r2
 800bb5c:	3b01      	subs	r3, #1
 800bb5e:	8c3a      	ldrh	r2, [r7, #32]
 800bb60:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb64:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_rsv = 32;	/* Number of reserved sectors */
 800bb66:	2320      	movs	r3, #32
 800bb68:	677b      	str	r3, [r7, #116]	@ 0x74
				sz_dir = 0;		/* No static directory */
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	653b      	str	r3, [r7, #80]	@ 0x50
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) LEAVE_MKFS(FR_MKFS_ABORTED);
 800bb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb70:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bb74:	4293      	cmp	r3, r2
 800bb76:	d903      	bls.n	800bb80 <f_mkfs+0x2d0>
 800bb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb7a:	4a83      	ldr	r2, [pc, #524]	@ (800bd88 <f_mkfs+0x4d8>)
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d94b      	bls.n	800bc18 <f_mkfs+0x368>
 800bb80:	230e      	movs	r3, #14
 800bb82:	e2e1      	b.n	800c148 <f_mkfs+0x898>
			} else {				/* FAT volume */
				if (pau == 0) {	/* au auto-selection */
 800bb84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d11b      	bne.n	800bbc2 <f_mkfs+0x312>
					n = (DWORD)sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800bb8a:	69bb      	ldr	r3, [r7, #24]
 800bb8c:	0b1b      	lsrs	r3, r3, #12
 800bb8e:	667b      	str	r3, [r7, #100]	@ 0x64
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800bb90:	2300      	movs	r3, #0
 800bb92:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bb94:	2301      	movs	r3, #1
 800bb96:	663b      	str	r3, [r7, #96]	@ 0x60
 800bb98:	e005      	b.n	800bba6 <f_mkfs+0x2f6>
 800bb9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bba0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bba2:	005b      	lsls	r3, r3, #1
 800bba4:	663b      	str	r3, [r7, #96]	@ 0x60
 800bba6:	4a79      	ldr	r2, [pc, #484]	@ (800bd8c <f_mkfs+0x4dc>)
 800bba8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d007      	beq.n	800bbc2 <f_mkfs+0x312>
 800bbb2:	4a76      	ldr	r2, [pc, #472]	@ (800bd8c <f_mkfs+0x4dc>)
 800bbb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbba:	461a      	mov	r2, r3
 800bbbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d2eb      	bcs.n	800bb9a <f_mkfs+0x2ea>
				}
				n_clst = (DWORD)sz_vol / pau;
 800bbc2:	69ba      	ldr	r2, [r7, #24]
 800bbc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bbc6:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbca:	62bb      	str	r3, [r7, #40]	@ 0x28
				if (n_clst > MAX_FAT12) {
 800bbcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbce:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d904      	bls.n	800bbe0 <f_mkfs+0x330>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800bbd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd8:	3302      	adds	r3, #2
 800bbda:	005b      	lsls	r3, r3, #1
 800bbdc:	667b      	str	r3, [r7, #100]	@ 0x64
 800bbde:	e00a      	b.n	800bbf6 <f_mkfs+0x346>
				} else {
					fsty = FS_FAT12;
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800bbe6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bbe8:	4613      	mov	r3, r2
 800bbea:	005b      	lsls	r3, r3, #1
 800bbec:	4413      	add	r3, r2
 800bbee:	3301      	adds	r3, #1
 800bbf0:	085b      	lsrs	r3, r3, #1
 800bbf2:	3303      	adds	r3, #3
 800bbf4:	667b      	str	r3, [r7, #100]	@ 0x64
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800bbf6:	8c3b      	ldrh	r3, [r7, #32]
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbfc:	4413      	add	r3, r2
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	8c3a      	ldrh	r2, [r7, #32]
 800bc02:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc06:	657b      	str	r3, [r7, #84]	@ 0x54
				sz_rsv = 1;						/* Number of reserved sectors */
 800bc08:	2301      	movs	r3, #1
 800bc0a:	677b      	str	r3, [r7, #116]	@ 0x74
				sz_dir = (DWORD)n_root * SZDIRE / ss;	/* Root dir size [sector] */
 800bc0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc0e:	015b      	lsls	r3, r3, #5
 800bc10:	8c3a      	ldrh	r2, [r7, #32]
 800bc12:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc16:	653b      	str	r3, [r7, #80]	@ 0x50
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800bc18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bc1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc1c:	4413      	add	r3, r2
 800bc1e:	66bb      	str	r3, [r7, #104]	@ 0x68
			b_data = b_fat + sz_fat * n_fat + sz_dir;	/* Data base */
 800bc20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc22:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc24:	fb03 f202 	mul.w	r2, r3, r2
 800bc28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc2a:	4413      	add	r3, r2
 800bc2c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bc2e:	4413      	add	r3, r2
 800bc30:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Align data area to erase block boundary (for flash memory media) */
			n = (DWORD)(((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data);	/* Sectors to next nearest from current data base */
 800bc32:	69fa      	ldr	r2, [r7, #28]
 800bc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc36:	4413      	add	r3, r2
 800bc38:	1e5a      	subs	r2, r3, #1
 800bc3a:	69fb      	ldr	r3, [r7, #28]
 800bc3c:	425b      	negs	r3, r3
 800bc3e:	401a      	ands	r2, r3
 800bc40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc42:	1ad3      	subs	r3, r2, r3
 800bc44:	667b      	str	r3, [r7, #100]	@ 0x64
			if (fsty == FS_FAT32) {		/* FAT32: Move FAT */
 800bc46:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bc4a:	2b03      	cmp	r3, #3
 800bc4c:	d108      	bne.n	800bc60 <f_mkfs+0x3b0>
				sz_rsv += n; b_fat += n;
 800bc4e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bc50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc52:	4413      	add	r3, r2
 800bc54:	677b      	str	r3, [r7, #116]	@ 0x74
 800bc56:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bc58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc5a:	4413      	add	r3, r2
 800bc5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc5e:	e019      	b.n	800bc94 <f_mkfs+0x3e4>
			} else {					/* FAT: Expand FAT */
				if (n % n_fat) {	/* Adjust fractional error if needed */
 800bc60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc64:	fbb3 f2f2 	udiv	r2, r3, r2
 800bc68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bc6a:	fb01 f202 	mul.w	r2, r1, r2
 800bc6e:	1a9b      	subs	r3, r3, r2
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d008      	beq.n	800bc86 <f_mkfs+0x3d6>
					n--; sz_rsv++; b_fat++;
 800bc74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc76:	3b01      	subs	r3, #1
 800bc78:	667b      	str	r3, [r7, #100]	@ 0x64
 800bc7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	677b      	str	r3, [r7, #116]	@ 0x74
 800bc80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc82:	3301      	adds	r3, #1
 800bc84:	66bb      	str	r3, [r7, #104]	@ 0x68
				}
				sz_fat += n / n_fat;
 800bc86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bc88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc8e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bc90:	4413      	add	r3, r2
 800bc92:	657b      	str	r3, [r7, #84]	@ 0x54
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too small volume? */
 800bc94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc96:	011a      	lsls	r2, r3, #4
 800bc98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc9a:	441a      	add	r2, r3
 800bc9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc9e:	1ad2      	subs	r2, r2, r3
 800bca0:	69bb      	ldr	r3, [r7, #24]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d901      	bls.n	800bcaa <f_mkfs+0x3fa>
 800bca6:	230e      	movs	r3, #14
 800bca8:	e24e      	b.n	800c148 <f_mkfs+0x898>
			n_clst = ((DWORD)sz_vol - sz_rsv - sz_fat * n_fat - sz_dir) / pau;
 800bcaa:	69ba      	ldr	r2, [r7, #24]
 800bcac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bcae:	1ad2      	subs	r2, r2, r3
 800bcb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bcb4:	fb01 f303 	mul.w	r3, r1, r3
 800bcb8:	1ad2      	subs	r2, r2, r3
 800bcba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcbc:	1ad2      	subs	r2, r2, r3
 800bcbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcc4:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (fsty == FS_FAT32) {
 800bcc6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bcca:	2b03      	cmp	r3, #3
 800bccc:	d10f      	bne.n	800bcee <f_mkfs+0x43e>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32? */
 800bcce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d80a      	bhi.n	800bcee <f_mkfs+0x43e>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800bcd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d105      	bne.n	800bcea <f_mkfs+0x43a>
 800bcde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bce0:	085b      	lsrs	r3, r3, #1
 800bce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d145      	bne.n	800bd76 <f_mkfs+0x4c6>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800bcea:	230e      	movs	r3, #14
 800bcec:	e22c      	b.n	800c148 <f_mkfs+0x898>
				}
			}
			if (fsty == FS_FAT16) {
 800bcee:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bcf2:	2b02      	cmp	r3, #2
 800bcf4:	d134      	bne.n	800bd60 <f_mkfs+0x4b0>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800bcf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcf8:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d91f      	bls.n	800bd40 <f_mkfs+0x490>
					if (sz_au == 0 && (pau * 2) <= 64) {
 800bd00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d107      	bne.n	800bd16 <f_mkfs+0x466>
 800bd06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd08:	005b      	lsls	r3, r3, #1
 800bd0a:	2b40      	cmp	r3, #64	@ 0x40
 800bd0c:	d803      	bhi.n	800bd16 <f_mkfs+0x466>
						sz_au = pau * 2; continue;	/* Adjust cluster size and retry */
 800bd0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd10:	005b      	lsls	r3, r3, #1
 800bd12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd14:	e034      	b.n	800bd80 <f_mkfs+0x4d0>
					}
					if ((fsopt & FM_FAT32)) {
 800bd16:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800bd1a:	f003 0302 	and.w	r3, r3, #2
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d003      	beq.n	800bd2a <f_mkfs+0x47a>
						fsty = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800bd22:	2303      	movs	r3, #3
 800bd24:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800bd28:	e02a      	b.n	800bd80 <f_mkfs+0x4d0>
					}
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d105      	bne.n	800bd3c <f_mkfs+0x48c>
 800bd30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd32:	005b      	lsls	r3, r3, #1
 800bd34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd38:	2b80      	cmp	r3, #128	@ 0x80
 800bd3a:	d91e      	bls.n	800bd7a <f_mkfs+0x4ca>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800bd3c:	230e      	movs	r3, #14
 800bd3e:	e203      	b.n	800c148 <f_mkfs+0x898>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800bd40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd42:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d80a      	bhi.n	800bd60 <f_mkfs+0x4b0>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d105      	bne.n	800bd5c <f_mkfs+0x4ac>
 800bd50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd52:	005b      	lsls	r3, r3, #1
 800bd54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd58:	2b80      	cmp	r3, #128	@ 0x80
 800bd5a:	d910      	bls.n	800bd7e <f_mkfs+0x4ce>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800bd5c:	230e      	movs	r3, #14
 800bd5e:	e1f3      	b.n	800c148 <f_mkfs+0x898>
				}
			}
			if (fsty == FS_FAT12 && n_clst > MAX_FAT12) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too many clusters for FAT12 */
 800bd60:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bd64:	2b01      	cmp	r3, #1
 800bd66:	d113      	bne.n	800bd90 <f_mkfs+0x4e0>
 800bd68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd6a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800bd6e:	4293      	cmp	r3, r2
 800bd70:	d90e      	bls.n	800bd90 <f_mkfs+0x4e0>
 800bd72:	230e      	movs	r3, #14
 800bd74:	e1e8      	b.n	800c148 <f_mkfs+0x898>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800bd76:	bf00      	nop
 800bd78:	e6bc      	b.n	800baf4 <f_mkfs+0x244>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd7a:	bf00      	nop
 800bd7c:	e6ba      	b.n	800baf4 <f_mkfs+0x244>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd7e:	bf00      	nop
			pau = sz_au;
 800bd80:	e6b8      	b.n	800baf4 <f_mkfs+0x244>
 800bd82:	bf00      	nop
 800bd84:	080195ac 	.word	0x080195ac
 800bd88:	0ffffff5 	.word	0x0ffffff5
 800bd8c:	080195bc 	.word	0x080195bc

			/* Ok, it is the valid cluster configuration */
			break;
 800bd90:	bf00      	nop
#if FF_USE_TRIM
		lba[0] = b_vol; lba[1] = b_vol + sz_vol - 1;	/* Inform storage device that the volume area may be erased */
		disk_ioctl(pdrv, CTRL_TRIM, lba);
#endif
		/* Create FAT VBR */
		memset(buf, 0, ss);
 800bd92:	8c3b      	ldrh	r3, [r7, #32]
 800bd94:	461a      	mov	r2, r3
 800bd96:	2100      	movs	r1, #0
 800bd98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bd9a:	f00b fe81 	bl	8017aa0 <memset>
		memcpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);	/* Boot jump code (x86), OEM name */
 800bd9e:	220b      	movs	r2, #11
 800bda0:	49b1      	ldr	r1, [pc, #708]	@ (800c068 <f_mkfs+0x7b8>)
 800bda2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bda4:	f00b ff00 	bl	8017ba8 <memcpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800bda8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdaa:	330b      	adds	r3, #11
 800bdac:	8c3a      	ldrh	r2, [r7, #32]
 800bdae:	4611      	mov	r1, r2
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7fd f995 	bl	80090e0 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800bdb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb8:	330d      	adds	r3, #13
 800bdba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bdbc:	b2d2      	uxtb	r2, r2
 800bdbe:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800bdc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc2:	330e      	adds	r3, #14
 800bdc4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bdc6:	b292      	uxth	r2, r2
 800bdc8:	4611      	mov	r1, r2
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f7fd f988 	bl	80090e0 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fat;					/* Number of FATs */
 800bdd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd2:	3310      	adds	r3, #16
 800bdd4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bdd6:	b2d2      	uxtb	r2, r2
 800bdd8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fsty == FS_FAT32) ? 0 : n_root));	/* Number of root directory entries */
 800bdda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bddc:	f103 0211 	add.w	r2, r3, #17
 800bde0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bde4:	2b03      	cmp	r3, #3
 800bde6:	d002      	beq.n	800bdee <f_mkfs+0x53e>
 800bde8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdea:	b29b      	uxth	r3, r3
 800bdec:	e000      	b.n	800bdf0 <f_mkfs+0x540>
 800bdee:	2300      	movs	r3, #0
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	4610      	mov	r0, r2
 800bdf4:	f7fd f974 	bl	80090e0 <st_word>
		if (sz_vol < 0x10000) {
 800bdf8:	69bb      	ldr	r3, [r7, #24]
 800bdfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bdfe:	d208      	bcs.n	800be12 <f_mkfs+0x562>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800be00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be02:	3313      	adds	r3, #19
 800be04:	69ba      	ldr	r2, [r7, #24]
 800be06:	b292      	uxth	r2, r2
 800be08:	4611      	mov	r1, r2
 800be0a:	4618      	mov	r0, r3
 800be0c:	f7fd f968 	bl	80090e0 <st_word>
 800be10:	e006      	b.n	800be20 <f_mkfs+0x570>
		} else {
			st_dword(buf + BPB_TotSec32, (DWORD)sz_vol);	/* Volume size in 32-bit LBA */
 800be12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be14:	3320      	adds	r3, #32
 800be16:	69ba      	ldr	r2, [r7, #24]
 800be18:	4611      	mov	r1, r2
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7fd f97b 	bl	8009116 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800be20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be22:	3315      	adds	r3, #21
 800be24:	22f8      	movs	r2, #248	@ 0xf8
 800be26:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800be28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2a:	3318      	adds	r3, #24
 800be2c:	213f      	movs	r1, #63	@ 0x3f
 800be2e:	4618      	mov	r0, r3
 800be30:	f7fd f956 	bl	80090e0 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800be34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be36:	331a      	adds	r3, #26
 800be38:	21ff      	movs	r1, #255	@ 0xff
 800be3a:	4618      	mov	r0, r3
 800be3c:	f7fd f950 	bl	80090e0 <st_word>
		st_dword(buf + BPB_HiddSec, (DWORD)b_vol);		/* Volume offset in the physical drive [sector] */
 800be40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be42:	331c      	adds	r3, #28
 800be44:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800be46:	4618      	mov	r0, r3
 800be48:	f7fd f965 	bl	8009116 <st_dword>
		if (fsty == FS_FAT32) {
 800be4c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800be50:	2b03      	cmp	r3, #3
 800be52:	d12d      	bne.n	800beb0 <f_mkfs+0x600>
			st_dword(buf + BS_VolID32, vsn);			/* VSN */
 800be54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be56:	3343      	adds	r3, #67	@ 0x43
 800be58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fd f95b 	bl	8009116 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800be60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be62:	3324      	adds	r3, #36	@ 0x24
 800be64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800be66:	4618      	mov	r0, r3
 800be68:	f7fd f955 	bl	8009116 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800be6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be6e:	332c      	adds	r3, #44	@ 0x2c
 800be70:	2102      	movs	r1, #2
 800be72:	4618      	mov	r0, r3
 800be74:	f7fd f94f 	bl	8009116 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800be78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be7a:	3330      	adds	r3, #48	@ 0x30
 800be7c:	2101      	movs	r1, #1
 800be7e:	4618      	mov	r0, r3
 800be80:	f7fd f92e 	bl	80090e0 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800be84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be86:	3332      	adds	r3, #50	@ 0x32
 800be88:	2106      	movs	r1, #6
 800be8a:	4618      	mov	r0, r3
 800be8c:	f7fd f928 	bl	80090e0 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800be90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be92:	3340      	adds	r3, #64	@ 0x40
 800be94:	2280      	movs	r2, #128	@ 0x80
 800be96:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800be98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9a:	3342      	adds	r3, #66	@ 0x42
 800be9c:	2229      	movs	r2, #41	@ 0x29
 800be9e:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800bea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea2:	3347      	adds	r3, #71	@ 0x47
 800bea4:	2213      	movs	r2, #19
 800bea6:	4971      	ldr	r1, [pc, #452]	@ (800c06c <f_mkfs+0x7bc>)
 800bea8:	4618      	mov	r0, r3
 800beaa:	f00b fe7d 	bl	8017ba8 <memcpy>
 800beae:	e01c      	b.n	800beea <f_mkfs+0x63a>
		} else {
			st_dword(buf + BS_VolID, vsn);				/* VSN */
 800beb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb2:	3327      	adds	r3, #39	@ 0x27
 800beb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800beb6:	4618      	mov	r0, r3
 800beb8:	f7fd f92d 	bl	8009116 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800bebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bebe:	3316      	adds	r3, #22
 800bec0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bec2:	b292      	uxth	r2, r2
 800bec4:	4611      	mov	r1, r2
 800bec6:	4618      	mov	r0, r3
 800bec8:	f7fd f90a 	bl	80090e0 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800becc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bece:	3324      	adds	r3, #36	@ 0x24
 800bed0:	2280      	movs	r2, #128	@ 0x80
 800bed2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800bed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed6:	3326      	adds	r3, #38	@ 0x26
 800bed8:	2229      	movs	r2, #41	@ 0x29
 800beda:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800bedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bede:	332b      	adds	r3, #43	@ 0x2b
 800bee0:	2213      	movs	r2, #19
 800bee2:	4963      	ldr	r1, [pc, #396]	@ (800c070 <f_mkfs+0x7c0>)
 800bee4:	4618      	mov	r0, r3
 800bee6:	f00b fe5f 	bl	8017ba8 <memcpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800beea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beec:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bef0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7fd f8f3 	bl	80090e0 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it to the VBR sector */
 800befa:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800befe:	2301      	movs	r3, #1
 800bf00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bf02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bf04:	f7fc fffa 	bl	8008efc <disk_write>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d001      	beq.n	800bf12 <f_mkfs+0x662>
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e11a      	b.n	800c148 <f_mkfs+0x898>

		/* Create FSINFO record if needed */
		if (fsty == FS_FAT32) {
 800bf12:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bf16:	2b03      	cmp	r3, #3
 800bf18:	d140      	bne.n	800bf9c <f_mkfs+0x6ec>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800bf1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf1c:	1d9a      	adds	r2, r3, #6
 800bf1e:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800bf22:	2301      	movs	r3, #1
 800bf24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bf26:	f7fc ffe9 	bl	8008efc <disk_write>
			memset(buf, 0, ss);
 800bf2a:	8c3b      	ldrh	r3, [r7, #32]
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	2100      	movs	r1, #0
 800bf30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bf32:	f00b fdb5 	bl	8017aa0 <memset>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800bf36:	494f      	ldr	r1, [pc, #316]	@ (800c074 <f_mkfs+0x7c4>)
 800bf38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bf3a:	f7fd f8ec 	bl	8009116 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800bf3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf40:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800bf44:	494c      	ldr	r1, [pc, #304]	@ (800c078 <f_mkfs+0x7c8>)
 800bf46:	4618      	mov	r0, r3
 800bf48:	f7fd f8e5 	bl	8009116 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800bf4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf4e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800bf52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf54:	3b01      	subs	r3, #1
 800bf56:	4619      	mov	r1, r3
 800bf58:	4610      	mov	r0, r2
 800bf5a:	f7fd f8dc 	bl	8009116 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800bf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf60:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800bf64:	2102      	movs	r1, #2
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7fd f8d5 	bl	8009116 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800bf6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf6e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800bf72:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7fd f8b2 	bl	80090e0 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800bf7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf7e:	1dda      	adds	r2, r3, #7
 800bf80:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800bf84:	2301      	movs	r3, #1
 800bf86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bf88:	f7fc ffb8 	bl	8008efc <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800bf8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf8e:	1c5a      	adds	r2, r3, #1
 800bf90:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800bf94:	2301      	movs	r3, #1
 800bf96:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bf98:	f7fc ffb0 	bl	8008efc <disk_write>
		}

		/* Initialize FAT area */
		memset(buf, 0, sz_buf * ss);
 800bf9c:	8c3b      	ldrh	r3, [r7, #32]
 800bf9e:	461a      	mov	r2, r3
 800bfa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfa2:	fb02 f303 	mul.w	r3, r2, r3
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	2100      	movs	r1, #0
 800bfaa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfac:	f00b fd78 	bl	8017aa0 <memset>
		sect = b_fat;		/* FAT start sector */
 800bfb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bfb2:	673b      	str	r3, [r7, #112]	@ 0x70
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bfb8:	e04b      	b.n	800c052 <f_mkfs+0x7a2>
			if (fsty == FS_FAT32) {
 800bfba:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bfbe:	2b03      	cmp	r3, #3
 800bfc0:	d113      	bne.n	800bfea <f_mkfs+0x73a>
				st_dword(buf + 0, 0xFFFFFFF8);	/* FAT[0] */
 800bfc2:	f06f 0107 	mvn.w	r1, #7
 800bfc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfc8:	f7fd f8a5 	bl	8009116 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* FAT[1] */
 800bfcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfce:	3304      	adds	r3, #4
 800bfd0:	f04f 31ff 	mov.w	r1, #4294967295
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f7fd f89e 	bl	8009116 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* FAT[2] (root directory) */
 800bfda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfdc:	3308      	adds	r3, #8
 800bfde:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7fd f897 	bl	8009116 <st_dword>
 800bfe8:	e00b      	b.n	800c002 <f_mkfs+0x752>
			} else {
				st_dword(buf + 0, (fsty == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* FAT[0] and FAT[1] */
 800bfea:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d101      	bne.n	800bff6 <f_mkfs+0x746>
 800bff2:	4b22      	ldr	r3, [pc, #136]	@ (800c07c <f_mkfs+0x7cc>)
 800bff4:	e001      	b.n	800bffa <f_mkfs+0x74a>
 800bff6:	f06f 0307 	mvn.w	r3, #7
 800bffa:	4619      	mov	r1, r3
 800bffc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bffe:	f7fd f88a 	bl	8009116 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800c002:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c004:	65fb      	str	r3, [r7, #92]	@ 0x5c
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800c006:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c00a:	4293      	cmp	r3, r2
 800c00c:	bf28      	it	cs
 800c00e:	4613      	movcs	r3, r2
 800c010:	667b      	str	r3, [r7, #100]	@ 0x64
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800c012:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800c016:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c018:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c01a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c01c:	f7fc ff6e 	bl	8008efc <disk_write>
 800c020:	4603      	mov	r3, r0
 800c022:	2b00      	cmp	r3, #0
 800c024:	d001      	beq.n	800c02a <f_mkfs+0x77a>
 800c026:	2301      	movs	r3, #1
 800c028:	e08e      	b.n	800c148 <f_mkfs+0x898>
				memset(buf, 0, ss);	/* Rest of FAT all are cleared */
 800c02a:	8c3b      	ldrh	r3, [r7, #32]
 800c02c:	461a      	mov	r2, r3
 800c02e:	2100      	movs	r1, #0
 800c030:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c032:	f00b fd35 	bl	8017aa0 <memset>
				sect += n; nsect -= n;
 800c036:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c038:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c03a:	4413      	add	r3, r2
 800c03c:	673b      	str	r3, [r7, #112]	@ 0x70
 800c03e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c042:	1ad3      	subs	r3, r2, r3
 800c044:	65fb      	str	r3, [r7, #92]	@ 0x5c
			} while (nsect);
 800c046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d1dc      	bne.n	800c006 <f_mkfs+0x756>
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800c04c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c04e:	3301      	adds	r3, #1
 800c050:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c052:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c054:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c056:	429a      	cmp	r2, r3
 800c058:	d3af      	bcc.n	800bfba <f_mkfs+0x70a>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fsty == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800c05a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800c05e:	2b03      	cmp	r3, #3
 800c060:	d10e      	bne.n	800c080 <f_mkfs+0x7d0>
 800c062:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c064:	e00d      	b.n	800c082 <f_mkfs+0x7d2>
 800c066:	bf00      	nop
 800c068:	080191e4 	.word	0x080191e4
 800c06c:	080191f0 	.word	0x080191f0
 800c070:	08019204 	.word	0x08019204
 800c074:	41615252 	.word	0x41615252
 800c078:	61417272 	.word	0x61417272
 800c07c:	00fffff8 	.word	0x00fffff8
 800c080:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c082:	65fb      	str	r3, [r7, #92]	@ 0x5c
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800c084:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c088:	4293      	cmp	r3, r2
 800c08a:	bf28      	it	cs
 800c08c:	4613      	movcs	r3, r2
 800c08e:	667b      	str	r3, [r7, #100]	@ 0x64
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800c090:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800c094:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c096:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c098:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c09a:	f7fc ff2f 	bl	8008efc <disk_write>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d001      	beq.n	800c0a8 <f_mkfs+0x7f8>
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	e04f      	b.n	800c148 <f_mkfs+0x898>
			sect += n; nsect -= n;
 800c0a8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c0aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0ac:	4413      	add	r3, r2
 800c0ae:	673b      	str	r3, [r7, #112]	@ 0x70
 800c0b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c0b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0b4:	1ad3      	subs	r3, r2, r3
 800c0b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
		} while (nsect);
 800c0b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d1e2      	bne.n	800c084 <f_mkfs+0x7d4>
	/* A FAT volume has been created here */

	/* Determine system ID in the MBR partition table */
	if (FF_FS_EXFAT && fsty == FS_EXFAT) {
		sys = 0x07;		/* exFAT */
	} else if (fsty == FS_FAT32) {
 800c0be:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800c0c2:	2b03      	cmp	r3, #3
 800c0c4:	d103      	bne.n	800c0ce <f_mkfs+0x81e>
		sys = 0x0C;		/* FAT32X */
 800c0c6:	230c      	movs	r3, #12
 800c0c8:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800c0cc:	e012      	b.n	800c0f4 <f_mkfs+0x844>
	} else if (sz_vol >= 0x10000) {
 800c0ce:	69bb      	ldr	r3, [r7, #24]
 800c0d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0d4:	d303      	bcc.n	800c0de <f_mkfs+0x82e>
		sys = 0x06;		/* FAT12/16 (large) */
 800c0d6:	2306      	movs	r3, #6
 800c0d8:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800c0dc:	e00a      	b.n	800c0f4 <f_mkfs+0x844>
	} else if (fsty == FS_FAT16) {
 800c0de:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800c0e2:	2b02      	cmp	r3, #2
 800c0e4:	d103      	bne.n	800c0ee <f_mkfs+0x83e>
		sys = 0x04;		/* FAT16 */
 800c0e6:	2304      	movs	r3, #4
 800c0e8:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 800c0ec:	e002      	b.n	800c0f4 <f_mkfs+0x844>
	} else {
		sys = 0x01;		/* FAT12 */
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
			if (disk_read(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Read the MBR */
			buf[MBR_Table + (ipart - 1) * SZ_PTE + PTE_System] = sys;			/* Set system ID */
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it back to the MBR */
		}
	} else {								/* Volume as a new single partition */
		if (!(fsopt & FM_SFD)) {			/* Create partition table if not in SFD format */
 800c0f4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800c0f8:	f003 0308 	and.w	r3, r3, #8
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d116      	bne.n	800c12e <f_mkfs+0x87e>
			lba[0] = sz_vol; lba[1] = 0;
 800c100:	69bb      	ldr	r3, [r7, #24]
 800c102:	613b      	str	r3, [r7, #16]
 800c104:	2300      	movs	r3, #0
 800c106:	617b      	str	r3, [r7, #20]
			res = create_partition(pdrv, lba, sys, buf);
 800c108:	f897 205a 	ldrb.w	r2, [r7, #90]	@ 0x5a
 800c10c:	f107 0110 	add.w	r1, r7, #16
 800c110:	f897 0043 	ldrb.w	r0, [r7, #67]	@ 0x43
 800c114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c116:	f7ff faa7 	bl	800b668 <create_partition>
 800c11a:	4603      	mov	r3, r0
 800c11c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			if (res != FR_OK) LEAVE_MKFS(res);
 800c120:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c124:	2b00      	cmp	r3, #0
 800c126:	d002      	beq.n	800c12e <f_mkfs+0x87e>
 800c128:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c12c:	e00c      	b.n	800c148 <f_mkfs+0x898>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800c12e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c132:	2200      	movs	r2, #0
 800c134:	2100      	movs	r1, #0
 800c136:	4618      	mov	r0, r3
 800c138:	f7fc ff14 	bl	8008f64 <disk_ioctl>
 800c13c:	4603      	mov	r3, r0
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d001      	beq.n	800c146 <f_mkfs+0x896>
 800c142:	2301      	movs	r3, #1
 800c144:	e000      	b.n	800c148 <f_mkfs+0x898>

	LEAVE_MKFS(FR_OK);
 800c146:	2300      	movs	r3, #0
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3778      	adds	r7, #120	@ 0x78
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800c150:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800c188 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800c154:	f7fc fe3e 	bl	8008dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c158:	480c      	ldr	r0, [pc, #48]	@ (800c18c <LoopForever+0x6>)
  ldr r1, =_edata
 800c15a:	490d      	ldr	r1, [pc, #52]	@ (800c190 <LoopForever+0xa>)
  ldr r2, =_sidata
 800c15c:	4a0d      	ldr	r2, [pc, #52]	@ (800c194 <LoopForever+0xe>)
  movs r3, #0
 800c15e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c160:	e002      	b.n	800c168 <LoopCopyDataInit>

0800c162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c166:	3304      	adds	r3, #4

0800c168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c16a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c16c:	d3f9      	bcc.n	800c162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c16e:	4a0a      	ldr	r2, [pc, #40]	@ (800c198 <LoopForever+0x12>)
  ldr r4, =_ebss
 800c170:	4c0a      	ldr	r4, [pc, #40]	@ (800c19c <LoopForever+0x16>)
  movs r3, #0
 800c172:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c174:	e001      	b.n	800c17a <LoopFillZerobss>

0800c176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c178:	3204      	adds	r2, #4

0800c17a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c17a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c17c:	d3fb      	bcc.n	800c176 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800c17e:	f00b fce5 	bl	8017b4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800c182:	f7f8 fdb1 	bl	8004ce8 <main>

0800c186 <LoopForever>:

LoopForever:
    b LoopForever
 800c186:	e7fe      	b.n	800c186 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800c188:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800c18c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c190:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800c194:	0801972c 	.word	0x0801972c
  ldr r2, =_sbss
 800c198:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800c19c:	20005dc8 	.word	0x20005dc8

0800c1a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800c1a0:	e7fe      	b.n	800c1a0 <ADC1_2_IRQHandler>

0800c1a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b082      	sub	sp, #8
 800c1a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800c1ac:	2003      	movs	r0, #3
 800c1ae:	f001 fd11 	bl	800dbd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800c1b2:	200f      	movs	r0, #15
 800c1b4:	f000 f80e 	bl	800c1d4 <HAL_InitTick>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d002      	beq.n	800c1c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	71fb      	strb	r3, [r7, #7]
 800c1c2:	e001      	b.n	800c1c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800c1c4:	f7fc f8f8 	bl	80083b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800c1c8:	79fb      	ldrb	r3, [r7, #7]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3708      	adds	r7, #8
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}
	...

0800c1d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b084      	sub	sp, #16
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800c1e0:	4b17      	ldr	r3, [pc, #92]	@ (800c240 <HAL_InitTick+0x6c>)
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d023      	beq.n	800c230 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800c1e8:	4b16      	ldr	r3, [pc, #88]	@ (800c244 <HAL_InitTick+0x70>)
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	4b14      	ldr	r3, [pc, #80]	@ (800c240 <HAL_InitTick+0x6c>)
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c1f6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c1fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1fe:	4618      	mov	r0, r3
 800c200:	f001 fd21 	bl	800dc46 <HAL_SYSTICK_Config>
 800c204:	4603      	mov	r3, r0
 800c206:	2b00      	cmp	r3, #0
 800c208:	d10f      	bne.n	800c22a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2b0f      	cmp	r3, #15
 800c20e:	d809      	bhi.n	800c224 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800c210:	2200      	movs	r2, #0
 800c212:	6879      	ldr	r1, [r7, #4]
 800c214:	f04f 30ff 	mov.w	r0, #4294967295
 800c218:	f001 fce7 	bl	800dbea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800c21c:	4a0a      	ldr	r2, [pc, #40]	@ (800c248 <HAL_InitTick+0x74>)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	6013      	str	r3, [r2, #0]
 800c222:	e007      	b.n	800c234 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800c224:	2301      	movs	r3, #1
 800c226:	73fb      	strb	r3, [r7, #15]
 800c228:	e004      	b.n	800c234 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800c22a:	2301      	movs	r3, #1
 800c22c:	73fb      	strb	r3, [r7, #15]
 800c22e:	e001      	b.n	800c234 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800c230:	2301      	movs	r3, #1
 800c232:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800c234:	7bfb      	ldrb	r3, [r7, #15]
}
 800c236:	4618      	mov	r0, r3
 800c238:	3710      	adds	r7, #16
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	20000010 	.word	0x20000010
 800c244:	20000000 	.word	0x20000000
 800c248:	2000000c 	.word	0x2000000c

0800c24c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800c24c:	b480      	push	{r7}
 800c24e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800c250:	4b06      	ldr	r3, [pc, #24]	@ (800c26c <HAL_IncTick+0x20>)
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	461a      	mov	r2, r3
 800c256:	4b06      	ldr	r3, [pc, #24]	@ (800c270 <HAL_IncTick+0x24>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4413      	add	r3, r2
 800c25c:	4a04      	ldr	r2, [pc, #16]	@ (800c270 <HAL_IncTick+0x24>)
 800c25e:	6013      	str	r3, [r2, #0]
}
 800c260:	bf00      	nop
 800c262:	46bd      	mov	sp, r7
 800c264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c268:	4770      	bx	lr
 800c26a:	bf00      	nop
 800c26c:	20000010 	.word	0x20000010
 800c270:	20005c7c 	.word	0x20005c7c

0800c274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800c274:	b480      	push	{r7}
 800c276:	af00      	add	r7, sp, #0
  return uwTick;
 800c278:	4b03      	ldr	r3, [pc, #12]	@ (800c288 <HAL_GetTick+0x14>)
 800c27a:	681b      	ldr	r3, [r3, #0]
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	46bd      	mov	sp, r7
 800c280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c284:	4770      	bx	lr
 800c286:	bf00      	nop
 800c288:	20005c7c 	.word	0x20005c7c

0800c28c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b084      	sub	sp, #16
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800c294:	f7ff ffee 	bl	800c274 <HAL_GetTick>
 800c298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2a4:	d005      	beq.n	800c2b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800c2a6:	4b0a      	ldr	r3, [pc, #40]	@ (800c2d0 <HAL_Delay+0x44>)
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	461a      	mov	r2, r3
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	4413      	add	r3, r2
 800c2b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800c2b2:	bf00      	nop
 800c2b4:	f7ff ffde 	bl	800c274 <HAL_GetTick>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	1ad3      	subs	r3, r2, r3
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	d8f7      	bhi.n	800c2b4 <HAL_Delay+0x28>
  {
  }
}
 800c2c4:	bf00      	nop
 800c2c6:	bf00      	nop
 800c2c8:	3710      	adds	r7, #16
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	20000010 	.word	0x20000010

0800c2d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b083      	sub	sp, #12
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	689b      	ldr	r3, [r3, #8]
 800c2e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	431a      	orrs	r2, r3
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	609a      	str	r2, [r3, #8]
}
 800c2ee:	bf00      	nop
 800c2f0:	370c      	adds	r7, #12
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f8:	4770      	bx	lr

0800c2fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800c2fa:	b480      	push	{r7}
 800c2fc:	b083      	sub	sp, #12
 800c2fe:	af00      	add	r7, sp, #0
 800c300:	6078      	str	r0, [r7, #4]
 800c302:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	689b      	ldr	r3, [r3, #8]
 800c308:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	431a      	orrs	r2, r3
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	609a      	str	r2, [r3, #8]
}
 800c314:	bf00      	nop
 800c316:	370c      	adds	r7, #12
 800c318:	46bd      	mov	sp, r7
 800c31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31e:	4770      	bx	lr

0800c320 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800c320:	b480      	push	{r7}
 800c322:	b083      	sub	sp, #12
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800c330:	4618      	mov	r0, r3
 800c332:	370c      	adds	r7, #12
 800c334:	46bd      	mov	sp, r7
 800c336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33a:	4770      	bx	lr

0800c33c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b087      	sub	sp, #28
 800c340:	af00      	add	r7, sp, #0
 800c342:	60f8      	str	r0, [r7, #12]
 800c344:	60b9      	str	r1, [r7, #8]
 800c346:	607a      	str	r2, [r7, #4]
 800c348:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	3360      	adds	r3, #96	@ 0x60
 800c34e:	461a      	mov	r2, r3
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	4413      	add	r3, r2
 800c356:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	681a      	ldr	r2, [r3, #0]
 800c35c:	4b08      	ldr	r3, [pc, #32]	@ (800c380 <LL_ADC_SetOffset+0x44>)
 800c35e:	4013      	ands	r3, r2
 800c360:	687a      	ldr	r2, [r7, #4]
 800c362:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800c366:	683a      	ldr	r2, [r7, #0]
 800c368:	430a      	orrs	r2, r1
 800c36a:	4313      	orrs	r3, r2
 800c36c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800c370:	697b      	ldr	r3, [r7, #20]
 800c372:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800c374:	bf00      	nop
 800c376:	371c      	adds	r7, #28
 800c378:	46bd      	mov	sp, r7
 800c37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37e:	4770      	bx	lr
 800c380:	03fff000 	.word	0x03fff000

0800c384 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800c384:	b480      	push	{r7}
 800c386:	b085      	sub	sp, #20
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	3360      	adds	r3, #96	@ 0x60
 800c392:	461a      	mov	r2, r3
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	009b      	lsls	r3, r3, #2
 800c398:	4413      	add	r3, r2
 800c39a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	3714      	adds	r7, #20
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ae:	4770      	bx	lr

0800c3b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b087      	sub	sp, #28
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	60f8      	str	r0, [r7, #12]
 800c3b8:	60b9      	str	r1, [r7, #8]
 800c3ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	3360      	adds	r3, #96	@ 0x60
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	4413      	add	r3, r2
 800c3c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	431a      	orrs	r2, r3
 800c3d6:	697b      	ldr	r3, [r7, #20]
 800c3d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800c3da:	bf00      	nop
 800c3dc:	371c      	adds	r7, #28
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e4:	4770      	bx	lr

0800c3e6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800c3e6:	b480      	push	{r7}
 800c3e8:	b083      	sub	sp, #12
 800c3ea:	af00      	add	r7, sp, #0
 800c3ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	68db      	ldr	r3, [r3, #12]
 800c3f2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d101      	bne.n	800c3fe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	e000      	b.n	800c400 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800c3fe:	2300      	movs	r3, #0
}
 800c400:	4618      	mov	r0, r3
 800c402:	370c      	adds	r7, #12
 800c404:	46bd      	mov	sp, r7
 800c406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40a:	4770      	bx	lr

0800c40c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800c40c:	b480      	push	{r7}
 800c40e:	b087      	sub	sp, #28
 800c410:	af00      	add	r7, sp, #0
 800c412:	60f8      	str	r0, [r7, #12]
 800c414:	60b9      	str	r1, [r7, #8]
 800c416:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	3330      	adds	r3, #48	@ 0x30
 800c41c:	461a      	mov	r2, r3
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	0a1b      	lsrs	r3, r3, #8
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	f003 030c 	and.w	r3, r3, #12
 800c428:	4413      	add	r3, r2
 800c42a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800c42c:	697b      	ldr	r3, [r7, #20]
 800c42e:	681a      	ldr	r2, [r3, #0]
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	f003 031f 	and.w	r3, r3, #31
 800c436:	211f      	movs	r1, #31
 800c438:	fa01 f303 	lsl.w	r3, r1, r3
 800c43c:	43db      	mvns	r3, r3
 800c43e:	401a      	ands	r2, r3
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	0e9b      	lsrs	r3, r3, #26
 800c444:	f003 011f 	and.w	r1, r3, #31
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	f003 031f 	and.w	r3, r3, #31
 800c44e:	fa01 f303 	lsl.w	r3, r1, r3
 800c452:	431a      	orrs	r2, r3
 800c454:	697b      	ldr	r3, [r7, #20]
 800c456:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800c458:	bf00      	nop
 800c45a:	371c      	adds	r7, #28
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr

0800c464 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800c464:	b480      	push	{r7}
 800c466:	b087      	sub	sp, #28
 800c468:	af00      	add	r7, sp, #0
 800c46a:	60f8      	str	r0, [r7, #12]
 800c46c:	60b9      	str	r1, [r7, #8]
 800c46e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	3314      	adds	r3, #20
 800c474:	461a      	mov	r2, r3
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	0e5b      	lsrs	r3, r3, #25
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	f003 0304 	and.w	r3, r3, #4
 800c480:	4413      	add	r3, r2
 800c482:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	0d1b      	lsrs	r3, r3, #20
 800c48c:	f003 031f 	and.w	r3, r3, #31
 800c490:	2107      	movs	r1, #7
 800c492:	fa01 f303 	lsl.w	r3, r1, r3
 800c496:	43db      	mvns	r3, r3
 800c498:	401a      	ands	r2, r3
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	0d1b      	lsrs	r3, r3, #20
 800c49e:	f003 031f 	and.w	r3, r3, #31
 800c4a2:	6879      	ldr	r1, [r7, #4]
 800c4a4:	fa01 f303 	lsl.w	r3, r1, r3
 800c4a8:	431a      	orrs	r2, r3
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800c4ae:	bf00      	nop
 800c4b0:	371c      	adds	r7, #28
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b8:	4770      	bx	lr
	...

0800c4bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b085      	sub	sp, #20
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	60b9      	str	r1, [r7, #8]
 800c4c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c4d4:	43db      	mvns	r3, r3
 800c4d6:	401a      	ands	r2, r3
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f003 0318 	and.w	r3, r3, #24
 800c4de:	4908      	ldr	r1, [pc, #32]	@ (800c500 <LL_ADC_SetChannelSingleDiff+0x44>)
 800c4e0:	40d9      	lsrs	r1, r3
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	400b      	ands	r3, r1
 800c4e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c4ea:	431a      	orrs	r2, r3
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800c4f2:	bf00      	nop
 800c4f4:	3714      	adds	r7, #20
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fc:	4770      	bx	lr
 800c4fe:	bf00      	nop
 800c500:	0007ffff 	.word	0x0007ffff

0800c504 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800c504:	b480      	push	{r7}
 800c506:	b083      	sub	sp, #12
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	689b      	ldr	r3, [r3, #8]
 800c510:	f003 031f 	and.w	r3, r3, #31
}
 800c514:	4618      	mov	r0, r3
 800c516:	370c      	adds	r7, #12
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr

0800c520 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800c520:	b480      	push	{r7}
 800c522:	b083      	sub	sp, #12
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	689b      	ldr	r3, [r3, #8]
 800c52c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800c530:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c534:	687a      	ldr	r2, [r7, #4]
 800c536:	6093      	str	r3, [r2, #8]
}
 800c538:	bf00      	nop
 800c53a:	370c      	adds	r7, #12
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800c544:	b480      	push	{r7}
 800c546:	b083      	sub	sp, #12
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c558:	d101      	bne.n	800c55e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800c55a:	2301      	movs	r3, #1
 800c55c:	e000      	b.n	800c560 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800c55e:	2300      	movs	r3, #0
}
 800c560:	4618      	mov	r0, r3
 800c562:	370c      	adds	r7, #12
 800c564:	46bd      	mov	sp, r7
 800c566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56a:	4770      	bx	lr

0800c56c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800c56c:	b480      	push	{r7}
 800c56e:	b083      	sub	sp, #12
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	689b      	ldr	r3, [r3, #8]
 800c578:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800c57c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c580:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800c588:	bf00      	nop
 800c58a:	370c      	adds	r7, #12
 800c58c:	46bd      	mov	sp, r7
 800c58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c592:	4770      	bx	lr

0800c594 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800c594:	b480      	push	{r7}
 800c596:	b083      	sub	sp, #12
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	689b      	ldr	r3, [r3, #8]
 800c5a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c5a8:	d101      	bne.n	800c5ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	e000      	b.n	800c5b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800c5ae:	2300      	movs	r3, #0
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	370c      	adds	r7, #12
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr

0800c5bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	689b      	ldr	r3, [r3, #8]
 800c5c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c5d0:	f043 0201 	orr.w	r2, r3, #1
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800c5d8:	bf00      	nop
 800c5da:	370c      	adds	r7, #12
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b083      	sub	sp, #12
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	689b      	ldr	r3, [r3, #8]
 800c5f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c5f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c5f8:	f043 0202 	orr.w	r2, r3, #2
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800c600:	bf00      	nop
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr

0800c60c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800c60c:	b480      	push	{r7}
 800c60e:	b083      	sub	sp, #12
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	689b      	ldr	r3, [r3, #8]
 800c618:	f003 0301 	and.w	r3, r3, #1
 800c61c:	2b01      	cmp	r3, #1
 800c61e:	d101      	bne.n	800c624 <LL_ADC_IsEnabled+0x18>
 800c620:	2301      	movs	r3, #1
 800c622:	e000      	b.n	800c626 <LL_ADC_IsEnabled+0x1a>
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	370c      	adds	r7, #12
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr

0800c632 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800c632:	b480      	push	{r7}
 800c634:	b083      	sub	sp, #12
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	f003 0302 	and.w	r3, r3, #2
 800c642:	2b02      	cmp	r3, #2
 800c644:	d101      	bne.n	800c64a <LL_ADC_IsDisableOngoing+0x18>
 800c646:	2301      	movs	r3, #1
 800c648:	e000      	b.n	800c64c <LL_ADC_IsDisableOngoing+0x1a>
 800c64a:	2300      	movs	r3, #0
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	370c      	adds	r7, #12
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr

0800c658 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	689b      	ldr	r3, [r3, #8]
 800c664:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c668:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c66c:	f043 0204 	orr.w	r2, r3, #4
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800c674:	bf00      	nop
 800c676:	370c      	adds	r7, #12
 800c678:	46bd      	mov	sp, r7
 800c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67e:	4770      	bx	lr

0800c680 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800c680:	b480      	push	{r7}
 800c682:	b083      	sub	sp, #12
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c690:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c694:	f043 0210 	orr.w	r2, r3, #16
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800c69c:	bf00      	nop
 800c69e:	370c      	adds	r7, #12
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b083      	sub	sp, #12
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	689b      	ldr	r3, [r3, #8]
 800c6b4:	f003 0304 	and.w	r3, r3, #4
 800c6b8:	2b04      	cmp	r3, #4
 800c6ba:	d101      	bne.n	800c6c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e000      	b.n	800c6c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800c6c0:	2300      	movs	r3, #0
}
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	370c      	adds	r7, #12
 800c6c6:	46bd      	mov	sp, r7
 800c6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6cc:	4770      	bx	lr

0800c6ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800c6ce:	b480      	push	{r7}
 800c6d0:	b083      	sub	sp, #12
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	689b      	ldr	r3, [r3, #8]
 800c6da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c6de:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c6e2:	f043 0220 	orr.w	r2, r3, #32
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800c6ea:	bf00      	nop
 800c6ec:	370c      	adds	r7, #12
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f4:	4770      	bx	lr

0800c6f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800c6f6:	b480      	push	{r7}
 800c6f8:	b083      	sub	sp, #12
 800c6fa:	af00      	add	r7, sp, #0
 800c6fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	689b      	ldr	r3, [r3, #8]
 800c702:	f003 0308 	and.w	r3, r3, #8
 800c706:	2b08      	cmp	r3, #8
 800c708:	d101      	bne.n	800c70e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800c70a:	2301      	movs	r3, #1
 800c70c:	e000      	b.n	800c710 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800c70e:	2300      	movs	r3, #0
}
 800c710:	4618      	mov	r0, r3
 800c712:	370c      	adds	r7, #12
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr

0800c71c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800c71c:	b590      	push	{r4, r7, lr}
 800c71e:	b089      	sub	sp, #36	@ 0x24
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c724:	2300      	movs	r3, #0
 800c726:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800c728:	2300      	movs	r3, #0
 800c72a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d101      	bne.n	800c736 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800c732:	2301      	movs	r3, #1
 800c734:	e130      	b.n	800c998 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	691b      	ldr	r3, [r3, #16]
 800c73a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c740:	2b00      	cmp	r3, #0
 800c742:	d109      	bne.n	800c758 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f7fb fe5b 	bl	8008400 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2200      	movs	r2, #0
 800c74e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2200      	movs	r2, #0
 800c754:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4618      	mov	r0, r3
 800c75e:	f7ff fef1 	bl	800c544 <LL_ADC_IsDeepPowerDownEnabled>
 800c762:	4603      	mov	r3, r0
 800c764:	2b00      	cmp	r3, #0
 800c766:	d004      	beq.n	800c772 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7ff fed7 	bl	800c520 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	4618      	mov	r0, r3
 800c778:	f7ff ff0c 	bl	800c594 <LL_ADC_IsInternalRegulatorEnabled>
 800c77c:	4603      	mov	r3, r0
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d115      	bne.n	800c7ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4618      	mov	r0, r3
 800c788:	f7ff fef0 	bl	800c56c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c78c:	4b84      	ldr	r3, [pc, #528]	@ (800c9a0 <HAL_ADC_Init+0x284>)
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	099b      	lsrs	r3, r3, #6
 800c792:	4a84      	ldr	r2, [pc, #528]	@ (800c9a4 <HAL_ADC_Init+0x288>)
 800c794:	fba2 2303 	umull	r2, r3, r2, r3
 800c798:	099b      	lsrs	r3, r3, #6
 800c79a:	3301      	adds	r3, #1
 800c79c:	005b      	lsls	r3, r3, #1
 800c79e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800c7a0:	e002      	b.n	800c7a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	3b01      	subs	r3, #1
 800c7a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d1f9      	bne.n	800c7a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f7ff feee 	bl	800c594 <LL_ADC_IsInternalRegulatorEnabled>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d10d      	bne.n	800c7da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7c2:	f043 0210 	orr.w	r2, r3, #16
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7ce:	f043 0201 	orr.w	r2, r3, #1
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f7ff ff62 	bl	800c6a8 <LL_ADC_REG_IsConversionOngoing>
 800c7e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7ea:	f003 0310 	and.w	r3, r3, #16
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	f040 80c9 	bne.w	800c986 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	f040 80c5 	bne.w	800c986 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c800:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800c804:	f043 0202 	orr.w	r2, r3, #2
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4618      	mov	r0, r3
 800c812:	f7ff fefb 	bl	800c60c <LL_ADC_IsEnabled>
 800c816:	4603      	mov	r3, r0
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d115      	bne.n	800c848 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c81c:	4862      	ldr	r0, [pc, #392]	@ (800c9a8 <HAL_ADC_Init+0x28c>)
 800c81e:	f7ff fef5 	bl	800c60c <LL_ADC_IsEnabled>
 800c822:	4604      	mov	r4, r0
 800c824:	4861      	ldr	r0, [pc, #388]	@ (800c9ac <HAL_ADC_Init+0x290>)
 800c826:	f7ff fef1 	bl	800c60c <LL_ADC_IsEnabled>
 800c82a:	4603      	mov	r3, r0
 800c82c:	431c      	orrs	r4, r3
 800c82e:	4860      	ldr	r0, [pc, #384]	@ (800c9b0 <HAL_ADC_Init+0x294>)
 800c830:	f7ff feec 	bl	800c60c <LL_ADC_IsEnabled>
 800c834:	4603      	mov	r3, r0
 800c836:	4323      	orrs	r3, r4
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d105      	bne.n	800c848 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	685b      	ldr	r3, [r3, #4]
 800c840:	4619      	mov	r1, r3
 800c842:	485c      	ldr	r0, [pc, #368]	@ (800c9b4 <HAL_ADC_Init+0x298>)
 800c844:	f7ff fd46 	bl	800c2d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	7e5b      	ldrb	r3, [r3, #25]
 800c84c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800c852:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800c858:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800c85e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c866:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800c868:	4313      	orrs	r3, r2
 800c86a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c872:	2b01      	cmp	r3, #1
 800c874:	d106      	bne.n	800c884 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c87a:	3b01      	subs	r3, #1
 800c87c:	045b      	lsls	r3, r3, #17
 800c87e:	69ba      	ldr	r2, [r7, #24]
 800c880:	4313      	orrs	r3, r2
 800c882:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d009      	beq.n	800c8a0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c890:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c898:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800c89a:	69ba      	ldr	r2, [r7, #24]
 800c89c:	4313      	orrs	r3, r2
 800c89e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	68da      	ldr	r2, [r3, #12]
 800c8a6:	4b44      	ldr	r3, [pc, #272]	@ (800c9b8 <HAL_ADC_Init+0x29c>)
 800c8a8:	4013      	ands	r3, r2
 800c8aa:	687a      	ldr	r2, [r7, #4]
 800c8ac:	6812      	ldr	r2, [r2, #0]
 800c8ae:	69b9      	ldr	r1, [r7, #24]
 800c8b0:	430b      	orrs	r3, r1
 800c8b2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7ff ff1c 	bl	800c6f6 <LL_ADC_INJ_IsConversionOngoing>
 800c8be:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d13d      	bne.n	800c942 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d13a      	bne.n	800c942 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800c8d0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c8d8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	68db      	ldr	r3, [r3, #12]
 800c8e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8e8:	f023 0302 	bic.w	r3, r3, #2
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	6812      	ldr	r2, [r2, #0]
 800c8f0:	69b9      	ldr	r1, [r7, #24]
 800c8f2:	430b      	orrs	r3, r1
 800c8f4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c8fc:	2b01      	cmp	r3, #1
 800c8fe:	d118      	bne.n	800c932 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800c90a:	f023 0304 	bic.w	r3, r3, #4
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c916:	4311      	orrs	r1, r2
 800c918:	687a      	ldr	r2, [r7, #4]
 800c91a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800c91c:	4311      	orrs	r1, r2
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c922:	430a      	orrs	r2, r1
 800c924:	431a      	orrs	r2, r3
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f042 0201 	orr.w	r2, r2, #1
 800c92e:	611a      	str	r2, [r3, #16]
 800c930:	e007      	b.n	800c942 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	691a      	ldr	r2, [r3, #16]
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f022 0201 	bic.w	r2, r2, #1
 800c940:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	691b      	ldr	r3, [r3, #16]
 800c946:	2b01      	cmp	r3, #1
 800c948:	d10c      	bne.n	800c964 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c950:	f023 010f 	bic.w	r1, r3, #15
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	69db      	ldr	r3, [r3, #28]
 800c958:	1e5a      	subs	r2, r3, #1
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	430a      	orrs	r2, r1
 800c960:	631a      	str	r2, [r3, #48]	@ 0x30
 800c962:	e007      	b.n	800c974 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f022 020f 	bic.w	r2, r2, #15
 800c972:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c978:	f023 0303 	bic.w	r3, r3, #3
 800c97c:	f043 0201 	orr.w	r2, r3, #1
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	655a      	str	r2, [r3, #84]	@ 0x54
 800c984:	e007      	b.n	800c996 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c98a:	f043 0210 	orr.w	r2, r3, #16
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800c992:	2301      	movs	r3, #1
 800c994:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800c996:	7ffb      	ldrb	r3, [r7, #31]
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3724      	adds	r7, #36	@ 0x24
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bd90      	pop	{r4, r7, pc}
 800c9a0:	20000000 	.word	0x20000000
 800c9a4:	053e2d63 	.word	0x053e2d63
 800c9a8:	50040000 	.word	0x50040000
 800c9ac:	50040100 	.word	0x50040100
 800c9b0:	50040200 	.word	0x50040200
 800c9b4:	50040300 	.word	0x50040300
 800c9b8:	fff0c007 	.word	0xfff0c007

0800c9bc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b086      	sub	sp, #24
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	60f8      	str	r0, [r7, #12]
 800c9c4:	60b9      	str	r1, [r7, #8]
 800c9c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c9c8:	4853      	ldr	r0, [pc, #332]	@ (800cb18 <HAL_ADC_Start_DMA+0x15c>)
 800c9ca:	f7ff fd9b 	bl	800c504 <LL_ADC_GetMultimode>
 800c9ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f7ff fe67 	bl	800c6a8 <LL_ADC_REG_IsConversionOngoing>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	f040 8093 	bne.w	800cb08 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d101      	bne.n	800c9f0 <HAL_ADC_Start_DMA+0x34>
 800c9ec:	2302      	movs	r3, #2
 800c9ee:	e08e      	b.n	800cb0e <HAL_ADC_Start_DMA+0x152>
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	4a47      	ldr	r2, [pc, #284]	@ (800cb1c <HAL_ADC_Start_DMA+0x160>)
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	d008      	beq.n	800ca14 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ca02:	693b      	ldr	r3, [r7, #16]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d005      	beq.n	800ca14 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	2b05      	cmp	r3, #5
 800ca0c:	d002      	beq.n	800ca14 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	2b09      	cmp	r3, #9
 800ca12:	d172      	bne.n	800cafa <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800ca14:	68f8      	ldr	r0, [r7, #12]
 800ca16:	f000 fda7 	bl	800d568 <ADC_Enable>
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800ca1e:	7dfb      	ldrb	r3, [r7, #23]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d165      	bne.n	800caf0 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ca2c:	f023 0301 	bic.w	r3, r3, #1
 800ca30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	4a38      	ldr	r2, [pc, #224]	@ (800cb20 <HAL_ADC_Start_DMA+0x164>)
 800ca3e:	4293      	cmp	r3, r2
 800ca40:	d002      	beq.n	800ca48 <HAL_ADC_Start_DMA+0x8c>
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	e000      	b.n	800ca4a <HAL_ADC_Start_DMA+0x8e>
 800ca48:	4b36      	ldr	r3, [pc, #216]	@ (800cb24 <HAL_ADC_Start_DMA+0x168>)
 800ca4a:	68fa      	ldr	r2, [r7, #12]
 800ca4c:	6812      	ldr	r2, [r2, #0]
 800ca4e:	4293      	cmp	r3, r2
 800ca50:	d002      	beq.n	800ca58 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d105      	bne.n	800ca64 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d006      	beq.n	800ca7e <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca74:	f023 0206 	bic.w	r2, r3, #6
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	659a      	str	r2, [r3, #88]	@ 0x58
 800ca7c:	e002      	b.n	800ca84 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2200      	movs	r2, #0
 800ca82:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca88:	4a27      	ldr	r2, [pc, #156]	@ (800cb28 <HAL_ADC_Start_DMA+0x16c>)
 800ca8a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca90:	4a26      	ldr	r2, [pc, #152]	@ (800cb2c <HAL_ADC_Start_DMA+0x170>)
 800ca92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca98:	4a25      	ldr	r2, [pc, #148]	@ (800cb30 <HAL_ADC_Start_DMA+0x174>)
 800ca9a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	221c      	movs	r2, #28
 800caa2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	2200      	movs	r2, #0
 800caa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	685a      	ldr	r2, [r3, #4]
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f042 0210 	orr.w	r2, r2, #16
 800caba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68da      	ldr	r2, [r3, #12]
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	f042 0201 	orr.w	r2, r2, #1
 800caca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	3340      	adds	r3, #64	@ 0x40
 800cad6:	4619      	mov	r1, r3
 800cad8:	68ba      	ldr	r2, [r7, #8]
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f001 fbb0 	bl	800e240 <HAL_DMA_Start_IT>
 800cae0:	4603      	mov	r3, r0
 800cae2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	4618      	mov	r0, r3
 800caea:	f7ff fdb5 	bl	800c658 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800caee:	e00d      	b.n	800cb0c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	2200      	movs	r2, #0
 800caf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 800caf8:	e008      	b.n	800cb0c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800cafa:	2301      	movs	r3, #1
 800cafc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	2200      	movs	r2, #0
 800cb02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800cb06:	e001      	b.n	800cb0c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800cb08:	2302      	movs	r3, #2
 800cb0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800cb0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3718      	adds	r7, #24
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}
 800cb16:	bf00      	nop
 800cb18:	50040300 	.word	0x50040300
 800cb1c:	50040200 	.word	0x50040200
 800cb20:	50040100 	.word	0x50040100
 800cb24:	50040000 	.word	0x50040000
 800cb28:	0800d733 	.word	0x0800d733
 800cb2c:	0800d80b 	.word	0x0800d80b
 800cb30:	0800d827 	.word	0x0800d827

0800cb34 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800cb34:	b580      	push	{r7, lr}
 800cb36:	b084      	sub	sp, #16
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	d101      	bne.n	800cb4a <HAL_ADC_Stop_DMA+0x16>
 800cb46:	2302      	movs	r3, #2
 800cb48:	e051      	b.n	800cbee <HAL_ADC_Stop_DMA+0xba>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800cb52:	2103      	movs	r1, #3
 800cb54:	6878      	ldr	r0, [r7, #4]
 800cb56:	f000 fc4b 	bl	800d3f0 <ADC_ConversionStop>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800cb5e:	7bfb      	ldrb	r3, [r7, #15]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d13f      	bne.n	800cbe4 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	68da      	ldr	r2, [r3, #12]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f022 0201 	bic.w	r2, r2, #1
 800cb72:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb78:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cb7c:	b2db      	uxtb	r3, r3
 800cb7e:	2b02      	cmp	r3, #2
 800cb80:	d10f      	bne.n	800cba2 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb86:	4618      	mov	r0, r3
 800cb88:	f001 fbba 	bl	800e300 <HAL_DMA_Abort>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800cb90:	7bfb      	ldrb	r3, [r7, #15]
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d005      	beq.n	800cba2 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	685a      	ldr	r2, [r3, #4]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f022 0210 	bic.w	r2, r2, #16
 800cbb0:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800cbb2:	7bfb      	ldrb	r3, [r7, #15]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d105      	bne.n	800cbc4 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 fd5b 	bl	800d674 <ADC_Disable>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	73fb      	strb	r3, [r7, #15]
 800cbc2:	e002      	b.n	800cbca <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f000 fd55 	bl	800d674 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800cbca:	7bfb      	ldrb	r3, [r7, #15]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d109      	bne.n	800cbe4 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbd4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800cbd8:	f023 0301 	bic.w	r3, r3, #1
 800cbdc:	f043 0201 	orr.w	r2, r3, #1
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800cbec:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}

0800cbf6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800cbf6:	b480      	push	{r7}
 800cbf8:	b083      	sub	sp, #12
 800cbfa:	af00      	add	r7, sp, #0
 800cbfc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800cbfe:	bf00      	nop
 800cc00:	370c      	adds	r7, #12
 800cc02:	46bd      	mov	sp, r7
 800cc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc08:	4770      	bx	lr
	...

0800cc0c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b0b6      	sub	sp, #216	@ 0xd8
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800cc16:	2300      	movs	r3, #0
 800cc18:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800cc26:	2b01      	cmp	r3, #1
 800cc28:	d101      	bne.n	800cc2e <HAL_ADC_ConfigChannel+0x22>
 800cc2a:	2302      	movs	r3, #2
 800cc2c:	e3c9      	b.n	800d3c2 <HAL_ADC_ConfigChannel+0x7b6>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	2201      	movs	r2, #1
 800cc32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f7ff fd34 	bl	800c6a8 <LL_ADC_REG_IsConversionOngoing>
 800cc40:	4603      	mov	r3, r0
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	f040 83aa 	bne.w	800d39c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	2b05      	cmp	r3, #5
 800cc56:	d824      	bhi.n	800cca2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	3b02      	subs	r3, #2
 800cc5e:	2b03      	cmp	r3, #3
 800cc60:	d81b      	bhi.n	800cc9a <HAL_ADC_ConfigChannel+0x8e>
 800cc62:	a201      	add	r2, pc, #4	@ (adr r2, 800cc68 <HAL_ADC_ConfigChannel+0x5c>)
 800cc64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc68:	0800cc79 	.word	0x0800cc79
 800cc6c:	0800cc81 	.word	0x0800cc81
 800cc70:	0800cc89 	.word	0x0800cc89
 800cc74:	0800cc91 	.word	0x0800cc91
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800cc78:	230c      	movs	r3, #12
 800cc7a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800cc7e:	e010      	b.n	800cca2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800cc80:	2312      	movs	r3, #18
 800cc82:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800cc86:	e00c      	b.n	800cca2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800cc88:	2318      	movs	r3, #24
 800cc8a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800cc8e:	e008      	b.n	800cca2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800cc90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cc94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800cc98:	e003      	b.n	800cca2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800cc9a:	2306      	movs	r3, #6
 800cc9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800cca0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6818      	ldr	r0, [r3, #0]
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	461a      	mov	r2, r3
 800ccac:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800ccb0:	f7ff fbac 	bl	800c40c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f7ff fcf5 	bl	800c6a8 <LL_ADC_REG_IsConversionOngoing>
 800ccbe:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7ff fd15 	bl	800c6f6 <LL_ADC_INJ_IsConversionOngoing>
 800cccc:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ccd0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	f040 81a4 	bne.w	800d022 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ccda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	f040 819f 	bne.w	800d022 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6818      	ldr	r0, [r3, #0]
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	6819      	ldr	r1, [r3, #0]
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	689b      	ldr	r3, [r3, #8]
 800ccf0:	461a      	mov	r2, r3
 800ccf2:	f7ff fbb7 	bl	800c464 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	695a      	ldr	r2, [r3, #20]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	68db      	ldr	r3, [r3, #12]
 800cd00:	08db      	lsrs	r3, r3, #3
 800cd02:	f003 0303 	and.w	r3, r3, #3
 800cd06:	005b      	lsls	r3, r3, #1
 800cd08:	fa02 f303 	lsl.w	r3, r2, r3
 800cd0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	691b      	ldr	r3, [r3, #16]
 800cd14:	2b04      	cmp	r3, #4
 800cd16:	d00a      	beq.n	800cd2e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	6818      	ldr	r0, [r3, #0]
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	6919      	ldr	r1, [r3, #16]
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800cd28:	f7ff fb08 	bl	800c33c <LL_ADC_SetOffset>
 800cd2c:	e179      	b.n	800d022 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	2100      	movs	r1, #0
 800cd34:	4618      	mov	r0, r3
 800cd36:	f7ff fb25 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cd3a:	4603      	mov	r3, r0
 800cd3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d10a      	bne.n	800cd5a <HAL_ADC_ConfigChannel+0x14e>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	2100      	movs	r1, #0
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	f7ff fb1a 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cd50:	4603      	mov	r3, r0
 800cd52:	0e9b      	lsrs	r3, r3, #26
 800cd54:	f003 021f 	and.w	r2, r3, #31
 800cd58:	e01e      	b.n	800cd98 <HAL_ADC_ConfigChannel+0x18c>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2100      	movs	r1, #0
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7ff fb0f 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cd66:	4603      	mov	r3, r0
 800cd68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cd6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cd70:	fa93 f3a3 	rbit	r3, r3
 800cd74:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800cd78:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800cd7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800cd80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d101      	bne.n	800cd8c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800cd88:	2320      	movs	r3, #32
 800cd8a:	e004      	b.n	800cd96 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800cd8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd90:	fab3 f383 	clz	r3, r3
 800cd94:	b2db      	uxtb	r3, r3
 800cd96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d105      	bne.n	800cdb0 <HAL_ADC_ConfigChannel+0x1a4>
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	0e9b      	lsrs	r3, r3, #26
 800cdaa:	f003 031f 	and.w	r3, r3, #31
 800cdae:	e018      	b.n	800cde2 <HAL_ADC_ConfigChannel+0x1d6>
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cdb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdbc:	fa93 f3a3 	rbit	r3, r3
 800cdc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800cdc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cdc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800cdcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d101      	bne.n	800cdd8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800cdd4:	2320      	movs	r3, #32
 800cdd6:	e004      	b.n	800cde2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800cdd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800cddc:	fab3 f383 	clz	r3, r3
 800cde0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800cde2:	429a      	cmp	r2, r3
 800cde4:	d106      	bne.n	800cdf4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	2200      	movs	r2, #0
 800cdec:	2100      	movs	r1, #0
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7ff fade 	bl	800c3b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	2101      	movs	r1, #1
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f7ff fac2 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800ce00:	4603      	mov	r3, r0
 800ce02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d10a      	bne.n	800ce20 <HAL_ADC_ConfigChannel+0x214>
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2101      	movs	r1, #1
 800ce10:	4618      	mov	r0, r3
 800ce12:	f7ff fab7 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800ce16:	4603      	mov	r3, r0
 800ce18:	0e9b      	lsrs	r3, r3, #26
 800ce1a:	f003 021f 	and.w	r2, r3, #31
 800ce1e:	e01e      	b.n	800ce5e <HAL_ADC_ConfigChannel+0x252>
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	2101      	movs	r1, #1
 800ce26:	4618      	mov	r0, r3
 800ce28:	f7ff faac 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ce36:	fa93 f3a3 	rbit	r3, r3
 800ce3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800ce3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ce42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800ce46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d101      	bne.n	800ce52 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800ce4e:	2320      	movs	r3, #32
 800ce50:	e004      	b.n	800ce5c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800ce52:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ce56:	fab3 f383 	clz	r3, r3
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d105      	bne.n	800ce76 <HAL_ADC_ConfigChannel+0x26a>
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	0e9b      	lsrs	r3, r3, #26
 800ce70:	f003 031f 	and.w	r3, r3, #31
 800ce74:	e018      	b.n	800cea8 <HAL_ADC_ConfigChannel+0x29c>
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ce82:	fa93 f3a3 	rbit	r3, r3
 800ce86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800ce8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ce8e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800ce92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d101      	bne.n	800ce9e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800ce9a:	2320      	movs	r3, #32
 800ce9c:	e004      	b.n	800cea8 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800ce9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cea2:	fab3 f383 	clz	r3, r3
 800cea6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d106      	bne.n	800ceba <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	2101      	movs	r1, #1
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f7ff fa7b 	bl	800c3b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	2102      	movs	r1, #2
 800cec0:	4618      	mov	r0, r3
 800cec2:	f7ff fa5f 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cec6:	4603      	mov	r3, r0
 800cec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d10a      	bne.n	800cee6 <HAL_ADC_ConfigChannel+0x2da>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	2102      	movs	r1, #2
 800ced6:	4618      	mov	r0, r3
 800ced8:	f7ff fa54 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cedc:	4603      	mov	r3, r0
 800cede:	0e9b      	lsrs	r3, r3, #26
 800cee0:	f003 021f 	and.w	r2, r3, #31
 800cee4:	e01e      	b.n	800cf24 <HAL_ADC_ConfigChannel+0x318>
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	2102      	movs	r1, #2
 800ceec:	4618      	mov	r0, r3
 800ceee:	f7ff fa49 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cef2:	4603      	mov	r3, r0
 800cef4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cef8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cefc:	fa93 f3a3 	rbit	r3, r3
 800cf00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800cf04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cf08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800cf0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d101      	bne.n	800cf18 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800cf14:	2320      	movs	r3, #32
 800cf16:	e004      	b.n	800cf22 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800cf18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cf1c:	fab3 f383 	clz	r3, r3
 800cf20:	b2db      	uxtb	r3, r3
 800cf22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d105      	bne.n	800cf3c <HAL_ADC_ConfigChannel+0x330>
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	0e9b      	lsrs	r3, r3, #26
 800cf36:	f003 031f 	and.w	r3, r3, #31
 800cf3a:	e014      	b.n	800cf66 <HAL_ADC_ConfigChannel+0x35a>
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf44:	fa93 f3a3 	rbit	r3, r3
 800cf48:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800cf4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800cf50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d101      	bne.n	800cf5c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800cf58:	2320      	movs	r3, #32
 800cf5a:	e004      	b.n	800cf66 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800cf5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf60:	fab3 f383 	clz	r3, r3
 800cf64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800cf66:	429a      	cmp	r2, r3
 800cf68:	d106      	bne.n	800cf78 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	2200      	movs	r2, #0
 800cf70:	2102      	movs	r1, #2
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7ff fa1c 	bl	800c3b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	2103      	movs	r1, #3
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7ff fa00 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cf84:	4603      	mov	r3, r0
 800cf86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d10a      	bne.n	800cfa4 <HAL_ADC_ConfigChannel+0x398>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	2103      	movs	r1, #3
 800cf94:	4618      	mov	r0, r3
 800cf96:	f7ff f9f5 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	0e9b      	lsrs	r3, r3, #26
 800cf9e:	f003 021f 	and.w	r2, r3, #31
 800cfa2:	e017      	b.n	800cfd4 <HAL_ADC_ConfigChannel+0x3c8>
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	2103      	movs	r1, #3
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7ff f9ea 	bl	800c384 <LL_ADC_GetOffsetChannel>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cfb6:	fa93 f3a3 	rbit	r3, r3
 800cfba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800cfbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfbe:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800cfc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d101      	bne.n	800cfca <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800cfc6:	2320      	movs	r3, #32
 800cfc8:	e003      	b.n	800cfd2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800cfca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cfcc:	fab3 f383 	clz	r3, r3
 800cfd0:	b2db      	uxtb	r3, r3
 800cfd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d105      	bne.n	800cfec <HAL_ADC_ConfigChannel+0x3e0>
 800cfe0:	683b      	ldr	r3, [r7, #0]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	0e9b      	lsrs	r3, r3, #26
 800cfe6:	f003 031f 	and.w	r3, r3, #31
 800cfea:	e011      	b.n	800d010 <HAL_ADC_ConfigChannel+0x404>
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cff2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cff4:	fa93 f3a3 	rbit	r3, r3
 800cff8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800cffa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cffc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800cffe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d000:	2b00      	cmp	r3, #0
 800d002:	d101      	bne.n	800d008 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800d004:	2320      	movs	r3, #32
 800d006:	e003      	b.n	800d010 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800d008:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d00a:	fab3 f383 	clz	r3, r3
 800d00e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800d010:	429a      	cmp	r2, r3
 800d012:	d106      	bne.n	800d022 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	2200      	movs	r2, #0
 800d01a:	2103      	movs	r1, #3
 800d01c:	4618      	mov	r0, r3
 800d01e:	f7ff f9c7 	bl	800c3b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4618      	mov	r0, r3
 800d028:	f7ff faf0 	bl	800c60c <LL_ADC_IsEnabled>
 800d02c:	4603      	mov	r3, r0
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f040 8140 	bne.w	800d2b4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6818      	ldr	r0, [r3, #0]
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	6819      	ldr	r1, [r3, #0]
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	68db      	ldr	r3, [r3, #12]
 800d040:	461a      	mov	r2, r3
 800d042:	f7ff fa3b 	bl	800c4bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	4a8f      	ldr	r2, [pc, #572]	@ (800d288 <HAL_ADC_ConfigChannel+0x67c>)
 800d04c:	4293      	cmp	r3, r2
 800d04e:	f040 8131 	bne.w	800d2b4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d10b      	bne.n	800d07a <HAL_ADC_ConfigChannel+0x46e>
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	0e9b      	lsrs	r3, r3, #26
 800d068:	3301      	adds	r3, #1
 800d06a:	f003 031f 	and.w	r3, r3, #31
 800d06e:	2b09      	cmp	r3, #9
 800d070:	bf94      	ite	ls
 800d072:	2301      	movls	r3, #1
 800d074:	2300      	movhi	r3, #0
 800d076:	b2db      	uxtb	r3, r3
 800d078:	e019      	b.n	800d0ae <HAL_ADC_ConfigChannel+0x4a2>
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d080:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d082:	fa93 f3a3 	rbit	r3, r3
 800d086:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800d088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d08a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800d08c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d101      	bne.n	800d096 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800d092:	2320      	movs	r3, #32
 800d094:	e003      	b.n	800d09e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800d096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d098:	fab3 f383 	clz	r3, r3
 800d09c:	b2db      	uxtb	r3, r3
 800d09e:	3301      	adds	r3, #1
 800d0a0:	f003 031f 	and.w	r3, r3, #31
 800d0a4:	2b09      	cmp	r3, #9
 800d0a6:	bf94      	ite	ls
 800d0a8:	2301      	movls	r3, #1
 800d0aa:	2300      	movhi	r3, #0
 800d0ac:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d079      	beq.n	800d1a6 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800d0b2:	683b      	ldr	r3, [r7, #0]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d107      	bne.n	800d0ce <HAL_ADC_ConfigChannel+0x4c2>
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	0e9b      	lsrs	r3, r3, #26
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	069b      	lsls	r3, r3, #26
 800d0c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800d0cc:	e015      	b.n	800d0fa <HAL_ADC_ConfigChannel+0x4ee>
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0d6:	fa93 f3a3 	rbit	r3, r3
 800d0da:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800d0dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0de:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800d0e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d101      	bne.n	800d0ea <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800d0e6:	2320      	movs	r3, #32
 800d0e8:	e003      	b.n	800d0f2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800d0ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0ec:	fab3 f383 	clz	r3, r3
 800d0f0:	b2db      	uxtb	r3, r3
 800d0f2:	3301      	adds	r3, #1
 800d0f4:	069b      	lsls	r3, r3, #26
 800d0f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d102:	2b00      	cmp	r3, #0
 800d104:	d109      	bne.n	800d11a <HAL_ADC_ConfigChannel+0x50e>
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	0e9b      	lsrs	r3, r3, #26
 800d10c:	3301      	adds	r3, #1
 800d10e:	f003 031f 	and.w	r3, r3, #31
 800d112:	2101      	movs	r1, #1
 800d114:	fa01 f303 	lsl.w	r3, r1, r3
 800d118:	e017      	b.n	800d14a <HAL_ADC_ConfigChannel+0x53e>
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d122:	fa93 f3a3 	rbit	r3, r3
 800d126:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800d128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d12a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800d12c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d101      	bne.n	800d136 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800d132:	2320      	movs	r3, #32
 800d134:	e003      	b.n	800d13e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800d136:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d138:	fab3 f383 	clz	r3, r3
 800d13c:	b2db      	uxtb	r3, r3
 800d13e:	3301      	adds	r3, #1
 800d140:	f003 031f 	and.w	r3, r3, #31
 800d144:	2101      	movs	r1, #1
 800d146:	fa01 f303 	lsl.w	r3, r1, r3
 800d14a:	ea42 0103 	orr.w	r1, r2, r3
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d156:	2b00      	cmp	r3, #0
 800d158:	d10a      	bne.n	800d170 <HAL_ADC_ConfigChannel+0x564>
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	0e9b      	lsrs	r3, r3, #26
 800d160:	3301      	adds	r3, #1
 800d162:	f003 021f 	and.w	r2, r3, #31
 800d166:	4613      	mov	r3, r2
 800d168:	005b      	lsls	r3, r3, #1
 800d16a:	4413      	add	r3, r2
 800d16c:	051b      	lsls	r3, r3, #20
 800d16e:	e018      	b.n	800d1a2 <HAL_ADC_ConfigChannel+0x596>
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d178:	fa93 f3a3 	rbit	r3, r3
 800d17c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800d17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d180:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800d182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d184:	2b00      	cmp	r3, #0
 800d186:	d101      	bne.n	800d18c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800d188:	2320      	movs	r3, #32
 800d18a:	e003      	b.n	800d194 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800d18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d18e:	fab3 f383 	clz	r3, r3
 800d192:	b2db      	uxtb	r3, r3
 800d194:	3301      	adds	r3, #1
 800d196:	f003 021f 	and.w	r2, r3, #31
 800d19a:	4613      	mov	r3, r2
 800d19c:	005b      	lsls	r3, r3, #1
 800d19e:	4413      	add	r3, r2
 800d1a0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800d1a2:	430b      	orrs	r3, r1
 800d1a4:	e081      	b.n	800d2aa <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d107      	bne.n	800d1c2 <HAL_ADC_ConfigChannel+0x5b6>
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	0e9b      	lsrs	r3, r3, #26
 800d1b8:	3301      	adds	r3, #1
 800d1ba:	069b      	lsls	r3, r3, #26
 800d1bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800d1c0:	e015      	b.n	800d1ee <HAL_ADC_ConfigChannel+0x5e2>
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ca:	fa93 f3a3 	rbit	r3, r3
 800d1ce:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800d1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d101      	bne.n	800d1de <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800d1da:	2320      	movs	r3, #32
 800d1dc:	e003      	b.n	800d1e6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800d1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e0:	fab3 f383 	clz	r3, r3
 800d1e4:	b2db      	uxtb	r3, r3
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	069b      	lsls	r3, r3, #26
 800d1ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d109      	bne.n	800d20e <HAL_ADC_ConfigChannel+0x602>
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	0e9b      	lsrs	r3, r3, #26
 800d200:	3301      	adds	r3, #1
 800d202:	f003 031f 	and.w	r3, r3, #31
 800d206:	2101      	movs	r1, #1
 800d208:	fa01 f303 	lsl.w	r3, r1, r3
 800d20c:	e017      	b.n	800d23e <HAL_ADC_ConfigChannel+0x632>
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	fa93 f3a3 	rbit	r3, r3
 800d21a:	61bb      	str	r3, [r7, #24]
  return result;
 800d21c:	69bb      	ldr	r3, [r7, #24]
 800d21e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800d220:	6a3b      	ldr	r3, [r7, #32]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d101      	bne.n	800d22a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800d226:	2320      	movs	r3, #32
 800d228:	e003      	b.n	800d232 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800d22a:	6a3b      	ldr	r3, [r7, #32]
 800d22c:	fab3 f383 	clz	r3, r3
 800d230:	b2db      	uxtb	r3, r3
 800d232:	3301      	adds	r3, #1
 800d234:	f003 031f 	and.w	r3, r3, #31
 800d238:	2101      	movs	r1, #1
 800d23a:	fa01 f303 	lsl.w	r3, r1, r3
 800d23e:	ea42 0103 	orr.w	r1, r2, r3
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d10d      	bne.n	800d26a <HAL_ADC_ConfigChannel+0x65e>
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	0e9b      	lsrs	r3, r3, #26
 800d254:	3301      	adds	r3, #1
 800d256:	f003 021f 	and.w	r2, r3, #31
 800d25a:	4613      	mov	r3, r2
 800d25c:	005b      	lsls	r3, r3, #1
 800d25e:	4413      	add	r3, r2
 800d260:	3b1e      	subs	r3, #30
 800d262:	051b      	lsls	r3, r3, #20
 800d264:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d268:	e01e      	b.n	800d2a8 <HAL_ADC_ConfigChannel+0x69c>
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	fa93 f3a3 	rbit	r3, r3
 800d276:	60fb      	str	r3, [r7, #12]
  return result;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d104      	bne.n	800d28c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800d282:	2320      	movs	r3, #32
 800d284:	e006      	b.n	800d294 <HAL_ADC_ConfigChannel+0x688>
 800d286:	bf00      	nop
 800d288:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800d28c:	697b      	ldr	r3, [r7, #20]
 800d28e:	fab3 f383 	clz	r3, r3
 800d292:	b2db      	uxtb	r3, r3
 800d294:	3301      	adds	r3, #1
 800d296:	f003 021f 	and.w	r2, r3, #31
 800d29a:	4613      	mov	r3, r2
 800d29c:	005b      	lsls	r3, r3, #1
 800d29e:	4413      	add	r3, r2
 800d2a0:	3b1e      	subs	r3, #30
 800d2a2:	051b      	lsls	r3, r3, #20
 800d2a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800d2a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800d2aa:	683a      	ldr	r2, [r7, #0]
 800d2ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800d2ae:	4619      	mov	r1, r3
 800d2b0:	f7ff f8d8 	bl	800c464 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	681a      	ldr	r2, [r3, #0]
 800d2b8:	4b44      	ldr	r3, [pc, #272]	@ (800d3cc <HAL_ADC_ConfigChannel+0x7c0>)
 800d2ba:	4013      	ands	r3, r2
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d07a      	beq.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800d2c0:	4843      	ldr	r0, [pc, #268]	@ (800d3d0 <HAL_ADC_ConfigChannel+0x7c4>)
 800d2c2:	f7ff f82d 	bl	800c320 <LL_ADC_GetCommonPathInternalCh>
 800d2c6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4a41      	ldr	r2, [pc, #260]	@ (800d3d4 <HAL_ADC_ConfigChannel+0x7c8>)
 800d2d0:	4293      	cmp	r3, r2
 800d2d2:	d12c      	bne.n	800d32e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800d2d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d2d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d126      	bne.n	800d32e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	4a3c      	ldr	r2, [pc, #240]	@ (800d3d8 <HAL_ADC_ConfigChannel+0x7cc>)
 800d2e6:	4293      	cmp	r3, r2
 800d2e8:	d004      	beq.n	800d2f4 <HAL_ADC_ConfigChannel+0x6e8>
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	4a3b      	ldr	r2, [pc, #236]	@ (800d3dc <HAL_ADC_ConfigChannel+0x7d0>)
 800d2f0:	4293      	cmp	r3, r2
 800d2f2:	d15d      	bne.n	800d3b0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d2f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d2f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	4834      	ldr	r0, [pc, #208]	@ (800d3d0 <HAL_ADC_ConfigChannel+0x7c4>)
 800d300:	f7fe fffb 	bl	800c2fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800d304:	4b36      	ldr	r3, [pc, #216]	@ (800d3e0 <HAL_ADC_ConfigChannel+0x7d4>)
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	099b      	lsrs	r3, r3, #6
 800d30a:	4a36      	ldr	r2, [pc, #216]	@ (800d3e4 <HAL_ADC_ConfigChannel+0x7d8>)
 800d30c:	fba2 2303 	umull	r2, r3, r2, r3
 800d310:	099b      	lsrs	r3, r3, #6
 800d312:	1c5a      	adds	r2, r3, #1
 800d314:	4613      	mov	r3, r2
 800d316:	005b      	lsls	r3, r3, #1
 800d318:	4413      	add	r3, r2
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800d31e:	e002      	b.n	800d326 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	3b01      	subs	r3, #1
 800d324:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d1f9      	bne.n	800d320 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800d32c:	e040      	b.n	800d3b0 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	4a2d      	ldr	r2, [pc, #180]	@ (800d3e8 <HAL_ADC_ConfigChannel+0x7dc>)
 800d334:	4293      	cmp	r3, r2
 800d336:	d118      	bne.n	800d36a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800d338:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d33c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d340:	2b00      	cmp	r3, #0
 800d342:	d112      	bne.n	800d36a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4a23      	ldr	r2, [pc, #140]	@ (800d3d8 <HAL_ADC_ConfigChannel+0x7cc>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d004      	beq.n	800d358 <HAL_ADC_ConfigChannel+0x74c>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	4a22      	ldr	r2, [pc, #136]	@ (800d3dc <HAL_ADC_ConfigChannel+0x7d0>)
 800d354:	4293      	cmp	r3, r2
 800d356:	d12d      	bne.n	800d3b4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d358:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d35c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d360:	4619      	mov	r1, r3
 800d362:	481b      	ldr	r0, [pc, #108]	@ (800d3d0 <HAL_ADC_ConfigChannel+0x7c4>)
 800d364:	f7fe ffc9 	bl	800c2fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800d368:	e024      	b.n	800d3b4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	4a1f      	ldr	r2, [pc, #124]	@ (800d3ec <HAL_ADC_ConfigChannel+0x7e0>)
 800d370:	4293      	cmp	r3, r2
 800d372:	d120      	bne.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800d374:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d378:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d11a      	bne.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	4a14      	ldr	r2, [pc, #80]	@ (800d3d8 <HAL_ADC_ConfigChannel+0x7cc>)
 800d386:	4293      	cmp	r3, r2
 800d388:	d115      	bne.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800d38a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d38e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d392:	4619      	mov	r1, r3
 800d394:	480e      	ldr	r0, [pc, #56]	@ (800d3d0 <HAL_ADC_ConfigChannel+0x7c4>)
 800d396:	f7fe ffb0 	bl	800c2fa <LL_ADC_SetCommonPathInternalCh>
 800d39a:	e00c      	b.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3a0:	f043 0220 	orr.w	r2, r3, #32
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800d3ae:	e002      	b.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800d3b0:	bf00      	nop
 800d3b2:	e000      	b.n	800d3b6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800d3b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800d3be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	37d8      	adds	r7, #216	@ 0xd8
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	bd80      	pop	{r7, pc}
 800d3ca:	bf00      	nop
 800d3cc:	80080000 	.word	0x80080000
 800d3d0:	50040300 	.word	0x50040300
 800d3d4:	c7520000 	.word	0xc7520000
 800d3d8:	50040000 	.word	0x50040000
 800d3dc:	50040200 	.word	0x50040200
 800d3e0:	20000000 	.word	0x20000000
 800d3e4:	053e2d63 	.word	0x053e2d63
 800d3e8:	cb840000 	.word	0xcb840000
 800d3ec:	80000001 	.word	0x80000001

0800d3f0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b088      	sub	sp, #32
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4618      	mov	r0, r3
 800d408:	f7ff f94e 	bl	800c6a8 <LL_ADC_REG_IsConversionOngoing>
 800d40c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	4618      	mov	r0, r3
 800d414:	f7ff f96f 	bl	800c6f6 <LL_ADC_INJ_IsConversionOngoing>
 800d418:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d103      	bne.n	800d428 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2b00      	cmp	r3, #0
 800d424:	f000 8098 	beq.w	800d558 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d432:	2b00      	cmp	r3, #0
 800d434:	d02a      	beq.n	800d48c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	7e5b      	ldrb	r3, [r3, #25]
 800d43a:	2b01      	cmp	r3, #1
 800d43c:	d126      	bne.n	800d48c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	7e1b      	ldrb	r3, [r3, #24]
 800d442:	2b01      	cmp	r3, #1
 800d444:	d122      	bne.n	800d48c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800d446:	2301      	movs	r3, #1
 800d448:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800d44a:	e014      	b.n	800d476 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800d44c:	69fb      	ldr	r3, [r7, #28]
 800d44e:	4a45      	ldr	r2, [pc, #276]	@ (800d564 <ADC_ConversionStop+0x174>)
 800d450:	4293      	cmp	r3, r2
 800d452:	d90d      	bls.n	800d470 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d458:	f043 0210 	orr.w	r2, r3, #16
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d464:	f043 0201 	orr.w	r2, r3, #1
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800d46c:	2301      	movs	r3, #1
 800d46e:	e074      	b.n	800d55a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800d470:	69fb      	ldr	r3, [r7, #28]
 800d472:	3301      	adds	r3, #1
 800d474:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d480:	2b40      	cmp	r3, #64	@ 0x40
 800d482:	d1e3      	bne.n	800d44c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	2240      	movs	r2, #64	@ 0x40
 800d48a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800d48c:	69bb      	ldr	r3, [r7, #24]
 800d48e:	2b02      	cmp	r3, #2
 800d490:	d014      	beq.n	800d4bc <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	4618      	mov	r0, r3
 800d498:	f7ff f906 	bl	800c6a8 <LL_ADC_REG_IsConversionOngoing>
 800d49c:	4603      	mov	r3, r0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d00c      	beq.n	800d4bc <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f7ff f8c3 	bl	800c632 <LL_ADC_IsDisableOngoing>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d104      	bne.n	800d4bc <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f7ff f8e2 	bl	800c680 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	2b01      	cmp	r3, #1
 800d4c0:	d014      	beq.n	800d4ec <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f7ff f915 	bl	800c6f6 <LL_ADC_INJ_IsConversionOngoing>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d00c      	beq.n	800d4ec <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7ff f8ab 	bl	800c632 <LL_ADC_IsDisableOngoing>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d104      	bne.n	800d4ec <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f7ff f8f1 	bl	800c6ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800d4ec:	69bb      	ldr	r3, [r7, #24]
 800d4ee:	2b02      	cmp	r3, #2
 800d4f0:	d005      	beq.n	800d4fe <ADC_ConversionStop+0x10e>
 800d4f2:	69bb      	ldr	r3, [r7, #24]
 800d4f4:	2b03      	cmp	r3, #3
 800d4f6:	d105      	bne.n	800d504 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800d4f8:	230c      	movs	r3, #12
 800d4fa:	617b      	str	r3, [r7, #20]
        break;
 800d4fc:	e005      	b.n	800d50a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800d4fe:	2308      	movs	r3, #8
 800d500:	617b      	str	r3, [r7, #20]
        break;
 800d502:	e002      	b.n	800d50a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800d504:	2304      	movs	r3, #4
 800d506:	617b      	str	r3, [r7, #20]
        break;
 800d508:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800d50a:	f7fe feb3 	bl	800c274 <HAL_GetTick>
 800d50e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800d510:	e01b      	b.n	800d54a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800d512:	f7fe feaf 	bl	800c274 <HAL_GetTick>
 800d516:	4602      	mov	r2, r0
 800d518:	68bb      	ldr	r3, [r7, #8]
 800d51a:	1ad3      	subs	r3, r2, r3
 800d51c:	2b05      	cmp	r3, #5
 800d51e:	d914      	bls.n	800d54a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	689a      	ldr	r2, [r3, #8]
 800d526:	697b      	ldr	r3, [r7, #20]
 800d528:	4013      	ands	r3, r2
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d00d      	beq.n	800d54a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d532:	f043 0210 	orr.w	r2, r3, #16
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d53e:	f043 0201 	orr.w	r2, r3, #1
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800d546:	2301      	movs	r3, #1
 800d548:	e007      	b.n	800d55a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	689a      	ldr	r2, [r3, #8]
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	4013      	ands	r3, r2
 800d554:	2b00      	cmp	r3, #0
 800d556:	d1dc      	bne.n	800d512 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800d558:	2300      	movs	r3, #0
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3720      	adds	r7, #32
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	a33fffff 	.word	0xa33fffff

0800d568 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b084      	sub	sp, #16
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800d570:	2300      	movs	r3, #0
 800d572:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	4618      	mov	r0, r3
 800d57a:	f7ff f847 	bl	800c60c <LL_ADC_IsEnabled>
 800d57e:	4603      	mov	r3, r0
 800d580:	2b00      	cmp	r3, #0
 800d582:	d169      	bne.n	800d658 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	689a      	ldr	r2, [r3, #8]
 800d58a:	4b36      	ldr	r3, [pc, #216]	@ (800d664 <ADC_Enable+0xfc>)
 800d58c:	4013      	ands	r3, r2
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d00d      	beq.n	800d5ae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d596:	f043 0210 	orr.w	r2, r3, #16
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5a2:	f043 0201 	orr.w	r2, r3, #1
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	e055      	b.n	800d65a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f7ff f802 	bl	800c5bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800d5b8:	482b      	ldr	r0, [pc, #172]	@ (800d668 <ADC_Enable+0x100>)
 800d5ba:	f7fe feb1 	bl	800c320 <LL_ADC_GetCommonPathInternalCh>
 800d5be:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800d5c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d013      	beq.n	800d5f0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800d5c8:	4b28      	ldr	r3, [pc, #160]	@ (800d66c <ADC_Enable+0x104>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	099b      	lsrs	r3, r3, #6
 800d5ce:	4a28      	ldr	r2, [pc, #160]	@ (800d670 <ADC_Enable+0x108>)
 800d5d0:	fba2 2303 	umull	r2, r3, r2, r3
 800d5d4:	099b      	lsrs	r3, r3, #6
 800d5d6:	1c5a      	adds	r2, r3, #1
 800d5d8:	4613      	mov	r3, r2
 800d5da:	005b      	lsls	r3, r3, #1
 800d5dc:	4413      	add	r3, r2
 800d5de:	009b      	lsls	r3, r3, #2
 800d5e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800d5e2:	e002      	b.n	800d5ea <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	3b01      	subs	r3, #1
 800d5e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d1f9      	bne.n	800d5e4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800d5f0:	f7fe fe40 	bl	800c274 <HAL_GetTick>
 800d5f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800d5f6:	e028      	b.n	800d64a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	f7ff f805 	bl	800c60c <LL_ADC_IsEnabled>
 800d602:	4603      	mov	r3, r0
 800d604:	2b00      	cmp	r3, #0
 800d606:	d104      	bne.n	800d612 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fe ffd5 	bl	800c5bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800d612:	f7fe fe2f 	bl	800c274 <HAL_GetTick>
 800d616:	4602      	mov	r2, r0
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	1ad3      	subs	r3, r2, r3
 800d61c:	2b02      	cmp	r3, #2
 800d61e:	d914      	bls.n	800d64a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f003 0301 	and.w	r3, r3, #1
 800d62a:	2b01      	cmp	r3, #1
 800d62c:	d00d      	beq.n	800d64a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d632:	f043 0210 	orr.w	r2, r3, #16
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d63e:	f043 0201 	orr.w	r2, r3, #1
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	e007      	b.n	800d65a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	f003 0301 	and.w	r3, r3, #1
 800d654:	2b01      	cmp	r3, #1
 800d656:	d1cf      	bne.n	800d5f8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800d658:	2300      	movs	r3, #0
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	3710      	adds	r7, #16
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	8000003f 	.word	0x8000003f
 800d668:	50040300 	.word	0x50040300
 800d66c:	20000000 	.word	0x20000000
 800d670:	053e2d63 	.word	0x053e2d63

0800d674 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b084      	sub	sp, #16
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	4618      	mov	r0, r3
 800d682:	f7fe ffd6 	bl	800c632 <LL_ADC_IsDisableOngoing>
 800d686:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	4618      	mov	r0, r3
 800d68e:	f7fe ffbd 	bl	800c60c <LL_ADC_IsEnabled>
 800d692:	4603      	mov	r3, r0
 800d694:	2b00      	cmp	r3, #0
 800d696:	d047      	beq.n	800d728 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d144      	bne.n	800d728 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	689b      	ldr	r3, [r3, #8]
 800d6a4:	f003 030d 	and.w	r3, r3, #13
 800d6a8:	2b01      	cmp	r3, #1
 800d6aa:	d10c      	bne.n	800d6c6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	f7fe ff97 	bl	800c5e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	2203      	movs	r2, #3
 800d6bc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800d6be:	f7fe fdd9 	bl	800c274 <HAL_GetTick>
 800d6c2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800d6c4:	e029      	b.n	800d71a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6ca:	f043 0210 	orr.w	r2, r3, #16
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6d6:	f043 0201 	orr.w	r2, r3, #1
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800d6de:	2301      	movs	r3, #1
 800d6e0:	e023      	b.n	800d72a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800d6e2:	f7fe fdc7 	bl	800c274 <HAL_GetTick>
 800d6e6:	4602      	mov	r2, r0
 800d6e8:	68bb      	ldr	r3, [r7, #8]
 800d6ea:	1ad3      	subs	r3, r2, r3
 800d6ec:	2b02      	cmp	r3, #2
 800d6ee:	d914      	bls.n	800d71a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	689b      	ldr	r3, [r3, #8]
 800d6f6:	f003 0301 	and.w	r3, r3, #1
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d00d      	beq.n	800d71a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d702:	f043 0210 	orr.w	r2, r3, #16
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d70e:	f043 0201 	orr.w	r2, r3, #1
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800d716:	2301      	movs	r3, #1
 800d718:	e007      	b.n	800d72a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	689b      	ldr	r3, [r3, #8]
 800d720:	f003 0301 	and.w	r3, r3, #1
 800d724:	2b00      	cmp	r3, #0
 800d726:	d1dc      	bne.n	800d6e2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800d728:	2300      	movs	r3, #0
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	3710      	adds	r7, #16
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}

0800d732 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800d732:	b580      	push	{r7, lr}
 800d734:	b084      	sub	sp, #16
 800d736:	af00      	add	r7, sp, #0
 800d738:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d73e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d744:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d14b      	bne.n	800d7e4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d750:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f003 0308 	and.w	r3, r3, #8
 800d762:	2b00      	cmp	r3, #0
 800d764:	d021      	beq.n	800d7aa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4618      	mov	r0, r3
 800d76c:	f7fe fe3b 	bl	800c3e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 800d770:	4603      	mov	r3, r0
 800d772:	2b00      	cmp	r3, #0
 800d774:	d032      	beq.n	800d7dc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	68db      	ldr	r3, [r3, #12]
 800d77c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d780:	2b00      	cmp	r3, #0
 800d782:	d12b      	bne.n	800d7dc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d788:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d794:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d11f      	bne.n	800d7dc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7a0:	f043 0201 	orr.w	r2, r3, #1
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	655a      	str	r2, [r3, #84]	@ 0x54
 800d7a8:	e018      	b.n	800d7dc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	68db      	ldr	r3, [r3, #12]
 800d7b0:	f003 0302 	and.w	r3, r3, #2
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d111      	bne.n	800d7dc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d105      	bne.n	800d7dc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7d4:	f043 0201 	orr.w	r2, r3, #1
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800d7dc:	68f8      	ldr	r0, [r7, #12]
 800d7de:	f7f5 fe6d 	bl	80034bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800d7e2:	e00e      	b.n	800d802 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7e8:	f003 0310 	and.w	r3, r3, #16
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d003      	beq.n	800d7f8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800d7f0:	68f8      	ldr	r0, [r7, #12]
 800d7f2:	f7ff fa00 	bl	800cbf6 <HAL_ADC_ErrorCallback>
}
 800d7f6:	e004      	b.n	800d802 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d7fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	4798      	blx	r3
}
 800d802:	bf00      	nop
 800d804:	3710      	adds	r7, #16
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b084      	sub	sp, #16
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d816:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800d818:	68f8      	ldr	r0, [r7, #12]
 800d81a:	f7f5 fe33 	bl	8003484 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800d81e:	bf00      	nop
 800d820:	3710      	adds	r7, #16
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}

0800d826 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800d826:	b580      	push	{r7, lr}
 800d828:	b084      	sub	sp, #16
 800d82a:	af00      	add	r7, sp, #0
 800d82c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d832:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d838:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d844:	f043 0204 	orr.w	r2, r3, #4
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800d84c:	68f8      	ldr	r0, [r7, #12]
 800d84e:	f7ff f9d2 	bl	800cbf6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800d852:	bf00      	nop
 800d854:	3710      	adds	r7, #16
 800d856:	46bd      	mov	sp, r7
 800d858:	bd80      	pop	{r7, pc}

0800d85a <LL_ADC_IsEnabled>:
{
 800d85a:	b480      	push	{r7}
 800d85c:	b083      	sub	sp, #12
 800d85e:	af00      	add	r7, sp, #0
 800d860:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	689b      	ldr	r3, [r3, #8]
 800d866:	f003 0301 	and.w	r3, r3, #1
 800d86a:	2b01      	cmp	r3, #1
 800d86c:	d101      	bne.n	800d872 <LL_ADC_IsEnabled+0x18>
 800d86e:	2301      	movs	r3, #1
 800d870:	e000      	b.n	800d874 <LL_ADC_IsEnabled+0x1a>
 800d872:	2300      	movs	r3, #0
}
 800d874:	4618      	mov	r0, r3
 800d876:	370c      	adds	r7, #12
 800d878:	46bd      	mov	sp, r7
 800d87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d87e:	4770      	bx	lr

0800d880 <LL_ADC_REG_IsConversionOngoing>:
{
 800d880:	b480      	push	{r7}
 800d882:	b083      	sub	sp, #12
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	689b      	ldr	r3, [r3, #8]
 800d88c:	f003 0304 	and.w	r3, r3, #4
 800d890:	2b04      	cmp	r3, #4
 800d892:	d101      	bne.n	800d898 <LL_ADC_REG_IsConversionOngoing+0x18>
 800d894:	2301      	movs	r3, #1
 800d896:	e000      	b.n	800d89a <LL_ADC_REG_IsConversionOngoing+0x1a>
 800d898:	2300      	movs	r3, #0
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	370c      	adds	r7, #12
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a4:	4770      	bx	lr
	...

0800d8a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800d8a8:	b590      	push	{r4, r7, lr}
 800d8aa:	b09f      	sub	sp, #124	@ 0x7c
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d8be:	2b01      	cmp	r3, #1
 800d8c0:	d101      	bne.n	800d8c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800d8c2:	2302      	movs	r3, #2
 800d8c4:	e093      	b.n	800d9ee <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2201      	movs	r2, #1
 800d8ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	4a47      	ldr	r2, [pc, #284]	@ (800d9f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800d8dc:	4293      	cmp	r3, r2
 800d8de:	d102      	bne.n	800d8e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800d8e0:	4b46      	ldr	r3, [pc, #280]	@ (800d9fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800d8e2:	60bb      	str	r3, [r7, #8]
 800d8e4:	e001      	b.n	800d8ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d10b      	bne.n	800d908 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8f4:	f043 0220 	orr.w	r2, r3, #32
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2200      	movs	r2, #0
 800d900:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800d904:	2301      	movs	r3, #1
 800d906:	e072      	b.n	800d9ee <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7ff ffb8 	bl	800d880 <LL_ADC_REG_IsConversionOngoing>
 800d910:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	4618      	mov	r0, r3
 800d918:	f7ff ffb2 	bl	800d880 <LL_ADC_REG_IsConversionOngoing>
 800d91c:	4603      	mov	r3, r0
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d154      	bne.n	800d9cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800d922:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d924:	2b00      	cmp	r3, #0
 800d926:	d151      	bne.n	800d9cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800d928:	4b35      	ldr	r3, [pc, #212]	@ (800da00 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800d92a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d02c      	beq.n	800d98e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800d934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d936:	689b      	ldr	r3, [r3, #8]
 800d938:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	6859      	ldr	r1, [r3, #4]
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d946:	035b      	lsls	r3, r3, #13
 800d948:	430b      	orrs	r3, r1
 800d94a:	431a      	orrs	r2, r3
 800d94c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d94e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800d950:	4829      	ldr	r0, [pc, #164]	@ (800d9f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800d952:	f7ff ff82 	bl	800d85a <LL_ADC_IsEnabled>
 800d956:	4604      	mov	r4, r0
 800d958:	4828      	ldr	r0, [pc, #160]	@ (800d9fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800d95a:	f7ff ff7e 	bl	800d85a <LL_ADC_IsEnabled>
 800d95e:	4603      	mov	r3, r0
 800d960:	431c      	orrs	r4, r3
 800d962:	4828      	ldr	r0, [pc, #160]	@ (800da04 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800d964:	f7ff ff79 	bl	800d85a <LL_ADC_IsEnabled>
 800d968:	4603      	mov	r3, r0
 800d96a:	4323      	orrs	r3, r4
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d137      	bne.n	800d9e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800d970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d972:	689b      	ldr	r3, [r3, #8]
 800d974:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800d978:	f023 030f 	bic.w	r3, r3, #15
 800d97c:	683a      	ldr	r2, [r7, #0]
 800d97e:	6811      	ldr	r1, [r2, #0]
 800d980:	683a      	ldr	r2, [r7, #0]
 800d982:	6892      	ldr	r2, [r2, #8]
 800d984:	430a      	orrs	r2, r1
 800d986:	431a      	orrs	r2, r3
 800d988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d98a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800d98c:	e028      	b.n	800d9e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800d98e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d990:	689b      	ldr	r3, [r3, #8]
 800d992:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d998:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800d99a:	4817      	ldr	r0, [pc, #92]	@ (800d9f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800d99c:	f7ff ff5d 	bl	800d85a <LL_ADC_IsEnabled>
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	4816      	ldr	r0, [pc, #88]	@ (800d9fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800d9a4:	f7ff ff59 	bl	800d85a <LL_ADC_IsEnabled>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	431c      	orrs	r4, r3
 800d9ac:	4815      	ldr	r0, [pc, #84]	@ (800da04 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800d9ae:	f7ff ff54 	bl	800d85a <LL_ADC_IsEnabled>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	4323      	orrs	r3, r4
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d112      	bne.n	800d9e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800d9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9bc:	689b      	ldr	r3, [r3, #8]
 800d9be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800d9c2:	f023 030f 	bic.w	r3, r3, #15
 800d9c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d9c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800d9ca:	e009      	b.n	800d9e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d9d0:	f043 0220 	orr.w	r2, r3, #32
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800d9d8:	2301      	movs	r3, #1
 800d9da:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800d9de:	e000      	b.n	800d9e2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800d9e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800d9ea:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	377c      	adds	r7, #124	@ 0x7c
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd90      	pop	{r4, r7, pc}
 800d9f6:	bf00      	nop
 800d9f8:	50040000 	.word	0x50040000
 800d9fc:	50040100 	.word	0x50040100
 800da00:	50040300 	.word	0x50040300
 800da04:	50040200 	.word	0x50040200

0800da08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800da08:	b480      	push	{r7}
 800da0a:	b085      	sub	sp, #20
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	f003 0307 	and.w	r3, r3, #7
 800da16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800da18:	4b0c      	ldr	r3, [pc, #48]	@ (800da4c <__NVIC_SetPriorityGrouping+0x44>)
 800da1a:	68db      	ldr	r3, [r3, #12]
 800da1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800da1e:	68ba      	ldr	r2, [r7, #8]
 800da20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800da24:	4013      	ands	r3, r2
 800da26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800da30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800da34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800da3a:	4a04      	ldr	r2, [pc, #16]	@ (800da4c <__NVIC_SetPriorityGrouping+0x44>)
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	60d3      	str	r3, [r2, #12]
}
 800da40:	bf00      	nop
 800da42:	3714      	adds	r7, #20
 800da44:	46bd      	mov	sp, r7
 800da46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4a:	4770      	bx	lr
 800da4c:	e000ed00 	.word	0xe000ed00

0800da50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800da50:	b480      	push	{r7}
 800da52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800da54:	4b04      	ldr	r3, [pc, #16]	@ (800da68 <__NVIC_GetPriorityGrouping+0x18>)
 800da56:	68db      	ldr	r3, [r3, #12]
 800da58:	0a1b      	lsrs	r3, r3, #8
 800da5a:	f003 0307 	and.w	r3, r3, #7
}
 800da5e:	4618      	mov	r0, r3
 800da60:	46bd      	mov	sp, r7
 800da62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da66:	4770      	bx	lr
 800da68:	e000ed00 	.word	0xe000ed00

0800da6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800da6c:	b480      	push	{r7}
 800da6e:	b083      	sub	sp, #12
 800da70:	af00      	add	r7, sp, #0
 800da72:	4603      	mov	r3, r0
 800da74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800da76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	db0b      	blt.n	800da96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800da7e:	79fb      	ldrb	r3, [r7, #7]
 800da80:	f003 021f 	and.w	r2, r3, #31
 800da84:	4907      	ldr	r1, [pc, #28]	@ (800daa4 <__NVIC_EnableIRQ+0x38>)
 800da86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800da8a:	095b      	lsrs	r3, r3, #5
 800da8c:	2001      	movs	r0, #1
 800da8e:	fa00 f202 	lsl.w	r2, r0, r2
 800da92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800da96:	bf00      	nop
 800da98:	370c      	adds	r7, #12
 800da9a:	46bd      	mov	sp, r7
 800da9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa0:	4770      	bx	lr
 800daa2:	bf00      	nop
 800daa4:	e000e100 	.word	0xe000e100

0800daa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800daa8:	b480      	push	{r7}
 800daaa:	b083      	sub	sp, #12
 800daac:	af00      	add	r7, sp, #0
 800daae:	4603      	mov	r3, r0
 800dab0:	6039      	str	r1, [r7, #0]
 800dab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	db0a      	blt.n	800dad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	b2da      	uxtb	r2, r3
 800dac0:	490c      	ldr	r1, [pc, #48]	@ (800daf4 <__NVIC_SetPriority+0x4c>)
 800dac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dac6:	0112      	lsls	r2, r2, #4
 800dac8:	b2d2      	uxtb	r2, r2
 800daca:	440b      	add	r3, r1
 800dacc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800dad0:	e00a      	b.n	800dae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	b2da      	uxtb	r2, r3
 800dad6:	4908      	ldr	r1, [pc, #32]	@ (800daf8 <__NVIC_SetPriority+0x50>)
 800dad8:	79fb      	ldrb	r3, [r7, #7]
 800dada:	f003 030f 	and.w	r3, r3, #15
 800dade:	3b04      	subs	r3, #4
 800dae0:	0112      	lsls	r2, r2, #4
 800dae2:	b2d2      	uxtb	r2, r2
 800dae4:	440b      	add	r3, r1
 800dae6:	761a      	strb	r2, [r3, #24]
}
 800dae8:	bf00      	nop
 800daea:	370c      	adds	r7, #12
 800daec:	46bd      	mov	sp, r7
 800daee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf2:	4770      	bx	lr
 800daf4:	e000e100 	.word	0xe000e100
 800daf8:	e000ed00 	.word	0xe000ed00

0800dafc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800dafc:	b480      	push	{r7}
 800dafe:	b089      	sub	sp, #36	@ 0x24
 800db00:	af00      	add	r7, sp, #0
 800db02:	60f8      	str	r0, [r7, #12]
 800db04:	60b9      	str	r1, [r7, #8]
 800db06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	f003 0307 	and.w	r3, r3, #7
 800db0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800db10:	69fb      	ldr	r3, [r7, #28]
 800db12:	f1c3 0307 	rsb	r3, r3, #7
 800db16:	2b04      	cmp	r3, #4
 800db18:	bf28      	it	cs
 800db1a:	2304      	movcs	r3, #4
 800db1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800db1e:	69fb      	ldr	r3, [r7, #28]
 800db20:	3304      	adds	r3, #4
 800db22:	2b06      	cmp	r3, #6
 800db24:	d902      	bls.n	800db2c <NVIC_EncodePriority+0x30>
 800db26:	69fb      	ldr	r3, [r7, #28]
 800db28:	3b03      	subs	r3, #3
 800db2a:	e000      	b.n	800db2e <NVIC_EncodePriority+0x32>
 800db2c:	2300      	movs	r3, #0
 800db2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800db30:	f04f 32ff 	mov.w	r2, #4294967295
 800db34:	69bb      	ldr	r3, [r7, #24]
 800db36:	fa02 f303 	lsl.w	r3, r2, r3
 800db3a:	43da      	mvns	r2, r3
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	401a      	ands	r2, r3
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800db44:	f04f 31ff 	mov.w	r1, #4294967295
 800db48:	697b      	ldr	r3, [r7, #20]
 800db4a:	fa01 f303 	lsl.w	r3, r1, r3
 800db4e:	43d9      	mvns	r1, r3
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800db54:	4313      	orrs	r3, r2
         );
}
 800db56:	4618      	mov	r0, r3
 800db58:	3724      	adds	r7, #36	@ 0x24
 800db5a:	46bd      	mov	sp, r7
 800db5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db60:	4770      	bx	lr
	...

0800db64 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800db64:	b480      	push	{r7}
 800db66:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800db68:	f3bf 8f4f 	dsb	sy
}
 800db6c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800db6e:	4b06      	ldr	r3, [pc, #24]	@ (800db88 <__NVIC_SystemReset+0x24>)
 800db70:	68db      	ldr	r3, [r3, #12]
 800db72:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800db76:	4904      	ldr	r1, [pc, #16]	@ (800db88 <__NVIC_SystemReset+0x24>)
 800db78:	4b04      	ldr	r3, [pc, #16]	@ (800db8c <__NVIC_SystemReset+0x28>)
 800db7a:	4313      	orrs	r3, r2
 800db7c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800db7e:	f3bf 8f4f 	dsb	sy
}
 800db82:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800db84:	bf00      	nop
 800db86:	e7fd      	b.n	800db84 <__NVIC_SystemReset+0x20>
 800db88:	e000ed00 	.word	0xe000ed00
 800db8c:	05fa0004 	.word	0x05fa0004

0800db90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b082      	sub	sp, #8
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	3b01      	subs	r3, #1
 800db9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dba0:	d301      	bcc.n	800dba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800dba2:	2301      	movs	r3, #1
 800dba4:	e00f      	b.n	800dbc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800dba6:	4a0a      	ldr	r2, [pc, #40]	@ (800dbd0 <SysTick_Config+0x40>)
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	3b01      	subs	r3, #1
 800dbac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800dbae:	210f      	movs	r1, #15
 800dbb0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbb4:	f7ff ff78 	bl	800daa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800dbb8:	4b05      	ldr	r3, [pc, #20]	@ (800dbd0 <SysTick_Config+0x40>)
 800dbba:	2200      	movs	r2, #0
 800dbbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800dbbe:	4b04      	ldr	r3, [pc, #16]	@ (800dbd0 <SysTick_Config+0x40>)
 800dbc0:	2207      	movs	r2, #7
 800dbc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800dbc4:	2300      	movs	r3, #0
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3708      	adds	r7, #8
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}
 800dbce:	bf00      	nop
 800dbd0:	e000e010 	.word	0xe000e010

0800dbd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b082      	sub	sp, #8
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800dbdc:	6878      	ldr	r0, [r7, #4]
 800dbde:	f7ff ff13 	bl	800da08 <__NVIC_SetPriorityGrouping>
}
 800dbe2:	bf00      	nop
 800dbe4:	3708      	adds	r7, #8
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}

0800dbea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800dbea:	b580      	push	{r7, lr}
 800dbec:	b086      	sub	sp, #24
 800dbee:	af00      	add	r7, sp, #0
 800dbf0:	4603      	mov	r3, r0
 800dbf2:	60b9      	str	r1, [r7, #8]
 800dbf4:	607a      	str	r2, [r7, #4]
 800dbf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800dbfc:	f7ff ff28 	bl	800da50 <__NVIC_GetPriorityGrouping>
 800dc00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800dc02:	687a      	ldr	r2, [r7, #4]
 800dc04:	68b9      	ldr	r1, [r7, #8]
 800dc06:	6978      	ldr	r0, [r7, #20]
 800dc08:	f7ff ff78 	bl	800dafc <NVIC_EncodePriority>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc12:	4611      	mov	r1, r2
 800dc14:	4618      	mov	r0, r3
 800dc16:	f7ff ff47 	bl	800daa8 <__NVIC_SetPriority>
}
 800dc1a:	bf00      	nop
 800dc1c:	3718      	adds	r7, #24
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b082      	sub	sp, #8
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	4603      	mov	r3, r0
 800dc2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800dc2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc30:	4618      	mov	r0, r3
 800dc32:	f7ff ff1b 	bl	800da6c <__NVIC_EnableIRQ>
}
 800dc36:	bf00      	nop
 800dc38:	3708      	adds	r7, #8
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bd80      	pop	{r7, pc}

0800dc3e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800dc3e:	b580      	push	{r7, lr}
 800dc40:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800dc42:	f7ff ff8f 	bl	800db64 <__NVIC_SystemReset>

0800dc46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800dc46:	b580      	push	{r7, lr}
 800dc48:	b082      	sub	sp, #8
 800dc4a:	af00      	add	r7, sp, #0
 800dc4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f7ff ff9e 	bl	800db90 <SysTick_Config>
 800dc54:	4603      	mov	r3, r0
}
 800dc56:	4618      	mov	r0, r3
 800dc58:	3708      	adds	r7, #8
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
	...

0800dc60 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b082      	sub	sp, #8
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d101      	bne.n	800dc72 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800dc6e:	2301      	movs	r3, #1
 800dc70:	e054      	b.n	800dd1c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	7f5b      	ldrb	r3, [r3, #29]
 800dc76:	b2db      	uxtb	r3, r3
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d105      	bne.n	800dc88 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	2200      	movs	r2, #0
 800dc80:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f7fa fc54 	bl	8008530 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2202      	movs	r2, #2
 800dc8c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	791b      	ldrb	r3, [r3, #4]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d10c      	bne.n	800dcb0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	4a22      	ldr	r2, [pc, #136]	@ (800dd24 <HAL_CRC_Init+0xc4>)
 800dc9c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	689a      	ldr	r2, [r3, #8]
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f022 0218 	bic.w	r2, r2, #24
 800dcac:	609a      	str	r2, [r3, #8]
 800dcae:	e00c      	b.n	800dcca <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	6899      	ldr	r1, [r3, #8]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	68db      	ldr	r3, [r3, #12]
 800dcb8:	461a      	mov	r2, r3
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f000 f942 	bl	800df44 <HAL_CRCEx_Polynomial_Set>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d001      	beq.n	800dcca <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	e028      	b.n	800dd1c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	795b      	ldrb	r3, [r3, #5]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d105      	bne.n	800dcde <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcda:	611a      	str	r2, [r3, #16]
 800dcdc:	e004      	b.n	800dce8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	687a      	ldr	r2, [r7, #4]
 800dce4:	6912      	ldr	r2, [r2, #16]
 800dce6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	695a      	ldr	r2, [r3, #20]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	430a      	orrs	r2, r1
 800dcfc:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	689b      	ldr	r3, [r3, #8]
 800dd04:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	699a      	ldr	r2, [r3, #24]
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	430a      	orrs	r2, r1
 800dd12:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2201      	movs	r2, #1
 800dd18:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800dd1a:	2300      	movs	r3, #0
}
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	3708      	adds	r7, #8
 800dd20:	46bd      	mov	sp, r7
 800dd22:	bd80      	pop	{r7, pc}
 800dd24:	04c11db7 	.word	0x04c11db7

0800dd28 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b086      	sub	sp, #24
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	60f8      	str	r0, [r7, #12]
 800dd30:	60b9      	str	r1, [r7, #8]
 800dd32:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800dd34:	2300      	movs	r3, #0
 800dd36:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	2202      	movs	r2, #2
 800dd3c:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	6a1b      	ldr	r3, [r3, #32]
 800dd42:	2b03      	cmp	r3, #3
 800dd44:	d006      	beq.n	800dd54 <HAL_CRC_Accumulate+0x2c>
 800dd46:	2b03      	cmp	r3, #3
 800dd48:	d829      	bhi.n	800dd9e <HAL_CRC_Accumulate+0x76>
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	d019      	beq.n	800dd82 <HAL_CRC_Accumulate+0x5a>
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	d01e      	beq.n	800dd90 <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 800dd52:	e024      	b.n	800dd9e <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 800dd54:	2300      	movs	r3, #0
 800dd56:	617b      	str	r3, [r7, #20]
 800dd58:	e00a      	b.n	800dd70 <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 800dd5a:	697b      	ldr	r3, [r7, #20]
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	68ba      	ldr	r2, [r7, #8]
 800dd60:	441a      	add	r2, r3
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	6812      	ldr	r2, [r2, #0]
 800dd68:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800dd6a:	697b      	ldr	r3, [r7, #20]
 800dd6c:	3301      	adds	r3, #1
 800dd6e:	617b      	str	r3, [r7, #20]
 800dd70:	697a      	ldr	r2, [r7, #20]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	429a      	cmp	r2, r3
 800dd76:	d3f0      	bcc.n	800dd5a <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	613b      	str	r3, [r7, #16]
      break;
 800dd80:	e00e      	b.n	800dda0 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800dd82:	687a      	ldr	r2, [r7, #4]
 800dd84:	68b9      	ldr	r1, [r7, #8]
 800dd86:	68f8      	ldr	r0, [r7, #12]
 800dd88:	f000 f812 	bl	800ddb0 <CRC_Handle_8>
 800dd8c:	6138      	str	r0, [r7, #16]
      break;
 800dd8e:	e007      	b.n	800dda0 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800dd90:	687a      	ldr	r2, [r7, #4]
 800dd92:	68b9      	ldr	r1, [r7, #8]
 800dd94:	68f8      	ldr	r0, [r7, #12]
 800dd96:	f000 f89b 	bl	800ded0 <CRC_Handle_16>
 800dd9a:	6138      	str	r0, [r7, #16]
      break;
 800dd9c:	e000      	b.n	800dda0 <HAL_CRC_Accumulate+0x78>
      break;
 800dd9e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	2201      	movs	r2, #1
 800dda4:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800dda6:	693b      	ldr	r3, [r7, #16]
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3718      	adds	r7, #24
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800ddb0:	b480      	push	{r7}
 800ddb2:	b089      	sub	sp, #36	@ 0x24
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	60f8      	str	r0, [r7, #12]
 800ddb8:	60b9      	str	r1, [r7, #8]
 800ddba:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	61fb      	str	r3, [r7, #28]
 800ddc0:	e023      	b.n	800de0a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ddc2:	69fb      	ldr	r3, [r7, #28]
 800ddc4:	009b      	lsls	r3, r3, #2
 800ddc6:	68ba      	ldr	r2, [r7, #8]
 800ddc8:	4413      	add	r3, r2
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800ddce:	69fb      	ldr	r3, [r7, #28]
 800ddd0:	009b      	lsls	r3, r3, #2
 800ddd2:	3301      	adds	r3, #1
 800ddd4:	68b9      	ldr	r1, [r7, #8]
 800ddd6:	440b      	add	r3, r1
 800ddd8:	781b      	ldrb	r3, [r3, #0]
 800ddda:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800dddc:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800ddde:	69fb      	ldr	r3, [r7, #28]
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	3302      	adds	r3, #2
 800dde4:	68b9      	ldr	r1, [r7, #8]
 800dde6:	440b      	add	r3, r1
 800dde8:	781b      	ldrb	r3, [r3, #0]
 800ddea:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800ddec:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800ddee:	69fb      	ldr	r3, [r7, #28]
 800ddf0:	009b      	lsls	r3, r3, #2
 800ddf2:	3303      	adds	r3, #3
 800ddf4:	68b9      	ldr	r1, [r7, #8]
 800ddf6:	440b      	add	r3, r1
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800de00:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800de02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800de04:	69fb      	ldr	r3, [r7, #28]
 800de06:	3301      	adds	r3, #1
 800de08:	61fb      	str	r3, [r7, #28]
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	089b      	lsrs	r3, r3, #2
 800de0e:	69fa      	ldr	r2, [r7, #28]
 800de10:	429a      	cmp	r2, r3
 800de12:	d3d6      	bcc.n	800ddc2 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f003 0303 	and.w	r3, r3, #3
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d04f      	beq.n	800debe <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	f003 0303 	and.w	r3, r3, #3
 800de24:	2b01      	cmp	r3, #1
 800de26:	d107      	bne.n	800de38 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800de28:	69fb      	ldr	r3, [r7, #28]
 800de2a:	009b      	lsls	r3, r3, #2
 800de2c:	68ba      	ldr	r2, [r7, #8]
 800de2e:	4413      	add	r3, r2
 800de30:	68fa      	ldr	r2, [r7, #12]
 800de32:	6812      	ldr	r2, [r2, #0]
 800de34:	781b      	ldrb	r3, [r3, #0]
 800de36:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f003 0303 	and.w	r3, r3, #3
 800de3e:	2b02      	cmp	r3, #2
 800de40:	d117      	bne.n	800de72 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800de42:	69fb      	ldr	r3, [r7, #28]
 800de44:	009b      	lsls	r3, r3, #2
 800de46:	68ba      	ldr	r2, [r7, #8]
 800de48:	4413      	add	r3, r2
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	b21b      	sxth	r3, r3
 800de4e:	021b      	lsls	r3, r3, #8
 800de50:	b21a      	sxth	r2, r3
 800de52:	69fb      	ldr	r3, [r7, #28]
 800de54:	009b      	lsls	r3, r3, #2
 800de56:	3301      	adds	r3, #1
 800de58:	68b9      	ldr	r1, [r7, #8]
 800de5a:	440b      	add	r3, r1
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	b21b      	sxth	r3, r3
 800de60:	4313      	orrs	r3, r2
 800de62:	b21b      	sxth	r3, r3
 800de64:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800de6c:	697b      	ldr	r3, [r7, #20]
 800de6e:	8b7a      	ldrh	r2, [r7, #26]
 800de70:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f003 0303 	and.w	r3, r3, #3
 800de78:	2b03      	cmp	r3, #3
 800de7a:	d120      	bne.n	800debe <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800de7c:	69fb      	ldr	r3, [r7, #28]
 800de7e:	009b      	lsls	r3, r3, #2
 800de80:	68ba      	ldr	r2, [r7, #8]
 800de82:	4413      	add	r3, r2
 800de84:	781b      	ldrb	r3, [r3, #0]
 800de86:	b21b      	sxth	r3, r3
 800de88:	021b      	lsls	r3, r3, #8
 800de8a:	b21a      	sxth	r2, r3
 800de8c:	69fb      	ldr	r3, [r7, #28]
 800de8e:	009b      	lsls	r3, r3, #2
 800de90:	3301      	adds	r3, #1
 800de92:	68b9      	ldr	r1, [r7, #8]
 800de94:	440b      	add	r3, r1
 800de96:	781b      	ldrb	r3, [r3, #0]
 800de98:	b21b      	sxth	r3, r3
 800de9a:	4313      	orrs	r3, r2
 800de9c:	b21b      	sxth	r3, r3
 800de9e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	8b7a      	ldrh	r2, [r7, #26]
 800deaa:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800deac:	69fb      	ldr	r3, [r7, #28]
 800deae:	009b      	lsls	r3, r3, #2
 800deb0:	3302      	adds	r3, #2
 800deb2:	68ba      	ldr	r2, [r7, #8]
 800deb4:	4413      	add	r3, r2
 800deb6:	68fa      	ldr	r2, [r7, #12]
 800deb8:	6812      	ldr	r2, [r2, #0]
 800deba:	781b      	ldrb	r3, [r3, #0]
 800debc:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	681b      	ldr	r3, [r3, #0]
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	3724      	adds	r7, #36	@ 0x24
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr

0800ded0 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800ded0:	b480      	push	{r7}
 800ded2:	b087      	sub	sp, #28
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	60f8      	str	r0, [r7, #12]
 800ded8:	60b9      	str	r1, [r7, #8]
 800deda:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800dedc:	2300      	movs	r3, #0
 800dede:	617b      	str	r3, [r7, #20]
 800dee0:	e013      	b.n	800df0a <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	009b      	lsls	r3, r3, #2
 800dee6:	68ba      	ldr	r2, [r7, #8]
 800dee8:	4413      	add	r3, r2
 800deea:	881b      	ldrh	r3, [r3, #0]
 800deec:	041a      	lsls	r2, r3, #16
 800deee:	697b      	ldr	r3, [r7, #20]
 800def0:	009b      	lsls	r3, r3, #2
 800def2:	3302      	adds	r3, #2
 800def4:	68b9      	ldr	r1, [r7, #8]
 800def6:	440b      	add	r3, r1
 800def8:	881b      	ldrh	r3, [r3, #0]
 800defa:	4619      	mov	r1, r3
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	430a      	orrs	r2, r1
 800df02:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	3301      	adds	r3, #1
 800df08:	617b      	str	r3, [r7, #20]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	085b      	lsrs	r3, r3, #1
 800df0e:	697a      	ldr	r2, [r7, #20]
 800df10:	429a      	cmp	r2, r3
 800df12:	d3e6      	bcc.n	800dee2 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	f003 0301 	and.w	r3, r3, #1
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d009      	beq.n	800df32 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800df24:	697b      	ldr	r3, [r7, #20]
 800df26:	009b      	lsls	r3, r3, #2
 800df28:	68ba      	ldr	r2, [r7, #8]
 800df2a:	4413      	add	r3, r2
 800df2c:	881a      	ldrh	r2, [r3, #0]
 800df2e:	693b      	ldr	r3, [r7, #16]
 800df30:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	681b      	ldr	r3, [r3, #0]
}
 800df38:	4618      	mov	r0, r3
 800df3a:	371c      	adds	r7, #28
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr

0800df44 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800df44:	b480      	push	{r7}
 800df46:	b087      	sub	sp, #28
 800df48:	af00      	add	r7, sp, #0
 800df4a:	60f8      	str	r0, [r7, #12]
 800df4c:	60b9      	str	r1, [r7, #8]
 800df4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800df50:	2300      	movs	r3, #0
 800df52:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800df54:	231f      	movs	r3, #31
 800df56:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	f003 0301 	and.w	r3, r3, #1
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d102      	bne.n	800df68 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800df62:	2301      	movs	r3, #1
 800df64:	75fb      	strb	r3, [r7, #23]
 800df66:	e063      	b.n	800e030 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800df68:	bf00      	nop
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	1e5a      	subs	r2, r3, #1
 800df6e:	613a      	str	r2, [r7, #16]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d009      	beq.n	800df88 <HAL_CRCEx_Polynomial_Set+0x44>
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	f003 031f 	and.w	r3, r3, #31
 800df7a:	68ba      	ldr	r2, [r7, #8]
 800df7c:	fa22 f303 	lsr.w	r3, r2, r3
 800df80:	f003 0301 	and.w	r3, r3, #1
 800df84:	2b00      	cmp	r3, #0
 800df86:	d0f0      	beq.n	800df6a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2b18      	cmp	r3, #24
 800df8c:	d846      	bhi.n	800e01c <HAL_CRCEx_Polynomial_Set+0xd8>
 800df8e:	a201      	add	r2, pc, #4	@ (adr r2, 800df94 <HAL_CRCEx_Polynomial_Set+0x50>)
 800df90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df94:	0800e023 	.word	0x0800e023
 800df98:	0800e01d 	.word	0x0800e01d
 800df9c:	0800e01d 	.word	0x0800e01d
 800dfa0:	0800e01d 	.word	0x0800e01d
 800dfa4:	0800e01d 	.word	0x0800e01d
 800dfa8:	0800e01d 	.word	0x0800e01d
 800dfac:	0800e01d 	.word	0x0800e01d
 800dfb0:	0800e01d 	.word	0x0800e01d
 800dfb4:	0800e011 	.word	0x0800e011
 800dfb8:	0800e01d 	.word	0x0800e01d
 800dfbc:	0800e01d 	.word	0x0800e01d
 800dfc0:	0800e01d 	.word	0x0800e01d
 800dfc4:	0800e01d 	.word	0x0800e01d
 800dfc8:	0800e01d 	.word	0x0800e01d
 800dfcc:	0800e01d 	.word	0x0800e01d
 800dfd0:	0800e01d 	.word	0x0800e01d
 800dfd4:	0800e005 	.word	0x0800e005
 800dfd8:	0800e01d 	.word	0x0800e01d
 800dfdc:	0800e01d 	.word	0x0800e01d
 800dfe0:	0800e01d 	.word	0x0800e01d
 800dfe4:	0800e01d 	.word	0x0800e01d
 800dfe8:	0800e01d 	.word	0x0800e01d
 800dfec:	0800e01d 	.word	0x0800e01d
 800dff0:	0800e01d 	.word	0x0800e01d
 800dff4:	0800dff9 	.word	0x0800dff9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800dff8:	693b      	ldr	r3, [r7, #16]
 800dffa:	2b06      	cmp	r3, #6
 800dffc:	d913      	bls.n	800e026 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800dffe:	2301      	movs	r3, #1
 800e000:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800e002:	e010      	b.n	800e026 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800e004:	693b      	ldr	r3, [r7, #16]
 800e006:	2b07      	cmp	r3, #7
 800e008:	d90f      	bls.n	800e02a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800e00a:	2301      	movs	r3, #1
 800e00c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800e00e:	e00c      	b.n	800e02a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	2b0f      	cmp	r3, #15
 800e014:	d90b      	bls.n	800e02e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800e016:	2301      	movs	r3, #1
 800e018:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800e01a:	e008      	b.n	800e02e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800e01c:	2301      	movs	r3, #1
 800e01e:	75fb      	strb	r3, [r7, #23]
        break;
 800e020:	e006      	b.n	800e030 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800e022:	bf00      	nop
 800e024:	e004      	b.n	800e030 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800e026:	bf00      	nop
 800e028:	e002      	b.n	800e030 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800e02a:	bf00      	nop
 800e02c:	e000      	b.n	800e030 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800e02e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800e030:	7dfb      	ldrb	r3, [r7, #23]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d10d      	bne.n	800e052 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	689b      	ldr	r3, [r3, #8]
 800e044:	f023 0118 	bic.w	r1, r3, #24
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	687a      	ldr	r2, [r7, #4]
 800e04e:	430a      	orrs	r2, r1
 800e050:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800e052:	7dfb      	ldrb	r3, [r7, #23]
}
 800e054:	4618      	mov	r0, r3
 800e056:	371c      	adds	r7, #28
 800e058:	46bd      	mov	sp, r7
 800e05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05e:	4770      	bx	lr

0800e060 <HAL_CRCEx_Input_Data_Reverse>:
  *          @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD HalfWord-wise bit reversal
  *          @arg @ref CRC_INPUTDATA_INVERSION_WORD     Word-wise bit reversal
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode)
{
 800e060:	b480      	push	{r7}
 800e062:	b083      	sub	sp, #12
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
 800e068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(InputReverseMode));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2202      	movs	r2, #2
 800e06e:	775a      	strb	r2, [r3, #29]

  /* set input data inversion mode */
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, InputReverseMode);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	689b      	ldr	r3, [r3, #8]
 800e076:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	683a      	ldr	r2, [r7, #0]
 800e080:	430a      	orrs	r2, r1
 800e082:	609a      	str	r2, [r3, #8]
  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2201      	movs	r2, #1
 800e088:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800e08a:	2300      	movs	r3, #0
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	370c      	adds	r7, #12
 800e090:	46bd      	mov	sp, r7
 800e092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e096:	4770      	bx	lr

0800e098 <HAL_CRCEx_Output_Data_Reverse>:
  *          @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion (default value)
  *          @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE  bit-level inversion (e.g. for a 8-bit CRC: 0xB5 becomes 0xAD)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode)
{
 800e098:	b480      	push	{r7}
 800e09a:	b083      	sub	sp, #12
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
 800e0a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(OutputReverseMode));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	2202      	movs	r2, #2
 800e0a6:	775a      	strb	r2, [r3, #29]

  /* set output data inversion mode */
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, OutputReverseMode);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	689b      	ldr	r3, [r3, #8]
 800e0ae:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	683a      	ldr	r2, [r7, #0]
 800e0b8:	430a      	orrs	r2, r1
 800e0ba:	609a      	str	r2, [r3, #8]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2201      	movs	r2, #1
 800e0c0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	370c      	adds	r7, #12
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b085      	sub	sp, #20
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d101      	bne.n	800e0e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	e098      	b.n	800e214 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	461a      	mov	r2, r3
 800e0e8:	4b4d      	ldr	r3, [pc, #308]	@ (800e220 <HAL_DMA_Init+0x150>)
 800e0ea:	429a      	cmp	r2, r3
 800e0ec:	d80f      	bhi.n	800e10e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	4b4b      	ldr	r3, [pc, #300]	@ (800e224 <HAL_DMA_Init+0x154>)
 800e0f6:	4413      	add	r3, r2
 800e0f8:	4a4b      	ldr	r2, [pc, #300]	@ (800e228 <HAL_DMA_Init+0x158>)
 800e0fa:	fba2 2303 	umull	r2, r3, r2, r3
 800e0fe:	091b      	lsrs	r3, r3, #4
 800e100:	009a      	lsls	r2, r3, #2
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	4a48      	ldr	r2, [pc, #288]	@ (800e22c <HAL_DMA_Init+0x15c>)
 800e10a:	641a      	str	r2, [r3, #64]	@ 0x40
 800e10c:	e00e      	b.n	800e12c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	461a      	mov	r2, r3
 800e114:	4b46      	ldr	r3, [pc, #280]	@ (800e230 <HAL_DMA_Init+0x160>)
 800e116:	4413      	add	r3, r2
 800e118:	4a43      	ldr	r2, [pc, #268]	@ (800e228 <HAL_DMA_Init+0x158>)
 800e11a:	fba2 2303 	umull	r2, r3, r2, r3
 800e11e:	091b      	lsrs	r3, r3, #4
 800e120:	009a      	lsls	r2, r3, #2
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	4a42      	ldr	r2, [pc, #264]	@ (800e234 <HAL_DMA_Init+0x164>)
 800e12a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2202      	movs	r2, #2
 800e130:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800e142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e146:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800e150:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	691b      	ldr	r3, [r3, #16]
 800e156:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e15c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	699b      	ldr	r3, [r3, #24]
 800e162:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e168:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6a1b      	ldr	r3, [r3, #32]
 800e16e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800e170:	68fa      	ldr	r2, [r7, #12]
 800e172:	4313      	orrs	r3, r2
 800e174:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	68fa      	ldr	r2, [r7, #12]
 800e17c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	689b      	ldr	r3, [r3, #8]
 800e182:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e186:	d039      	beq.n	800e1fc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e18c:	4a27      	ldr	r2, [pc, #156]	@ (800e22c <HAL_DMA_Init+0x15c>)
 800e18e:	4293      	cmp	r3, r2
 800e190:	d11a      	bne.n	800e1c8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800e192:	4b29      	ldr	r3, [pc, #164]	@ (800e238 <HAL_DMA_Init+0x168>)
 800e194:	681a      	ldr	r2, [r3, #0]
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e19a:	f003 031c 	and.w	r3, r3, #28
 800e19e:	210f      	movs	r1, #15
 800e1a0:	fa01 f303 	lsl.w	r3, r1, r3
 800e1a4:	43db      	mvns	r3, r3
 800e1a6:	4924      	ldr	r1, [pc, #144]	@ (800e238 <HAL_DMA_Init+0x168>)
 800e1a8:	4013      	ands	r3, r2
 800e1aa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800e1ac:	4b22      	ldr	r3, [pc, #136]	@ (800e238 <HAL_DMA_Init+0x168>)
 800e1ae:	681a      	ldr	r2, [r3, #0]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	6859      	ldr	r1, [r3, #4]
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1b8:	f003 031c 	and.w	r3, r3, #28
 800e1bc:	fa01 f303 	lsl.w	r3, r1, r3
 800e1c0:	491d      	ldr	r1, [pc, #116]	@ (800e238 <HAL_DMA_Init+0x168>)
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	600b      	str	r3, [r1, #0]
 800e1c6:	e019      	b.n	800e1fc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800e1c8:	4b1c      	ldr	r3, [pc, #112]	@ (800e23c <HAL_DMA_Init+0x16c>)
 800e1ca:	681a      	ldr	r2, [r3, #0]
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1d0:	f003 031c 	and.w	r3, r3, #28
 800e1d4:	210f      	movs	r1, #15
 800e1d6:	fa01 f303 	lsl.w	r3, r1, r3
 800e1da:	43db      	mvns	r3, r3
 800e1dc:	4917      	ldr	r1, [pc, #92]	@ (800e23c <HAL_DMA_Init+0x16c>)
 800e1de:	4013      	ands	r3, r2
 800e1e0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800e1e2:	4b16      	ldr	r3, [pc, #88]	@ (800e23c <HAL_DMA_Init+0x16c>)
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6859      	ldr	r1, [r3, #4]
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1ee:	f003 031c 	and.w	r3, r3, #28
 800e1f2:	fa01 f303 	lsl.w	r3, r1, r3
 800e1f6:	4911      	ldr	r1, [pc, #68]	@ (800e23c <HAL_DMA_Init+0x16c>)
 800e1f8:	4313      	orrs	r3, r2
 800e1fa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	2200      	movs	r2, #0
 800e200:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	2201      	movs	r2, #1
 800e206:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	2200      	movs	r2, #0
 800e20e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3714      	adds	r7, #20
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr
 800e220:	40020407 	.word	0x40020407
 800e224:	bffdfff8 	.word	0xbffdfff8
 800e228:	cccccccd 	.word	0xcccccccd
 800e22c:	40020000 	.word	0x40020000
 800e230:	bffdfbf8 	.word	0xbffdfbf8
 800e234:	40020400 	.word	0x40020400
 800e238:	400200a8 	.word	0x400200a8
 800e23c:	400204a8 	.word	0x400204a8

0800e240 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b086      	sub	sp, #24
 800e244:	af00      	add	r7, sp, #0
 800e246:	60f8      	str	r0, [r7, #12]
 800e248:	60b9      	str	r1, [r7, #8]
 800e24a:	607a      	str	r2, [r7, #4]
 800e24c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e24e:	2300      	movs	r3, #0
 800e250:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800e258:	2b01      	cmp	r3, #1
 800e25a:	d101      	bne.n	800e260 <HAL_DMA_Start_IT+0x20>
 800e25c:	2302      	movs	r3, #2
 800e25e:	e04b      	b.n	800e2f8 <HAL_DMA_Start_IT+0xb8>
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	2201      	movs	r2, #1
 800e264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800e26e:	b2db      	uxtb	r3, r3
 800e270:	2b01      	cmp	r3, #1
 800e272:	d13a      	bne.n	800e2ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	2202      	movs	r2, #2
 800e278:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	2200      	movs	r2, #0
 800e280:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	681a      	ldr	r2, [r3, #0]
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	f022 0201 	bic.w	r2, r2, #1
 800e290:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	68b9      	ldr	r1, [r7, #8]
 800e298:	68f8      	ldr	r0, [r7, #12]
 800e29a:	f000 f96b 	bl	800e574 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d008      	beq.n	800e2b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	681a      	ldr	r2, [r3, #0]
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f042 020e 	orr.w	r2, r2, #14
 800e2b4:	601a      	str	r2, [r3, #0]
 800e2b6:	e00f      	b.n	800e2d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	681a      	ldr	r2, [r3, #0]
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f022 0204 	bic.w	r2, r2, #4
 800e2c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	681a      	ldr	r2, [r3, #0]
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	f042 020a 	orr.w	r2, r2, #10
 800e2d6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	681a      	ldr	r2, [r3, #0]
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	f042 0201 	orr.w	r2, r2, #1
 800e2e6:	601a      	str	r2, [r3, #0]
 800e2e8:	e005      	b.n	800e2f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800e2f2:	2302      	movs	r3, #2
 800e2f4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800e2f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	3718      	adds	r7, #24
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}

0800e300 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800e300:	b480      	push	{r7}
 800e302:	b085      	sub	sp, #20
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e308:	2300      	movs	r3, #0
 800e30a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800e312:	b2db      	uxtb	r3, r3
 800e314:	2b02      	cmp	r3, #2
 800e316:	d008      	beq.n	800e32a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2204      	movs	r2, #4
 800e31c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	2200      	movs	r2, #0
 800e322:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800e326:	2301      	movs	r3, #1
 800e328:	e022      	b.n	800e370 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	681a      	ldr	r2, [r3, #0]
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f022 020e 	bic.w	r2, r2, #14
 800e338:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	681a      	ldr	r2, [r3, #0]
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	f022 0201 	bic.w	r2, r2, #1
 800e348:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e34e:	f003 021c 	and.w	r2, r3, #28
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e356:	2101      	movs	r1, #1
 800e358:	fa01 f202 	lsl.w	r2, r1, r2
 800e35c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2201      	movs	r2, #1
 800e362:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	2200      	movs	r2, #0
 800e36a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800e36e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800e370:	4618      	mov	r0, r3
 800e372:	3714      	adds	r7, #20
 800e374:	46bd      	mov	sp, r7
 800e376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37a:	4770      	bx	lr

0800e37c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b084      	sub	sp, #16
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e384:	2300      	movs	r3, #0
 800e386:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800e38e:	b2db      	uxtb	r3, r3
 800e390:	2b02      	cmp	r3, #2
 800e392:	d005      	beq.n	800e3a0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	2204      	movs	r2, #4
 800e398:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800e39a:	2301      	movs	r3, #1
 800e39c:	73fb      	strb	r3, [r7, #15]
 800e39e:	e029      	b.n	800e3f4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	681a      	ldr	r2, [r3, #0]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f022 020e 	bic.w	r2, r2, #14
 800e3ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	681a      	ldr	r2, [r3, #0]
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f022 0201 	bic.w	r2, r2, #1
 800e3be:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3c4:	f003 021c 	and.w	r2, r3, #28
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3cc:	2101      	movs	r1, #1
 800e3ce:	fa01 f202 	lsl.w	r2, r1, r2
 800e3d2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2201      	movs	r2, #1
 800e3d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2200      	movs	r2, #0
 800e3e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d003      	beq.n	800e3f4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	4798      	blx	r3
    }
  }
  return status;
 800e3f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	3710      	adds	r7, #16
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}

0800e3fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800e3fe:	b580      	push	{r7, lr}
 800e400:	b084      	sub	sp, #16
 800e402:	af00      	add	r7, sp, #0
 800e404:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e41a:	f003 031c 	and.w	r3, r3, #28
 800e41e:	2204      	movs	r2, #4
 800e420:	409a      	lsls	r2, r3
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	4013      	ands	r3, r2
 800e426:	2b00      	cmp	r3, #0
 800e428:	d026      	beq.n	800e478 <HAL_DMA_IRQHandler+0x7a>
 800e42a:	68bb      	ldr	r3, [r7, #8]
 800e42c:	f003 0304 	and.w	r3, r3, #4
 800e430:	2b00      	cmp	r3, #0
 800e432:	d021      	beq.n	800e478 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	f003 0320 	and.w	r3, r3, #32
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d107      	bne.n	800e452 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	681a      	ldr	r2, [r3, #0]
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	f022 0204 	bic.w	r2, r2, #4
 800e450:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e456:	f003 021c 	and.w	r2, r3, #28
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e45e:	2104      	movs	r1, #4
 800e460:	fa01 f202 	lsl.w	r2, r1, r2
 800e464:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d071      	beq.n	800e552 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800e476:	e06c      	b.n	800e552 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e47c:	f003 031c 	and.w	r3, r3, #28
 800e480:	2202      	movs	r2, #2
 800e482:	409a      	lsls	r2, r3
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	4013      	ands	r3, r2
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d02e      	beq.n	800e4ea <HAL_DMA_IRQHandler+0xec>
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	f003 0302 	and.w	r3, r3, #2
 800e492:	2b00      	cmp	r3, #0
 800e494:	d029      	beq.n	800e4ea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	f003 0320 	and.w	r3, r3, #32
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d10b      	bne.n	800e4bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	681a      	ldr	r2, [r3, #0]
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	f022 020a 	bic.w	r2, r2, #10
 800e4b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4c0:	f003 021c 	and.w	r2, r3, #28
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4c8:	2102      	movs	r1, #2
 800e4ca:	fa01 f202 	lsl.w	r2, r1, r2
 800e4ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d038      	beq.n	800e552 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800e4e8:	e033      	b.n	800e552 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4ee:	f003 031c 	and.w	r3, r3, #28
 800e4f2:	2208      	movs	r2, #8
 800e4f4:	409a      	lsls	r2, r3
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	4013      	ands	r3, r2
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d02a      	beq.n	800e554 <HAL_DMA_IRQHandler+0x156>
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	f003 0308 	and.w	r3, r3, #8
 800e504:	2b00      	cmp	r3, #0
 800e506:	d025      	beq.n	800e554 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	681a      	ldr	r2, [r3, #0]
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f022 020e 	bic.w	r2, r2, #14
 800e516:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e51c:	f003 021c 	and.w	r2, r3, #28
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e524:	2101      	movs	r1, #1
 800e526:	fa01 f202 	lsl.w	r2, r1, r2
 800e52a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2201      	movs	r2, #1
 800e530:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2201      	movs	r2, #1
 800e536:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2200      	movs	r2, #0
 800e53e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e546:	2b00      	cmp	r3, #0
 800e548:	d004      	beq.n	800e554 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800e552:	bf00      	nop
 800e554:	bf00      	nop
}
 800e556:	3710      	adds	r7, #16
 800e558:	46bd      	mov	sp, r7
 800e55a:	bd80      	pop	{r7, pc}

0800e55c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800e55c:	b480      	push	{r7}
 800e55e:	b083      	sub	sp, #12
 800e560:	af00      	add	r7, sp, #0
 800e562:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800e568:	4618      	mov	r0, r3
 800e56a:	370c      	adds	r7, #12
 800e56c:	46bd      	mov	sp, r7
 800e56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e572:	4770      	bx	lr

0800e574 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e574:	b480      	push	{r7}
 800e576:	b085      	sub	sp, #20
 800e578:	af00      	add	r7, sp, #0
 800e57a:	60f8      	str	r0, [r7, #12]
 800e57c:	60b9      	str	r1, [r7, #8]
 800e57e:	607a      	str	r2, [r7, #4]
 800e580:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e586:	f003 021c 	and.w	r2, r3, #28
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e58e:	2101      	movs	r1, #1
 800e590:	fa01 f202 	lsl.w	r2, r1, r2
 800e594:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	683a      	ldr	r2, [r7, #0]
 800e59c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	689b      	ldr	r3, [r3, #8]
 800e5a2:	2b10      	cmp	r3, #16
 800e5a4:	d108      	bne.n	800e5b8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	687a      	ldr	r2, [r7, #4]
 800e5ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	68ba      	ldr	r2, [r7, #8]
 800e5b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800e5b6:	e007      	b.n	800e5c8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	68ba      	ldr	r2, [r7, #8]
 800e5be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	687a      	ldr	r2, [r7, #4]
 800e5c6:	60da      	str	r2, [r3, #12]
}
 800e5c8:	bf00      	nop
 800e5ca:	3714      	adds	r7, #20
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d2:	4770      	bx	lr

0800e5d4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b086      	sub	sp, #24
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	60f8      	str	r0, [r7, #12]
 800e5dc:	60b9      	str	r1, [r7, #8]
 800e5de:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800e5e6:	4b2f      	ldr	r3, [pc, #188]	@ (800e6a4 <HAL_FLASH_Program+0xd0>)
 800e5e8:	781b      	ldrb	r3, [r3, #0]
 800e5ea:	2b01      	cmp	r3, #1
 800e5ec:	d101      	bne.n	800e5f2 <HAL_FLASH_Program+0x1e>
 800e5ee:	2302      	movs	r3, #2
 800e5f0:	e053      	b.n	800e69a <HAL_FLASH_Program+0xc6>
 800e5f2:	4b2c      	ldr	r3, [pc, #176]	@ (800e6a4 <HAL_FLASH_Program+0xd0>)
 800e5f4:	2201      	movs	r2, #1
 800e5f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e5f8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e5fc:	f000 f8c6 	bl	800e78c <FLASH_WaitForLastOperation>
 800e600:	4603      	mov	r3, r0
 800e602:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800e604:	7dfb      	ldrb	r3, [r7, #23]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d143      	bne.n	800e692 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800e60a:	4b26      	ldr	r3, [pc, #152]	@ (800e6a4 <HAL_FLASH_Program+0xd0>)
 800e60c:	2200      	movs	r2, #0
 800e60e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800e610:	4b25      	ldr	r3, [pc, #148]	@ (800e6a8 <HAL_FLASH_Program+0xd4>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d009      	beq.n	800e630 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800e61c:	4b22      	ldr	r3, [pc, #136]	@ (800e6a8 <HAL_FLASH_Program+0xd4>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4a21      	ldr	r2, [pc, #132]	@ (800e6a8 <HAL_FLASH_Program+0xd4>)
 800e622:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e626:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800e628:	4b1e      	ldr	r3, [pc, #120]	@ (800e6a4 <HAL_FLASH_Program+0xd0>)
 800e62a:	2202      	movs	r2, #2
 800e62c:	771a      	strb	r2, [r3, #28]
 800e62e:	e002      	b.n	800e636 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800e630:	4b1c      	ldr	r3, [pc, #112]	@ (800e6a4 <HAL_FLASH_Program+0xd0>)
 800e632:	2200      	movs	r2, #0
 800e634:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d107      	bne.n	800e64c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800e63c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e640:	68b8      	ldr	r0, [r7, #8]
 800e642:	f000 f8f9 	bl	800e838 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800e646:	2301      	movs	r3, #1
 800e648:	613b      	str	r3, [r7, #16]
 800e64a:	e010      	b.n	800e66e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	2b01      	cmp	r3, #1
 800e650:	d002      	beq.n	800e658 <HAL_FLASH_Program+0x84>
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	2b02      	cmp	r3, #2
 800e656:	d10a      	bne.n	800e66e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	4619      	mov	r1, r3
 800e65c:	68b8      	ldr	r0, [r7, #8]
 800e65e:	f000 f911 	bl	800e884 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	2b02      	cmp	r3, #2
 800e666:	d102      	bne.n	800e66e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800e668:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e66c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e66e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e672:	f000 f88b 	bl	800e78c <FLASH_WaitForLastOperation>
 800e676:	4603      	mov	r3, r0
 800e678:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 800e67a:	693b      	ldr	r3, [r7, #16]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d006      	beq.n	800e68e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800e680:	4b09      	ldr	r3, [pc, #36]	@ (800e6a8 <HAL_FLASH_Program+0xd4>)
 800e682:	695a      	ldr	r2, [r3, #20]
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	43db      	mvns	r3, r3
 800e688:	4907      	ldr	r1, [pc, #28]	@ (800e6a8 <HAL_FLASH_Program+0xd4>)
 800e68a:	4013      	ands	r3, r2
 800e68c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800e68e:	f000 fae5 	bl	800ec5c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800e692:	4b04      	ldr	r3, [pc, #16]	@ (800e6a4 <HAL_FLASH_Program+0xd0>)
 800e694:	2200      	movs	r2, #0
 800e696:	701a      	strb	r2, [r3, #0]

  return status;
 800e698:	7dfb      	ldrb	r3, [r7, #23]
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3718      	adds	r7, #24
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}
 800e6a2:	bf00      	nop
 800e6a4:	20000014 	.word	0x20000014
 800e6a8:	40022000 	.word	0x40022000

0800e6ac <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800e6ac:	b480      	push	{r7}
 800e6ae:	b083      	sub	sp, #12
 800e6b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800e6b6:	4b0b      	ldr	r3, [pc, #44]	@ (800e6e4 <HAL_FLASH_Unlock+0x38>)
 800e6b8:	695b      	ldr	r3, [r3, #20]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	da0b      	bge.n	800e6d6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800e6be:	4b09      	ldr	r3, [pc, #36]	@ (800e6e4 <HAL_FLASH_Unlock+0x38>)
 800e6c0:	4a09      	ldr	r2, [pc, #36]	@ (800e6e8 <HAL_FLASH_Unlock+0x3c>)
 800e6c2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800e6c4:	4b07      	ldr	r3, [pc, #28]	@ (800e6e4 <HAL_FLASH_Unlock+0x38>)
 800e6c6:	4a09      	ldr	r2, [pc, #36]	@ (800e6ec <HAL_FLASH_Unlock+0x40>)
 800e6c8:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800e6ca:	4b06      	ldr	r3, [pc, #24]	@ (800e6e4 <HAL_FLASH_Unlock+0x38>)
 800e6cc:	695b      	ldr	r3, [r3, #20]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	da01      	bge.n	800e6d6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800e6d6:	79fb      	ldrb	r3, [r7, #7]
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	370c      	adds	r7, #12
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e2:	4770      	bx	lr
 800e6e4:	40022000 	.word	0x40022000
 800e6e8:	45670123 	.word	0x45670123
 800e6ec:	cdef89ab 	.word	0xcdef89ab

0800e6f0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800e6f0:	b480      	push	{r7}
 800e6f2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800e6f4:	4b05      	ldr	r3, [pc, #20]	@ (800e70c <HAL_FLASH_Lock+0x1c>)
 800e6f6:	695b      	ldr	r3, [r3, #20]
 800e6f8:	4a04      	ldr	r2, [pc, #16]	@ (800e70c <HAL_FLASH_Lock+0x1c>)
 800e6fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800e6fe:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800e700:	2300      	movs	r3, #0
}
 800e702:	4618      	mov	r0, r3
 800e704:	46bd      	mov	sp, r7
 800e706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70a:	4770      	bx	lr
 800e70c:	40022000 	.word	0x40022000

0800e710 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800e710:	b480      	push	{r7}
 800e712:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800e714:	4b09      	ldr	r3, [pc, #36]	@ (800e73c <HAL_FLASH_OB_Unlock+0x2c>)
 800e716:	695b      	ldr	r3, [r3, #20]
 800e718:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d007      	beq.n	800e730 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800e720:	4b06      	ldr	r3, [pc, #24]	@ (800e73c <HAL_FLASH_OB_Unlock+0x2c>)
 800e722:	4a07      	ldr	r2, [pc, #28]	@ (800e740 <HAL_FLASH_OB_Unlock+0x30>)
 800e724:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800e726:	4b05      	ldr	r3, [pc, #20]	@ (800e73c <HAL_FLASH_OB_Unlock+0x2c>)
 800e728:	4a06      	ldr	r2, [pc, #24]	@ (800e744 <HAL_FLASH_OB_Unlock+0x34>)
 800e72a:	60da      	str	r2, [r3, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800e72c:	2300      	movs	r3, #0
 800e72e:	e000      	b.n	800e732 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 800e730:	2301      	movs	r3, #1
}
 800e732:	4618      	mov	r0, r3
 800e734:	46bd      	mov	sp, r7
 800e736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73a:	4770      	bx	lr
 800e73c:	40022000 	.word	0x40022000
 800e740:	08192a3b 	.word	0x08192a3b
 800e744:	4c5d6e7f 	.word	0x4c5d6e7f

0800e748 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 800e748:	b480      	push	{r7}
 800e74a:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 800e74c:	4b05      	ldr	r3, [pc, #20]	@ (800e764 <HAL_FLASH_OB_Lock+0x1c>)
 800e74e:	695b      	ldr	r3, [r3, #20]
 800e750:	4a04      	ldr	r2, [pc, #16]	@ (800e764 <HAL_FLASH_OB_Lock+0x1c>)
 800e752:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e756:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 800e758:	2300      	movs	r3, #0
}
 800e75a:	4618      	mov	r0, r3
 800e75c:	46bd      	mov	sp, r7
 800e75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e762:	4770      	bx	lr
 800e764:	40022000 	.word	0x40022000

0800e768 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 800e76c:	4b06      	ldr	r3, [pc, #24]	@ (800e788 <HAL_FLASH_OB_Launch+0x20>)
 800e76e:	695b      	ldr	r3, [r3, #20]
 800e770:	4a05      	ldr	r2, [pc, #20]	@ (800e788 <HAL_FLASH_OB_Launch+0x20>)
 800e772:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e776:	6153      	str	r3, [r2, #20]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 800e778:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e77c:	f000 f806 	bl	800e78c <FLASH_WaitForLastOperation>
 800e780:	4603      	mov	r3, r0
}
 800e782:	4618      	mov	r0, r3
 800e784:	bd80      	pop	{r7, pc}
 800e786:	bf00      	nop
 800e788:	40022000 	.word	0x40022000

0800e78c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b084      	sub	sp, #16
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800e794:	f7fd fd6e 	bl	800c274 <HAL_GetTick>
 800e798:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800e79a:	e00d      	b.n	800e7b8 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7a2:	d009      	beq.n	800e7b8 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 800e7a4:	f7fd fd66 	bl	800c274 <HAL_GetTick>
 800e7a8:	4602      	mov	r2, r0
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	1ad3      	subs	r3, r2, r3
 800e7ae:	687a      	ldr	r2, [r7, #4]
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d801      	bhi.n	800e7b8 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 800e7b4:	2303      	movs	r3, #3
 800e7b6:	e036      	b.n	800e826 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800e7b8:	4b1d      	ldr	r3, [pc, #116]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e7ba:	691b      	ldr	r3, [r3, #16]
 800e7bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d1eb      	bne.n	800e79c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800e7c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e7c6:	691a      	ldr	r2, [r3, #16]
 800e7c8:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800e7cc:	4013      	ands	r3, r2
 800e7ce:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800e7d0:	68bb      	ldr	r3, [r7, #8]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d01d      	beq.n	800e812 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800e7d6:	4b17      	ldr	r3, [pc, #92]	@ (800e834 <FLASH_WaitForLastOperation+0xa8>)
 800e7d8:	685a      	ldr	r2, [r3, #4]
 800e7da:	68bb      	ldr	r3, [r7, #8]
 800e7dc:	4313      	orrs	r3, r2
 800e7de:	4a15      	ldr	r2, [pc, #84]	@ (800e834 <FLASH_WaitForLastOperation+0xa8>)
 800e7e0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800e7e2:	68bb      	ldr	r3, [r7, #8]
 800e7e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7e8:	d307      	bcc.n	800e7fa <FLASH_WaitForLastOperation+0x6e>
 800e7ea:	4b11      	ldr	r3, [pc, #68]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e7ec:	699a      	ldr	r2, [r3, #24]
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e7f4:	490e      	ldr	r1, [pc, #56]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e7f6:	4313      	orrs	r3, r2
 800e7f8:	618b      	str	r3, [r1, #24]
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800e800:	2b00      	cmp	r3, #0
 800e802:	d004      	beq.n	800e80e <FLASH_WaitForLastOperation+0x82>
 800e804:	4a0a      	ldr	r2, [pc, #40]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e806:	68bb      	ldr	r3, [r7, #8]
 800e808:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800e80c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800e80e:	2301      	movs	r3, #1
 800e810:	e009      	b.n	800e826 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800e812:	4b07      	ldr	r3, [pc, #28]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e814:	691b      	ldr	r3, [r3, #16]
 800e816:	f003 0301 	and.w	r3, r3, #1
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d002      	beq.n	800e824 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800e81e:	4b04      	ldr	r3, [pc, #16]	@ (800e830 <FLASH_WaitForLastOperation+0xa4>)
 800e820:	2201      	movs	r2, #1
 800e822:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 800e824:	2300      	movs	r3, #0
}
 800e826:	4618      	mov	r0, r3
 800e828:	3710      	adds	r7, #16
 800e82a:	46bd      	mov	sp, r7
 800e82c:	bd80      	pop	{r7, pc}
 800e82e:	bf00      	nop
 800e830:	40022000 	.word	0x40022000
 800e834:	20000014 	.word	0x20000014

0800e838 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800e838:	b480      	push	{r7}
 800e83a:	b085      	sub	sp, #20
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	60f8      	str	r0, [r7, #12]
 800e840:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800e844:	4b0e      	ldr	r3, [pc, #56]	@ (800e880 <FLASH_Program_DoubleWord+0x48>)
 800e846:	695b      	ldr	r3, [r3, #20]
 800e848:	4a0d      	ldr	r2, [pc, #52]	@ (800e880 <FLASH_Program_DoubleWord+0x48>)
 800e84a:	f043 0301 	orr.w	r3, r3, #1
 800e84e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	683a      	ldr	r2, [r7, #0]
 800e854:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800e856:	f3bf 8f6f 	isb	sy
}
 800e85a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800e85c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e860:	f04f 0200 	mov.w	r2, #0
 800e864:	f04f 0300 	mov.w	r3, #0
 800e868:	000a      	movs	r2, r1
 800e86a:	2300      	movs	r3, #0
 800e86c:	68f9      	ldr	r1, [r7, #12]
 800e86e:	3104      	adds	r1, #4
 800e870:	4613      	mov	r3, r2
 800e872:	600b      	str	r3, [r1, #0]
}
 800e874:	bf00      	nop
 800e876:	3714      	adds	r7, #20
 800e878:	46bd      	mov	sp, r7
 800e87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87e:	4770      	bx	lr
 800e880:	40022000 	.word	0x40022000

0800e884 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800e884:	b480      	push	{r7}
 800e886:	b089      	sub	sp, #36	@ 0x24
 800e888:	af00      	add	r7, sp, #0
 800e88a:	6078      	str	r0, [r7, #4]
 800e88c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800e88e:	2340      	movs	r3, #64	@ 0x40
 800e890:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800e89a:	4b14      	ldr	r3, [pc, #80]	@ (800e8ec <FLASH_Program_Fast+0x68>)
 800e89c:	695b      	ldr	r3, [r3, #20]
 800e89e:	4a13      	ldr	r2, [pc, #76]	@ (800e8ec <FLASH_Program_Fast+0x68>)
 800e8a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e8a4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8a6:	f3ef 8310 	mrs	r3, PRIMASK
 800e8aa:	60fb      	str	r3, [r7, #12]
  return(result);
 800e8ac:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800e8ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e8b0:	b672      	cpsid	i
}
 800e8b2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	681a      	ldr	r2, [r3, #0]
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800e8bc:	69bb      	ldr	r3, [r7, #24]
 800e8be:	3304      	adds	r3, #4
 800e8c0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800e8c2:	697b      	ldr	r3, [r7, #20]
 800e8c4:	3304      	adds	r3, #4
 800e8c6:	617b      	str	r3, [r7, #20]
    row_index--;
 800e8c8:	7ffb      	ldrb	r3, [r7, #31]
 800e8ca:	3b01      	subs	r3, #1
 800e8cc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800e8ce:	7ffb      	ldrb	r3, [r7, #31]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d1ef      	bne.n	800e8b4 <FLASH_Program_Fast+0x30>
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	f383 8810 	msr	PRIMASK, r3
}
 800e8de:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800e8e0:	bf00      	nop
 800e8e2:	3724      	adds	r7, #36	@ 0x24
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ea:	4770      	bx	lr
 800e8ec:	40022000 	.word	0x40022000

0800e8f0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
 800e8f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800e8fa:	4b49      	ldr	r3, [pc, #292]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e8fc:	781b      	ldrb	r3, [r3, #0]
 800e8fe:	2b01      	cmp	r3, #1
 800e900:	d101      	bne.n	800e906 <HAL_FLASHEx_Erase+0x16>
 800e902:	2302      	movs	r3, #2
 800e904:	e087      	b.n	800ea16 <HAL_FLASHEx_Erase+0x126>
 800e906:	4b46      	ldr	r3, [pc, #280]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e908:	2201      	movs	r2, #1
 800e90a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e90c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e910:	f7ff ff3c 	bl	800e78c <FLASH_WaitForLastOperation>
 800e914:	4603      	mov	r3, r0
 800e916:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800e918:	7bfb      	ldrb	r3, [r7, #15]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d177      	bne.n	800ea0e <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800e91e:	4b40      	ldr	r3, [pc, #256]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e920:	2200      	movs	r2, #0
 800e922:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800e924:	4b3f      	ldr	r3, [pc, #252]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d013      	beq.n	800e958 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800e930:	4b3c      	ldr	r3, [pc, #240]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d009      	beq.n	800e950 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800e93c:	4b39      	ldr	r3, [pc, #228]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4a38      	ldr	r2, [pc, #224]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e942:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e946:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800e948:	4b35      	ldr	r3, [pc, #212]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e94a:	2203      	movs	r2, #3
 800e94c:	771a      	strb	r2, [r3, #28]
 800e94e:	e016      	b.n	800e97e <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800e950:	4b33      	ldr	r3, [pc, #204]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e952:	2201      	movs	r2, #1
 800e954:	771a      	strb	r2, [r3, #28]
 800e956:	e012      	b.n	800e97e <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800e958:	4b32      	ldr	r3, [pc, #200]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e960:	2b00      	cmp	r3, #0
 800e962:	d009      	beq.n	800e978 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800e964:	4b2f      	ldr	r3, [pc, #188]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	4a2e      	ldr	r2, [pc, #184]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e96a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e96e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800e970:	4b2b      	ldr	r3, [pc, #172]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e972:	2202      	movs	r2, #2
 800e974:	771a      	strb	r2, [r3, #28]
 800e976:	e002      	b.n	800e97e <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800e978:	4b29      	ldr	r3, [pc, #164]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800e97a:	2200      	movs	r2, #0
 800e97c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	2b01      	cmp	r3, #1
 800e984:	d113      	bne.n	800e9ae <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	685b      	ldr	r3, [r3, #4]
 800e98a:	4618      	mov	r0, r3
 800e98c:	f000 f908 	bl	800eba0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e990:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e994:	f7ff fefa 	bl	800e78c <FLASH_WaitForLastOperation>
 800e998:	4603      	mov	r3, r0
 800e99a:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 800e99c:	4b21      	ldr	r3, [pc, #132]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e99e:	695b      	ldr	r3, [r3, #20]
 800e9a0:	4a20      	ldr	r2, [pc, #128]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e9a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800e9a6:	f023 0304 	bic.w	r3, r3, #4
 800e9aa:	6153      	str	r3, [r2, #20]
 800e9ac:	e02d      	b.n	800ea0a <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	f04f 32ff 	mov.w	r2, #4294967295
 800e9b4:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	689b      	ldr	r3, [r3, #8]
 800e9ba:	60bb      	str	r3, [r7, #8]
 800e9bc:	e01d      	b.n	800e9fa <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	685b      	ldr	r3, [r3, #4]
 800e9c2:	4619      	mov	r1, r3
 800e9c4:	68b8      	ldr	r0, [r7, #8]
 800e9c6:	f000 f913 	bl	800ebf0 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800e9ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800e9ce:	f7ff fedd 	bl	800e78c <FLASH_WaitForLastOperation>
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800e9d6:	4b13      	ldr	r3, [pc, #76]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e9d8:	695b      	ldr	r3, [r3, #20]
 800e9da:	4a12      	ldr	r2, [pc, #72]	@ (800ea24 <HAL_FLASHEx_Erase+0x134>)
 800e9dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800e9e0:	f023 0302 	bic.w	r3, r3, #2
 800e9e4:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800e9e6:	7bfb      	ldrb	r3, [r7, #15]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d003      	beq.n	800e9f4 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	68ba      	ldr	r2, [r7, #8]
 800e9f0:	601a      	str	r2, [r3, #0]
          break;
 800e9f2:	e00a      	b.n	800ea0a <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	3301      	adds	r3, #1
 800e9f8:	60bb      	str	r3, [r7, #8]
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	689a      	ldr	r2, [r3, #8]
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	68db      	ldr	r3, [r3, #12]
 800ea02:	4413      	add	r3, r2
 800ea04:	68ba      	ldr	r2, [r7, #8]
 800ea06:	429a      	cmp	r2, r3
 800ea08:	d3d9      	bcc.n	800e9be <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800ea0a:	f000 f927 	bl	800ec5c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ea0e:	4b04      	ldr	r3, [pc, #16]	@ (800ea20 <HAL_FLASHEx_Erase+0x130>)
 800ea10:	2200      	movs	r2, #0
 800ea12:	701a      	strb	r2, [r3, #0]

  return status;
 800ea14:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea16:	4618      	mov	r0, r3
 800ea18:	3710      	adds	r7, #16
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	bd80      	pop	{r7, pc}
 800ea1e:	bf00      	nop
 800ea20:	20000014 	.word	0x20000014
 800ea24:	40022000 	.word	0x40022000

0800ea28 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b084      	sub	sp, #16
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ea30:	2300      	movs	r3, #0
 800ea32:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ea34:	4b32      	ldr	r3, [pc, #200]	@ (800eb00 <HAL_FLASHEx_OBProgram+0xd8>)
 800ea36:	781b      	ldrb	r3, [r3, #0]
 800ea38:	2b01      	cmp	r3, #1
 800ea3a:	d101      	bne.n	800ea40 <HAL_FLASHEx_OBProgram+0x18>
 800ea3c:	2302      	movs	r3, #2
 800ea3e:	e05a      	b.n	800eaf6 <HAL_FLASHEx_OBProgram+0xce>
 800ea40:	4b2f      	ldr	r3, [pc, #188]	@ (800eb00 <HAL_FLASHEx_OBProgram+0xd8>)
 800ea42:	2201      	movs	r2, #1
 800ea44:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ea46:	4b2e      	ldr	r3, [pc, #184]	@ (800eb00 <HAL_FLASHEx_OBProgram+0xd8>)
 800ea48:	2200      	movs	r2, #0
 800ea4a:	605a      	str	r2, [r3, #4]

  /* Write protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	f003 0301 	and.w	r3, r3, #1
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d00d      	beq.n	800ea74 <HAL_FLASHEx_OBProgram+0x4c>
  {
    /* Configure of Write protection on the selected area */
    if(FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK)
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	6858      	ldr	r0, [r3, #4]
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	6899      	ldr	r1, [r3, #8]
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	68db      	ldr	r3, [r3, #12]
 800ea64:	461a      	mov	r2, r3
 800ea66:	f000 f943 	bl	800ecf0 <FLASH_OB_WRPConfig>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d001      	beq.n	800ea74 <HAL_FLASHEx_OBProgram+0x4c>
    {
      status = HAL_ERROR;
 800ea70:	2301      	movs	r3, #1
 800ea72:	73fb      	strb	r3, [r7, #15]
    }

  }

  /* Read protection configuration */
  if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	f003 0302 	and.w	r3, r3, #2
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d009      	beq.n	800ea94 <HAL_FLASHEx_OBProgram+0x6c>
  {
    /* Configure the Read protection level */
    if(FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	691b      	ldr	r3, [r3, #16]
 800ea84:	4618      	mov	r0, r3
 800ea86:	f000 f997 	bl	800edb8 <FLASH_OB_RDPConfig>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d001      	beq.n	800ea94 <HAL_FLASHEx_OBProgram+0x6c>
    {
      status = HAL_ERROR;
 800ea90:	2301      	movs	r3, #1
 800ea92:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* User Configuration */
  if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	f003 0304 	and.w	r3, r3, #4
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d00c      	beq.n	800eaba <HAL_FLASHEx_OBProgram+0x92>
  {
    /* Configure the user option bytes */
    if(FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	695a      	ldr	r2, [r3, #20]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	699b      	ldr	r3, [r3, #24]
 800eaa8:	4619      	mov	r1, r3
 800eaaa:	4610      	mov	r0, r2
 800eaac:	f000 f9b2 	bl	800ee14 <FLASH_OB_UserConfig>
 800eab0:	4603      	mov	r3, r0
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d001      	beq.n	800eaba <HAL_FLASHEx_OBProgram+0x92>
    {
      status = HAL_ERROR;
 800eab6:	2301      	movs	r3, #1
 800eab8:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* PCROP Configuration */
  if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	f003 0308 	and.w	r3, r3, #8
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d013      	beq.n	800eaee <HAL_FLASHEx_OBProgram+0xc6>
  {
    if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr)
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	6a1a      	ldr	r2, [r3, #32]
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eace:	429a      	cmp	r2, r3
 800ead0:	d00d      	beq.n	800eaee <HAL_FLASHEx_OBProgram+0xc6>
    {
      /* Configure the Proprietary code readout protection */
      if(FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	69d8      	ldr	r0, [r3, #28]
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	6a19      	ldr	r1, [r3, #32]
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eade:	461a      	mov	r2, r3
 800eae0:	f000 fa90 	bl	800f004 <FLASH_OB_PCROPConfig>
 800eae4:	4603      	mov	r3, r0
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d001      	beq.n	800eaee <HAL_FLASHEx_OBProgram+0xc6>
      {
        status = HAL_ERROR;
 800eaea:	2301      	movs	r3, #1
 800eaec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800eaee:	4b04      	ldr	r3, [pc, #16]	@ (800eb00 <HAL_FLASHEx_OBProgram+0xd8>)
 800eaf0:	2200      	movs	r2, #0
 800eaf2:	701a      	strb	r2, [r3, #0]

  return status;
 800eaf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	3710      	adds	r7, #16
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}
 800eafe:	bf00      	nop
 800eb00:	20000014 	.word	0x20000014

0800eb04 <HAL_FLASHEx_OBGetConfig>:
  *         which area is requested for the WRP and PCROP, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b082      	sub	sp, #8
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	2206      	movs	r2, #6
 800eb10:	601a      	str	r2, [r3, #0]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	685b      	ldr	r3, [r3, #4]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d00b      	beq.n	800eb32 <HAL_FLASHEx_OBGetConfig+0x2e>
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	685b      	ldr	r3, [r3, #4]
 800eb1e:	2b01      	cmp	r3, #1
 800eb20:	d007      	beq.n	800eb32 <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	685b      	ldr	r3, [r3, #4]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 800eb26:	2b02      	cmp	r3, #2
 800eb28:	d003      	beq.n	800eb32 <HAL_FLASHEx_OBGetConfig+0x2e>
     (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	685b      	ldr	r3, [r3, #4]
 800eb2e:	2b04      	cmp	r3, #4
 800eb30:	d10f      	bne.n	800eb52 <HAL_FLASHEx_OBGetConfig+0x4e>
#else
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	f043 0201 	orr.w	r2, r3, #1
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	6858      	ldr	r0, [r3, #4]
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	f103 0108 	add.w	r1, r3, #8
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	330c      	adds	r3, #12
 800eb4c:	461a      	mov	r2, r3
 800eb4e:	f000 fb05 	bl	800f15c <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800eb52:	f000 fb4d 	bl	800f1f0 <FLASH_OB_GetRDP>
 800eb56:	4602      	mov	r2, r0
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	611a      	str	r2, [r3, #16]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800eb5c:	f000 fb62 	bl	800f224 <FLASH_OB_GetUser>
 800eb60:	4602      	mov	r2, r0
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	619a      	str	r2, [r3, #24]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  if((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	69db      	ldr	r3, [r3, #28]
 800eb6a:	2b01      	cmp	r3, #1
 800eb6c:	d003      	beq.n	800eb76 <HAL_FLASHEx_OBGetConfig+0x72>
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	69db      	ldr	r3, [r3, #28]
 800eb72:	2b02      	cmp	r3, #2
 800eb74:	d110      	bne.n	800eb98 <HAL_FLASHEx_OBGetConfig+0x94>
#else
  if(pOBInit->PCROPConfig == FLASH_BANK_1)
#endif
  {
    pOBInit->OptionType |= OPTIONBYTE_PCROP;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f043 0208 	orr.w	r2, r3, #8
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	601a      	str	r2, [r3, #0]
    /* Get the Proprietary code readout protection */
    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr));
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	f103 001c 	add.w	r0, r3, #28
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f103 0120 	add.w	r1, r3, #32
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	3324      	adds	r3, #36	@ 0x24
 800eb92:	461a      	mov	r2, r3
 800eb94:	f000 fb5a 	bl	800f24c <FLASH_OB_GetPCROP>
  }
}
 800eb98:	bf00      	nop
 800eb9a:	3708      	adds	r7, #8
 800eb9c:	46bd      	mov	sp, r7
 800eb9e:	bd80      	pop	{r7, pc}

0800eba0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800eba0:	b480      	push	{r7}
 800eba2:	b083      	sub	sp, #12
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f003 0301 	and.w	r3, r3, #1
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d005      	beq.n	800ebbe <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800ebb2:	4b0e      	ldr	r3, [pc, #56]	@ (800ebec <FLASH_MassErase+0x4c>)
 800ebb4:	695b      	ldr	r3, [r3, #20]
 800ebb6:	4a0d      	ldr	r2, [pc, #52]	@ (800ebec <FLASH_MassErase+0x4c>)
 800ebb8:	f043 0304 	orr.w	r3, r3, #4
 800ebbc:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f003 0302 	and.w	r3, r3, #2
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d005      	beq.n	800ebd4 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800ebc8:	4b08      	ldr	r3, [pc, #32]	@ (800ebec <FLASH_MassErase+0x4c>)
 800ebca:	695b      	ldr	r3, [r3, #20]
 800ebcc:	4a07      	ldr	r2, [pc, #28]	@ (800ebec <FLASH_MassErase+0x4c>)
 800ebce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebd2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800ebd4:	4b05      	ldr	r3, [pc, #20]	@ (800ebec <FLASH_MassErase+0x4c>)
 800ebd6:	695b      	ldr	r3, [r3, #20]
 800ebd8:	4a04      	ldr	r2, [pc, #16]	@ (800ebec <FLASH_MassErase+0x4c>)
 800ebda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ebde:	6153      	str	r3, [r2, #20]
}
 800ebe0:	bf00      	nop
 800ebe2:	370c      	adds	r7, #12
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebea:	4770      	bx	lr
 800ebec:	40022000 	.word	0x40022000

0800ebf0 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	b083      	sub	sp, #12
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	f003 0301 	and.w	r3, r3, #1
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d006      	beq.n	800ec12 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800ec04:	4b14      	ldr	r3, [pc, #80]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec06:	695b      	ldr	r3, [r3, #20]
 800ec08:	4a13      	ldr	r2, [pc, #76]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ec0e:	6153      	str	r3, [r2, #20]
 800ec10:	e005      	b.n	800ec1e <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800ec12:	4b11      	ldr	r3, [pc, #68]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec14:	695b      	ldr	r3, [r3, #20]
 800ec16:	4a10      	ldr	r2, [pc, #64]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800ec1c:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800ec1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec20:	695b      	ldr	r3, [r3, #20]
 800ec22:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	00db      	lsls	r3, r3, #3
 800ec2a:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800ec2e:	490a      	ldr	r1, [pc, #40]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec30:	4313      	orrs	r3, r2
 800ec32:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800ec34:	4b08      	ldr	r3, [pc, #32]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec36:	695b      	ldr	r3, [r3, #20]
 800ec38:	4a07      	ldr	r2, [pc, #28]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec3a:	f043 0302 	orr.w	r3, r3, #2
 800ec3e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800ec40:	4b05      	ldr	r3, [pc, #20]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec42:	695b      	ldr	r3, [r3, #20]
 800ec44:	4a04      	ldr	r2, [pc, #16]	@ (800ec58 <FLASH_PageErase+0x68>)
 800ec46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ec4a:	6153      	str	r3, [r2, #20]
}
 800ec4c:	bf00      	nop
 800ec4e:	370c      	adds	r7, #12
 800ec50:	46bd      	mov	sp, r7
 800ec52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec56:	4770      	bx	lr
 800ec58:	40022000 	.word	0x40022000

0800ec5c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800ec5c:	b480      	push	{r7}
 800ec5e:	b083      	sub	sp, #12
 800ec60:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800ec62:	4b21      	ldr	r3, [pc, #132]	@ (800ece8 <FLASH_FlushCaches+0x8c>)
 800ec64:	7f1b      	ldrb	r3, [r3, #28]
 800ec66:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800ec68:	79fb      	ldrb	r3, [r7, #7]
 800ec6a:	2b01      	cmp	r3, #1
 800ec6c:	d002      	beq.n	800ec74 <FLASH_FlushCaches+0x18>
 800ec6e:	79fb      	ldrb	r3, [r7, #7]
 800ec70:	2b03      	cmp	r3, #3
 800ec72:	d117      	bne.n	800eca4 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800ec74:	4b1d      	ldr	r3, [pc, #116]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	4a1c      	ldr	r2, [pc, #112]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec7a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ec7e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800ec80:	4b1a      	ldr	r3, [pc, #104]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	4a19      	ldr	r2, [pc, #100]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec86:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800ec8a:	6013      	str	r3, [r2, #0]
 800ec8c:	4b17      	ldr	r3, [pc, #92]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	4a16      	ldr	r2, [pc, #88]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ec96:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ec98:	4b14      	ldr	r3, [pc, #80]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a13      	ldr	r2, [pc, #76]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ec9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800eca2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800eca4:	79fb      	ldrb	r3, [r7, #7]
 800eca6:	2b02      	cmp	r3, #2
 800eca8:	d002      	beq.n	800ecb0 <FLASH_FlushCaches+0x54>
 800ecaa:	79fb      	ldrb	r3, [r7, #7]
 800ecac:	2b03      	cmp	r3, #3
 800ecae:	d111      	bne.n	800ecd4 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800ecb0:	4b0e      	ldr	r3, [pc, #56]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	4a0d      	ldr	r2, [pc, #52]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ecb6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ecba:	6013      	str	r3, [r2, #0]
 800ecbc:	4b0b      	ldr	r3, [pc, #44]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	4a0a      	ldr	r2, [pc, #40]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ecc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ecc6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800ecc8:	4b08      	ldr	r3, [pc, #32]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	4a07      	ldr	r2, [pc, #28]	@ (800ecec <FLASH_FlushCaches+0x90>)
 800ecce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ecd2:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800ecd4:	4b04      	ldr	r3, [pc, #16]	@ (800ece8 <FLASH_FlushCaches+0x8c>)
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	771a      	strb	r2, [r3, #28]
}
 800ecda:	bf00      	nop
 800ecdc:	370c      	adds	r7, #12
 800ecde:	46bd      	mov	sp, r7
 800ece0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece4:	4770      	bx	lr
 800ece6:	bf00      	nop
 800ece8:	20000014 	.word	0x20000014
 800ecec:	40022000 	.word	0x40022000

0800ecf0 <FLASH_OB_WRPConfig>:
  *          This parameter can be page number between WRPStartOffset and (max number of pages in the bank - 1)
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b086      	sub	sp, #24
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRDPEndOffset));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ecfc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ed00:	f7ff fd44 	bl	800e78c <FLASH_WaitForLastOperation>
 800ed04:	4603      	mov	r3, r0
 800ed06:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800ed08:	7dfb      	ldrb	r3, [r7, #23]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d14c      	bne.n	800eda8 <FLASH_OB_WRPConfig+0xb8>
  {
    /* Configure the write protected area */
    if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d10b      	bne.n	800ed2c <FLASH_OB_WRPConfig+0x3c>
    {
      MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END),
 800ed14:	4b27      	ldr	r3, [pc, #156]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed18:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	0419      	lsls	r1, r3, #16
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	430b      	orrs	r3, r1
 800ed24:	4923      	ldr	r1, [pc, #140]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed26:	4313      	orrs	r3, r2
 800ed28:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800ed2a:	e02b      	b.n	800ed84 <FLASH_OB_WRPConfig+0x94>
                 (WRPStartOffset | (WRDPEndOffset << 16)));
    }
    else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	2b01      	cmp	r3, #1
 800ed30:	d10b      	bne.n	800ed4a <FLASH_OB_WRPConfig+0x5a>
    {
      MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END),
 800ed32:	4b20      	ldr	r3, [pc, #128]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed36:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	0419      	lsls	r1, r3, #16
 800ed3e:	68bb      	ldr	r3, [r7, #8]
 800ed40:	430b      	orrs	r3, r1
 800ed42:	491c      	ldr	r1, [pc, #112]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed44:	4313      	orrs	r3, r2
 800ed46:	630b      	str	r3, [r1, #48]	@ 0x30
 800ed48:	e01c      	b.n	800ed84 <FLASH_OB_WRPConfig+0x94>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	2b02      	cmp	r3, #2
 800ed4e:	d10b      	bne.n	800ed68 <FLASH_OB_WRPConfig+0x78>
    {
      MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END),
 800ed50:	4b18      	ldr	r3, [pc, #96]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ed54:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	0419      	lsls	r1, r3, #16
 800ed5c:	68bb      	ldr	r3, [r7, #8]
 800ed5e:	430b      	orrs	r3, r1
 800ed60:	4914      	ldr	r1, [pc, #80]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed62:	4313      	orrs	r3, r2
 800ed64:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800ed66:	e00d      	b.n	800ed84 <FLASH_OB_WRPConfig+0x94>
                 (WRPStartOffset | (WRDPEndOffset << 16)));
    }
    else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	2b04      	cmp	r3, #4
 800ed6c:	d10a      	bne.n	800ed84 <FLASH_OB_WRPConfig+0x94>
    {
      MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END),
 800ed6e:	4b11      	ldr	r3, [pc, #68]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed72:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	0419      	lsls	r1, r3, #16
 800ed7a:	68bb      	ldr	r3, [r7, #8]
 800ed7c:	430b      	orrs	r3, r1
 800ed7e:	490d      	ldr	r1, [pc, #52]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed80:	4313      	orrs	r3, r2
 800ed82:	650b      	str	r3, [r1, #80]	@ 0x50
    {
      /* Nothing to do */
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800ed84:	4b0b      	ldr	r3, [pc, #44]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed86:	695b      	ldr	r3, [r3, #20]
 800ed88:	4a0a      	ldr	r2, [pc, #40]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ed8e:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ed90:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ed94:	f7ff fcfa 	bl	800e78c <FLASH_WaitForLastOperation>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	75fb      	strb	r3, [r7, #23]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800ed9c:	4b05      	ldr	r3, [pc, #20]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800ed9e:	695b      	ldr	r3, [r3, #20]
 800eda0:	4a04      	ldr	r2, [pc, #16]	@ (800edb4 <FLASH_OB_WRPConfig+0xc4>)
 800eda2:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800eda6:	6153      	str	r3, [r2, #20]
  }

  return status;
 800eda8:	7dfb      	ldrb	r3, [r7, #23]
}
 800edaa:	4618      	mov	r0, r3
 800edac:	3718      	adds	r7, #24
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd80      	pop	{r7, pc}
 800edb2:	bf00      	nop
 800edb4:	40022000 	.word	0x40022000

0800edb8 <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
 800edb8:	b580      	push	{r7, lr}
 800edba:	b084      	sub	sp, #16
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800edc0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800edc4:	f7ff fce2 	bl	800e78c <FLASH_WaitForLastOperation>
 800edc8:	4603      	mov	r3, r0
 800edca:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800edcc:	7bfb      	ldrb	r3, [r7, #15]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d119      	bne.n	800ee06 <FLASH_OB_RDPConfig+0x4e>
  {
    /* Configure the RDP level in the option bytes register */
    MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 800edd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ee10 <FLASH_OB_RDPConfig+0x58>)
 800edd4:	6a1b      	ldr	r3, [r3, #32]
 800edd6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800edda:	490d      	ldr	r1, [pc, #52]	@ (800ee10 <FLASH_OB_RDPConfig+0x58>)
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	4313      	orrs	r3, r2
 800ede0:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800ede2:	4b0b      	ldr	r3, [pc, #44]	@ (800ee10 <FLASH_OB_RDPConfig+0x58>)
 800ede4:	695b      	ldr	r3, [r3, #20]
 800ede6:	4a0a      	ldr	r2, [pc, #40]	@ (800ee10 <FLASH_OB_RDPConfig+0x58>)
 800ede8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800edec:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800edee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800edf2:	f7ff fccb 	bl	800e78c <FLASH_WaitForLastOperation>
 800edf6:	4603      	mov	r3, r0
 800edf8:	73fb      	strb	r3, [r7, #15]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800edfa:	4b05      	ldr	r3, [pc, #20]	@ (800ee10 <FLASH_OB_RDPConfig+0x58>)
 800edfc:	695b      	ldr	r3, [r3, #20]
 800edfe:	4a04      	ldr	r2, [pc, #16]	@ (800ee10 <FLASH_OB_RDPConfig+0x58>)
 800ee00:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ee04:	6153      	str	r3, [r2, #20]
  }

  return status;
 800ee06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3710      	adds	r7, #16
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	40022000 	.word	0x40022000

0800ee14 <FLASH_OB_UserConfig>:
  *         DUALBANK(Bit21), nBOOT1(Bit23), SRAM2_PE(Bit24) and SRAM2_RST(Bit25).
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b086      	sub	sp, #24
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
 800ee1c:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
 800ee22:	2300      	movs	r3, #0
 800ee24:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ee26:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800ee2a:	f7ff fcaf 	bl	800e78c <FLASH_WaitForLastOperation>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800ee32:	7bfb      	ldrb	r3, [r7, #15]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	f040 80de 	bne.w	800eff6 <FLASH_OB_UserConfig+0x1e2>
  {
    if((UserType & OB_USER_BOR_LEV) != 0U)
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	f003 0301 	and.w	r3, r3, #1
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d009      	beq.n	800ee58 <FLASH_OB_UserConfig+0x44>
    {
      /* BOR level option byte should be modified */
      assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

      /* Set value and mask for BOR level option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ee4a:	697a      	ldr	r2, [r7, #20]
 800ee4c:	4313      	orrs	r3, r2
 800ee4e:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 800ee50:	693b      	ldr	r3, [r7, #16]
 800ee52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ee56:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_STOP) != 0U)
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f003 0302 	and.w	r3, r3, #2
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d009      	beq.n	800ee76 <FLASH_OB_UserConfig+0x62>
    {
      /* nRST_STOP option byte should be modified */
      assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

      /* Set value and mask for nRST_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ee68:	697a      	ldr	r2, [r7, #20]
 800ee6a:	4313      	orrs	r3, r2
 800ee6c:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ee74:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_STDBY) != 0U)
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f003 0304 	and.w	r3, r3, #4
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d009      	beq.n	800ee94 <FLASH_OB_UserConfig+0x80>
    {
      /* nRST_STDBY option byte should be modified */
      assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

      /* Set value and mask for nRST_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ee86:	697a      	ldr	r2, [r7, #20]
 800ee88:	4313      	orrs	r3, r2
 800ee8a:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ee92:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_nRST_SHDW) != 0U)
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d009      	beq.n	800eeb2 <FLASH_OB_UserConfig+0x9e>
    {
      /* nRST_SHDW option byte should be modified */
      assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

      /* Set value and mask for nRST_SHDW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 800ee9e:	683b      	ldr	r3, [r7, #0]
 800eea0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eea4:	697a      	ldr	r2, [r7, #20]
 800eea6:	4313      	orrs	r3, r2
 800eea8:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 800eeaa:	693b      	ldr	r3, [r7, #16]
 800eeac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800eeb0:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_SW) != 0U)
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	f003 0308 	and.w	r3, r3, #8
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d009      	beq.n	800eed0 <FLASH_OB_UserConfig+0xbc>
    {
      /* IWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

      /* Set value and mask for IWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800eec2:	697a      	ldr	r2, [r7, #20]
 800eec4:	4313      	orrs	r3, r2
 800eec6:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 800eec8:	693b      	ldr	r3, [r7, #16]
 800eeca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800eece:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_STOP) != 0U)
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f003 0310 	and.w	r3, r3, #16
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d009      	beq.n	800eeee <FLASH_OB_UserConfig+0xda>
    {
      /* IWDG_STOP option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

      /* Set value and mask for IWDG_STOP option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 800eeda:	683b      	ldr	r3, [r7, #0]
 800eedc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800eee0:	697a      	ldr	r2, [r7, #20]
 800eee2:	4313      	orrs	r3, r2
 800eee4:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 800eee6:	693b      	ldr	r3, [r7, #16]
 800eee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eeec:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_IWDG_STDBY) != 0U)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f003 0320 	and.w	r3, r3, #32
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d009      	beq.n	800ef0c <FLASH_OB_UserConfig+0xf8>
    {
      /* IWDG_STDBY option byte should be modified */
      assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

      /* Set value and mask for IWDG_STDBY option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800eefe:	697a      	ldr	r2, [r7, #20]
 800ef00:	4313      	orrs	r3, r2
 800ef02:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ef0a:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_WWDG_SW) != 0U)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d009      	beq.n	800ef2a <FLASH_OB_UserConfig+0x116>
    {
      /* WWDG_SW option byte should be modified */
      assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

      /* Set value and mask for WWDG_SW option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ef1c:	697a      	ldr	r2, [r7, #20]
 800ef1e:	4313      	orrs	r3, r2
 800ef20:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 800ef22:	693b      	ldr	r3, [r7, #16]
 800ef24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ef28:	613b      	str	r3, [r7, #16]

#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    if((UserType & OB_USER_BFB2) != 0U)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d009      	beq.n	800ef48 <FLASH_OB_UserConfig+0x134>
    {
      /* BFB2 option byte should be modified */
      assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2));

      /* Set value and mask for BFB2 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2);
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ef3a:	697a      	ldr	r2, [r7, #20]
 800ef3c:	4313      	orrs	r3, r2
 800ef3e:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_BFB2;
 800ef40:	693b      	ldr	r3, [r7, #16]
 800ef42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ef46:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_DUALBANK) != 0U)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d009      	beq.n	800ef66 <FLASH_OB_UserConfig+0x152>
#else
      /* DUALBANK option byte should be modified */
      assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

      /* Set value and mask for DUALBANK option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ef58:	697a      	ldr	r2, [r7, #20]
 800ef5a:	4313      	orrs	r3, r2
 800ef5c:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_DUALBANK;
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ef64:	613b      	str	r3, [r7, #16]
#endif
    }
#endif

    if((UserType & OB_USER_nBOOT1) != 0U)
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d009      	beq.n	800ef84 <FLASH_OB_UserConfig+0x170>
    {
      /* nBOOT1 option byte should be modified */
      assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1));

      /* Set value and mask for nBOOT1 option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1);
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ef76:	697a      	ldr	r2, [r7, #20]
 800ef78:	4313      	orrs	r3, r2
 800ef7a:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_nBOOT1;
 800ef7c:	693b      	ldr	r3, [r7, #16]
 800ef7e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ef82:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_SRAM2_PE) != 0U)
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d009      	beq.n	800efa2 <FLASH_OB_UserConfig+0x18e>
    {
      /* SRAM2_PE option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE));

      /* Set value and mask for SRAM2_PE option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE);
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ef94:	697a      	ldr	r2, [r7, #20]
 800ef96:	4313      	orrs	r3, r2
 800ef98:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM2_PE;
 800ef9a:	693b      	ldr	r3, [r7, #16]
 800ef9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800efa0:	613b      	str	r3, [r7, #16]
    }

    if((UserType & OB_USER_SRAM2_RST) != 0U)
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d009      	beq.n	800efc0 <FLASH_OB_UserConfig+0x1ac>
    {
      /* SRAM2_RST option byte should be modified */
      assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

      /* Set value and mask for SRAM2_RST option byte */
      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800efb2:	697a      	ldr	r2, [r7, #20]
 800efb4:	4313      	orrs	r3, r2
 800efb6:	617b      	str	r3, [r7, #20]
      optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 800efb8:	693b      	ldr	r3, [r7, #16]
 800efba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800efbe:	613b      	str	r3, [r7, #16]
      optr_reg_mask |= FLASH_OPTR_nBOOT0;
    }
#endif

    /* Configure the option bytes register */
    MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 800efc0:	4b0f      	ldr	r3, [pc, #60]	@ (800f000 <FLASH_OB_UserConfig+0x1ec>)
 800efc2:	6a1a      	ldr	r2, [r3, #32]
 800efc4:	693b      	ldr	r3, [r7, #16]
 800efc6:	43db      	mvns	r3, r3
 800efc8:	401a      	ands	r2, r3
 800efca:	490d      	ldr	r1, [pc, #52]	@ (800f000 <FLASH_OB_UserConfig+0x1ec>)
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	4313      	orrs	r3, r2
 800efd0:	620b      	str	r3, [r1, #32]

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800efd2:	4b0b      	ldr	r3, [pc, #44]	@ (800f000 <FLASH_OB_UserConfig+0x1ec>)
 800efd4:	695b      	ldr	r3, [r3, #20]
 800efd6:	4a0a      	ldr	r2, [pc, #40]	@ (800f000 <FLASH_OB_UserConfig+0x1ec>)
 800efd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800efdc:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800efde:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800efe2:	f7ff fbd3 	bl	800e78c <FLASH_WaitForLastOperation>
 800efe6:	4603      	mov	r3, r0
 800efe8:	73fb      	strb	r3, [r7, #15]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800efea:	4b05      	ldr	r3, [pc, #20]	@ (800f000 <FLASH_OB_UserConfig+0x1ec>)
 800efec:	695b      	ldr	r3, [r3, #20]
 800efee:	4a04      	ldr	r2, [pc, #16]	@ (800f000 <FLASH_OB_UserConfig+0x1ec>)
 800eff0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800eff4:	6153      	str	r3, [r2, #20]
  }

  return status;
 800eff6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3718      	adds	r7, #24
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}
 800f000:	40022000 	.word	0x40022000

0800f004 <FLASH_OB_PCROPConfig>:
  *          This parameter can be an address between PCROPStartAddr and end of the bank
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b088      	sub	sp, #32
 800f008:	af00      	add	r7, sp, #0
 800f00a:	60f8      	str	r0, [r7, #12]
 800f00c:	60b9      	str	r1, [r7, #8]
 800f00e:	607a      	str	r2, [r7, #4]
  assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr));
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f010:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800f014:	f7ff fbba 	bl	800e78c <FLASH_WaitForLastOperation>
 800f018:	4603      	mov	r3, r0
 800f01a:	77fb      	strb	r3, [r7, #31]

  if(status == HAL_OK)
 800f01c:	7ffb      	ldrb	r3, [r7, #31]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	f040 808c 	bne.w	800f13c <FLASH_OB_PCROPConfig+0x138>
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Get the information about the bank swapping */
    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 800f024:	4b48      	ldr	r3, [pc, #288]	@ (800f148 <FLASH_OB_PCROPConfig+0x144>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d115      	bne.n	800f05c <FLASH_OB_PCROPConfig+0x58>
    {
      bank1_addr = FLASH_BASE;
 800f030:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f034:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800f036:	4b45      	ldr	r3, [pc, #276]	@ (800f14c <FLASH_OB_PCROPConfig+0x148>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	b29b      	uxth	r3, r3
 800f03c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f040:	4293      	cmp	r3, r2
 800f042:	d008      	beq.n	800f056 <FLASH_OB_PCROPConfig+0x52>
 800f044:	4b41      	ldr	r3, [pc, #260]	@ (800f14c <FLASH_OB_PCROPConfig+0x148>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	029b      	lsls	r3, r3, #10
 800f04a:	085a      	lsrs	r2, r3, #1
 800f04c:	4b40      	ldr	r3, [pc, #256]	@ (800f150 <FLASH_OB_PCROPConfig+0x14c>)
 800f04e:	4013      	ands	r3, r2
 800f050:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800f054:	e000      	b.n	800f058 <FLASH_OB_PCROPConfig+0x54>
 800f056:	4b3f      	ldr	r3, [pc, #252]	@ (800f154 <FLASH_OB_PCROPConfig+0x150>)
 800f058:	617b      	str	r3, [r7, #20]
 800f05a:	e014      	b.n	800f086 <FLASH_OB_PCROPConfig+0x82>
    }
    else
    {
      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800f05c:	4b3b      	ldr	r3, [pc, #236]	@ (800f14c <FLASH_OB_PCROPConfig+0x148>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	b29b      	uxth	r3, r3
 800f062:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f066:	4293      	cmp	r3, r2
 800f068:	d008      	beq.n	800f07c <FLASH_OB_PCROPConfig+0x78>
 800f06a:	4b38      	ldr	r3, [pc, #224]	@ (800f14c <FLASH_OB_PCROPConfig+0x148>)
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	029b      	lsls	r3, r3, #10
 800f070:	085a      	lsrs	r2, r3, #1
 800f072:	4b37      	ldr	r3, [pc, #220]	@ (800f150 <FLASH_OB_PCROPConfig+0x14c>)
 800f074:	4013      	ands	r3, r2
 800f076:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800f07a:	e000      	b.n	800f07e <FLASH_OB_PCROPConfig+0x7a>
 800f07c:	4b35      	ldr	r3, [pc, #212]	@ (800f154 <FLASH_OB_PCROPConfig+0x150>)
 800f07e:	61bb      	str	r3, [r7, #24]
      bank2_addr = FLASH_BASE;
 800f080:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f084:	617b      	str	r3, [r7, #20]
    }
    else
#endif
    {
      /* Configure the Proprietary code readout protection */
      if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f003 0303 	and.w	r3, r3, #3
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d11a      	bne.n	800f0c6 <FLASH_OB_PCROPConfig+0xc2>
      {
        reg_value = ((PCROPStartAddr - bank1_addr) >> 3);
 800f090:	68ba      	ldr	r2, [r7, #8]
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	1ad3      	subs	r3, r2, r3
 800f096:	08db      	lsrs	r3, r3, #3
 800f098:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);
 800f09a:	4b2f      	ldr	r3, [pc, #188]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f09c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f09e:	0c1b      	lsrs	r3, r3, #16
 800f0a0:	041b      	lsls	r3, r3, #16
 800f0a2:	492d      	ldr	r1, [pc, #180]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0a4:	693a      	ldr	r2, [r7, #16]
 800f0a6:	4313      	orrs	r3, r2
 800f0a8:	624b      	str	r3, [r1, #36]	@ 0x24

        reg_value = ((PCROPEndAddr - bank1_addr) >> 3);
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	69bb      	ldr	r3, [r7, #24]
 800f0ae:	1ad3      	subs	r3, r2, r3
 800f0b0:	08db      	lsrs	r3, r3, #3
 800f0b2:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);
 800f0b4:	4b28      	ldr	r3, [pc, #160]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0b8:	0c1b      	lsrs	r3, r3, #16
 800f0ba:	041b      	lsls	r3, r3, #16
 800f0bc:	4926      	ldr	r1, [pc, #152]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0be:	693a      	ldr	r2, [r7, #16]
 800f0c0:	4313      	orrs	r3, r2
 800f0c2:	628b      	str	r3, [r1, #40]	@ 0x28
 800f0c4:	e01e      	b.n	800f104 <FLASH_OB_PCROPConfig+0x100>
      }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      else if((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	f003 0303 	and.w	r3, r3, #3
 800f0cc:	2b02      	cmp	r3, #2
 800f0ce:	d119      	bne.n	800f104 <FLASH_OB_PCROPConfig+0x100>
      {
        reg_value = ((PCROPStartAddr - bank2_addr) >> 3);
 800f0d0:	68ba      	ldr	r2, [r7, #8]
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	1ad3      	subs	r3, r2, r3
 800f0d6:	08db      	lsrs	r3, r3, #3
 800f0d8:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);
 800f0da:	4b1f      	ldr	r3, [pc, #124]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f0de:	0c1b      	lsrs	r3, r3, #16
 800f0e0:	041b      	lsls	r3, r3, #16
 800f0e2:	491d      	ldr	r1, [pc, #116]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0e4:	693a      	ldr	r2, [r7, #16]
 800f0e6:	4313      	orrs	r3, r2
 800f0e8:	644b      	str	r3, [r1, #68]	@ 0x44

        reg_value = ((PCROPEndAddr - bank2_addr) >> 3);
 800f0ea:	687a      	ldr	r2, [r7, #4]
 800f0ec:	697b      	ldr	r3, [r7, #20]
 800f0ee:	1ad3      	subs	r3, r2, r3
 800f0f0:	08db      	lsrs	r3, r3, #3
 800f0f2:	613b      	str	r3, [r7, #16]
        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);
 800f0f4:	4b18      	ldr	r3, [pc, #96]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f0f8:	0c1b      	lsrs	r3, r3, #16
 800f0fa:	041b      	lsls	r3, r3, #16
 800f0fc:	4916      	ldr	r1, [pc, #88]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f0fe:	693a      	ldr	r2, [r7, #16]
 800f100:	4313      	orrs	r3, r2
 800f102:	648b      	str	r3, [r1, #72]	@ 0x48
      {
        /* Nothing to do */
      }
    }

    MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));
 800f104:	4b14      	ldr	r3, [pc, #80]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f108:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f112:	4911      	ldr	r1, [pc, #68]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f114:	4313      	orrs	r3, r2
 800f116:	628b      	str	r3, [r1, #40]	@ 0x28

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800f118:	4b0f      	ldr	r3, [pc, #60]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f11a:	695b      	ldr	r3, [r3, #20]
 800f11c:	4a0e      	ldr	r2, [pc, #56]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f11e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f122:	6153      	str	r3, [r2, #20]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f124:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800f128:	f7ff fb30 	bl	800e78c <FLASH_WaitForLastOperation>
 800f12c:	4603      	mov	r3, r0
 800f12e:	77fb      	strb	r3, [r7, #31]

    /* If the option byte program operation is completed, disable the OPTSTRT Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);
 800f130:	4b09      	ldr	r3, [pc, #36]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f132:	695b      	ldr	r3, [r3, #20]
 800f134:	4a08      	ldr	r2, [pc, #32]	@ (800f158 <FLASH_OB_PCROPConfig+0x154>)
 800f136:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f13a:	6153      	str	r3, [r2, #20]
  }

  return status;
 800f13c:	7ffb      	ldrb	r3, [r7, #31]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3720      	adds	r7, #32
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}
 800f146:	bf00      	nop
 800f148:	40010000 	.word	0x40010000
 800f14c:	1fff75e0 	.word	0x1fff75e0
 800f150:	01fffe00 	.word	0x01fffe00
 800f154:	08080000 	.word	0x08080000
 800f158:	40022000 	.word	0x40022000

0800f15c <FLASH_OB_GetWRP>:
  *                        the write protected area
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRDPEndOffset)
{
 800f15c:	b480      	push	{r7}
 800f15e:	b085      	sub	sp, #20
 800f160:	af00      	add	r7, sp, #0
 800f162:	60f8      	str	r0, [r7, #12]
 800f164:	60b9      	str	r1, [r7, #8]
 800f166:	607a      	str	r2, [r7, #4]
  /* Get the configuration of the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d10b      	bne.n	800f186 <FLASH_OB_GetWRP+0x2a>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);
 800f16e:	4b1f      	ldr	r3, [pc, #124]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f172:	b2da      	uxtb	r2, r3
 800f174:	68bb      	ldr	r3, [r7, #8]
 800f176:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> 16);
 800f178:	4b1c      	ldr	r3, [pc, #112]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f17c:	0c1b      	lsrs	r3, r3, #16
 800f17e:	b2da      	uxtb	r2, r3
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	601a      	str	r2, [r3, #0]
#endif
  else
  {
    /* Nothing to do */
  }
}
 800f184:	e02b      	b.n	800f1de <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK1_AREAB)
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d10b      	bne.n	800f1a4 <FLASH_OB_GetWRP+0x48>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);
 800f18c:	4b17      	ldr	r3, [pc, #92]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f18e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f190:	b2da      	uxtb	r2, r3
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> 16);
 800f196:	4b15      	ldr	r3, [pc, #84]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f19a:	0c1b      	lsrs	r3, r3, #16
 800f19c:	b2da      	uxtb	r2, r3
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	601a      	str	r2, [r3, #0]
}
 800f1a2:	e01c      	b.n	800f1de <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAA)
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	2b02      	cmp	r3, #2
 800f1a8:	d10b      	bne.n	800f1c2 <FLASH_OB_GetWRP+0x66>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);
 800f1aa:	4b10      	ldr	r3, [pc, #64]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f1ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f1ae:	b2da      	uxtb	r2, r3
 800f1b0:	68bb      	ldr	r3, [r7, #8]
 800f1b2:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> 16);
 800f1b4:	4b0d      	ldr	r3, [pc, #52]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f1b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f1b8:	0c1b      	lsrs	r3, r3, #16
 800f1ba:	b2da      	uxtb	r2, r3
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	601a      	str	r2, [r3, #0]
}
 800f1c0:	e00d      	b.n	800f1de <FLASH_OB_GetWRP+0x82>
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	2b04      	cmp	r3, #4
 800f1c6:	d10a      	bne.n	800f1de <FLASH_OB_GetWRP+0x82>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);
 800f1c8:	4b08      	ldr	r3, [pc, #32]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f1ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1cc:	b2da      	uxtb	r2, r3
 800f1ce:	68bb      	ldr	r3, [r7, #8]
 800f1d0:	601a      	str	r2, [r3, #0]
    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> 16);
 800f1d2:	4b06      	ldr	r3, [pc, #24]	@ (800f1ec <FLASH_OB_GetWRP+0x90>)
 800f1d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1d6:	0c1b      	lsrs	r3, r3, #16
 800f1d8:	b2da      	uxtb	r2, r3
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	601a      	str	r2, [r3, #0]
}
 800f1de:	bf00      	nop
 800f1e0:	3714      	adds	r7, #20
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr
 800f1ea:	bf00      	nop
 800f1ec:	40022000 	.word	0x40022000

0800f1f0 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 800f1f0:	b480      	push	{r7}
 800f1f2:	b083      	sub	sp, #12
 800f1f4:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 800f1f6:	4b0a      	ldr	r3, [pc, #40]	@ (800f220 <FLASH_OB_GetRDP+0x30>)
 800f1f8:	6a1b      	ldr	r3, [r3, #32]
 800f1fa:	b2db      	uxtb	r3, r3
 800f1fc:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	2baa      	cmp	r3, #170	@ 0xaa
 800f202:	d004      	beq.n	800f20e <FLASH_OB_GetRDP+0x1e>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	2bcc      	cmp	r3, #204	@ 0xcc
 800f208:	d001      	beq.n	800f20e <FLASH_OB_GetRDP+0x1e>
  {
    return (OB_RDP_LEVEL_1);
 800f20a:	23bb      	movs	r3, #187	@ 0xbb
 800f20c:	e002      	b.n	800f214 <FLASH_OB_GetRDP+0x24>
  }
  else
  {
    return (READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP));
 800f20e:	4b04      	ldr	r3, [pc, #16]	@ (800f220 <FLASH_OB_GetRDP+0x30>)
 800f210:	6a1b      	ldr	r3, [r3, #32]
 800f212:	b2db      	uxtb	r3, r3
  }
}
 800f214:	4618      	mov	r0, r3
 800f216:	370c      	adds	r7, #12
 800f218:	46bd      	mov	sp, r7
 800f21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21e:	4770      	bx	lr
 800f220:	40022000 	.word	0x40022000

0800f224 <FLASH_OB_GetUser>:
  *         BOR_LEV(Bit8-10), nRST_STOP(Bit12), nRST_STDBY(Bit13), nRST_SHDW(Bit14),
  *         IWDG_SW(Bit16), IWDG_STOP(Bit17), IWDG_STDBY(Bit18), WWDG_SW(Bit19),
  *         nBOOT1(Bit23), SRAM2_PE(Bit24), SRAM2_RST(Bit25), nSWBOOT0(Bit26) and nBOOT0(Bit27).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 800f224:	b480      	push	{r7}
 800f226:	b083      	sub	sp, #12
 800f228:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
 800f22a:	4b07      	ldr	r3, [pc, #28]	@ (800f248 <FLASH_OB_GetUser+0x24>)
 800f22c:	6a1b      	ldr	r3, [r3, #32]
 800f22e:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800f236:	607b      	str	r3, [r7, #4]

  return user_config;
 800f238:	687b      	ldr	r3, [r7, #4]
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	370c      	adds	r7, #12
 800f23e:	46bd      	mov	sp, r7
 800f240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f244:	4770      	bx	lr
 800f246:	bf00      	nop
 800f248:	40022000 	.word	0x40022000

0800f24c <FLASH_OB_GetPCROP>:
  *                       the Proprietary code readout protection
  *
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t * PCROPConfig, uint32_t * PCROPStartAddr, uint32_t * PCROPEndAddr)
{
 800f24c:	b480      	push	{r7}
 800f24e:	b089      	sub	sp, #36	@ 0x24
 800f250:	af00      	add	r7, sp, #0
 800f252:	60f8      	str	r0, [r7, #12]
 800f254:	60b9      	str	r1, [r7, #8]
 800f256:	607a      	str	r2, [r7, #4]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
  /* Get the information about the bank swapping */
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)
 800f258:	4b3b      	ldr	r3, [pc, #236]	@ (800f348 <FLASH_OB_GetPCROP+0xfc>)
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f260:	2b00      	cmp	r3, #0
 800f262:	d115      	bne.n	800f290 <FLASH_OB_GetPCROP+0x44>
  {
    bank1_addr = FLASH_BASE;
 800f264:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f268:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800f26a:	4b38      	ldr	r3, [pc, #224]	@ (800f34c <FLASH_OB_GetPCROP+0x100>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	b29b      	uxth	r3, r3
 800f270:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f274:	4293      	cmp	r3, r2
 800f276:	d008      	beq.n	800f28a <FLASH_OB_GetPCROP+0x3e>
 800f278:	4b34      	ldr	r3, [pc, #208]	@ (800f34c <FLASH_OB_GetPCROP+0x100>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	029b      	lsls	r3, r3, #10
 800f27e:	085a      	lsrs	r2, r3, #1
 800f280:	4b33      	ldr	r3, [pc, #204]	@ (800f350 <FLASH_OB_GetPCROP+0x104>)
 800f282:	4013      	ands	r3, r2
 800f284:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800f288:	e000      	b.n	800f28c <FLASH_OB_GetPCROP+0x40>
 800f28a:	4b32      	ldr	r3, [pc, #200]	@ (800f354 <FLASH_OB_GetPCROP+0x108>)
 800f28c:	61bb      	str	r3, [r7, #24]
 800f28e:	e014      	b.n	800f2ba <FLASH_OB_GetPCROP+0x6e>
  }
  else
  {
    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;
 800f290:	4b2e      	ldr	r3, [pc, #184]	@ (800f34c <FLASH_OB_GetPCROP+0x100>)
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	b29b      	uxth	r3, r3
 800f296:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f29a:	4293      	cmp	r3, r2
 800f29c:	d008      	beq.n	800f2b0 <FLASH_OB_GetPCROP+0x64>
 800f29e:	4b2b      	ldr	r3, [pc, #172]	@ (800f34c <FLASH_OB_GetPCROP+0x100>)
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	029b      	lsls	r3, r3, #10
 800f2a4:	085a      	lsrs	r2, r3, #1
 800f2a6:	4b2a      	ldr	r3, [pc, #168]	@ (800f350 <FLASH_OB_GetPCROP+0x104>)
 800f2a8:	4013      	ands	r3, r2
 800f2aa:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800f2ae:	e000      	b.n	800f2b2 <FLASH_OB_GetPCROP+0x66>
 800f2b0:	4b28      	ldr	r3, [pc, #160]	@ (800f354 <FLASH_OB_GetPCROP+0x108>)
 800f2b2:	61fb      	str	r3, [r7, #28]
    bank2_addr = FLASH_BASE;
 800f2b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f2b8:	61bb      	str	r3, [r7, #24]
    }
  }
  else
#endif
  {
    if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	f003 0303 	and.w	r3, r3, #3
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d115      	bne.n	800f2f2 <FLASH_OB_GetPCROP+0xa6>
    {
      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);
 800f2c6:	4b24      	ldr	r3, [pc, #144]	@ (800f358 <FLASH_OB_GetPCROP+0x10c>)
 800f2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ca:	b29b      	uxth	r3, r3
 800f2cc:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank1_addr;
 800f2ce:	697b      	ldr	r3, [r7, #20]
 800f2d0:	00da      	lsls	r2, r3, #3
 800f2d2:	69fb      	ldr	r3, [r7, #28]
 800f2d4:	441a      	add	r2, r3
 800f2d6:	68bb      	ldr	r3, [r7, #8]
 800f2d8:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);
 800f2da:	4b1f      	ldr	r3, [pc, #124]	@ (800f358 <FLASH_OB_GetPCROP+0x10c>)
 800f2dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2de:	b29b      	uxth	r3, r3
 800f2e0:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank1_addr + 0x7U;
 800f2e2:	697b      	ldr	r3, [r7, #20]
 800f2e4:	00da      	lsls	r2, r3, #3
 800f2e6:	69fb      	ldr	r3, [r7, #28]
 800f2e8:	4413      	add	r3, r2
 800f2ea:	1dda      	adds	r2, r3, #7
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	601a      	str	r2, [r3, #0]
 800f2f0:	e01a      	b.n	800f328 <FLASH_OB_GetPCROP+0xdc>
    }
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    else if(((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	f003 0303 	and.w	r3, r3, #3
 800f2fa:	2b02      	cmp	r3, #2
 800f2fc:	d114      	bne.n	800f328 <FLASH_OB_GetPCROP+0xdc>
    {
      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);
 800f2fe:	4b16      	ldr	r3, [pc, #88]	@ (800f358 <FLASH_OB_GetPCROP+0x10c>)
 800f300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f302:	b29b      	uxth	r3, r3
 800f304:	617b      	str	r3, [r7, #20]
      *PCROPStartAddr = (reg_value << 3) + bank2_addr;
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	00da      	lsls	r2, r3, #3
 800f30a:	69bb      	ldr	r3, [r7, #24]
 800f30c:	441a      	add	r2, r3
 800f30e:	68bb      	ldr	r3, [r7, #8]
 800f310:	601a      	str	r2, [r3, #0]

      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);
 800f312:	4b11      	ldr	r3, [pc, #68]	@ (800f358 <FLASH_OB_GetPCROP+0x10c>)
 800f314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f316:	b29b      	uxth	r3, r3
 800f318:	617b      	str	r3, [r7, #20]
      *PCROPEndAddr = (reg_value << 3) + bank2_addr + 0x7U;
 800f31a:	697b      	ldr	r3, [r7, #20]
 800f31c:	00da      	lsls	r2, r3, #3
 800f31e:	69bb      	ldr	r3, [r7, #24]
 800f320:	4413      	add	r3, r2
 800f322:	1dda      	adds	r2, r3, #7
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	601a      	str	r2, [r3, #0]
    {
      /* Nothing to do */
    }
  }

  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);
 800f328:	4b0b      	ldr	r3, [pc, #44]	@ (800f358 <FLASH_OB_GetPCROP+0x10c>)
 800f32a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f32c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	431a      	orrs	r2, r3
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	601a      	str	r2, [r3, #0]
}
 800f33a:	bf00      	nop
 800f33c:	3724      	adds	r7, #36	@ 0x24
 800f33e:	46bd      	mov	sp, r7
 800f340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f344:	4770      	bx	lr
 800f346:	bf00      	nop
 800f348:	40010000 	.word	0x40010000
 800f34c:	1fff75e0 	.word	0x1fff75e0
 800f350:	01fffe00 	.word	0x01fffe00
 800f354:	08080000 	.word	0x08080000
 800f358:	40022000 	.word	0x40022000

0800f35c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f35c:	b480      	push	{r7}
 800f35e:	b087      	sub	sp, #28
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
 800f364:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800f366:	2300      	movs	r3, #0
 800f368:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800f36a:	e17f      	b.n	800f66c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800f36c:	683b      	ldr	r3, [r7, #0]
 800f36e:	681a      	ldr	r2, [r3, #0]
 800f370:	2101      	movs	r1, #1
 800f372:	697b      	ldr	r3, [r7, #20]
 800f374:	fa01 f303 	lsl.w	r3, r1, r3
 800f378:	4013      	ands	r3, r2
 800f37a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	f000 8171 	beq.w	800f666 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	685b      	ldr	r3, [r3, #4]
 800f388:	f003 0303 	and.w	r3, r3, #3
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	d005      	beq.n	800f39c <HAL_GPIO_Init+0x40>
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	685b      	ldr	r3, [r3, #4]
 800f394:	f003 0303 	and.w	r3, r3, #3
 800f398:	2b02      	cmp	r3, #2
 800f39a:	d130      	bne.n	800f3fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	689b      	ldr	r3, [r3, #8]
 800f3a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800f3a2:	697b      	ldr	r3, [r7, #20]
 800f3a4:	005b      	lsls	r3, r3, #1
 800f3a6:	2203      	movs	r2, #3
 800f3a8:	fa02 f303 	lsl.w	r3, r2, r3
 800f3ac:	43db      	mvns	r3, r3
 800f3ae:	693a      	ldr	r2, [r7, #16]
 800f3b0:	4013      	ands	r3, r2
 800f3b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	68da      	ldr	r2, [r3, #12]
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	005b      	lsls	r3, r3, #1
 800f3bc:	fa02 f303 	lsl.w	r3, r2, r3
 800f3c0:	693a      	ldr	r2, [r7, #16]
 800f3c2:	4313      	orrs	r3, r2
 800f3c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	693a      	ldr	r2, [r7, #16]
 800f3ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	685b      	ldr	r3, [r3, #4]
 800f3d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800f3d2:	2201      	movs	r2, #1
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	fa02 f303 	lsl.w	r3, r2, r3
 800f3da:	43db      	mvns	r3, r3
 800f3dc:	693a      	ldr	r2, [r7, #16]
 800f3de:	4013      	ands	r3, r2
 800f3e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800f3e2:	683b      	ldr	r3, [r7, #0]
 800f3e4:	685b      	ldr	r3, [r3, #4]
 800f3e6:	091b      	lsrs	r3, r3, #4
 800f3e8:	f003 0201 	and.w	r2, r3, #1
 800f3ec:	697b      	ldr	r3, [r7, #20]
 800f3ee:	fa02 f303 	lsl.w	r3, r2, r3
 800f3f2:	693a      	ldr	r2, [r7, #16]
 800f3f4:	4313      	orrs	r3, r2
 800f3f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	693a      	ldr	r2, [r7, #16]
 800f3fc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	685b      	ldr	r3, [r3, #4]
 800f402:	f003 0303 	and.w	r3, r3, #3
 800f406:	2b03      	cmp	r3, #3
 800f408:	d118      	bne.n	800f43c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f40e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800f410:	2201      	movs	r2, #1
 800f412:	697b      	ldr	r3, [r7, #20]
 800f414:	fa02 f303 	lsl.w	r3, r2, r3
 800f418:	43db      	mvns	r3, r3
 800f41a:	693a      	ldr	r2, [r7, #16]
 800f41c:	4013      	ands	r3, r2
 800f41e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	685b      	ldr	r3, [r3, #4]
 800f424:	08db      	lsrs	r3, r3, #3
 800f426:	f003 0201 	and.w	r2, r3, #1
 800f42a:	697b      	ldr	r3, [r7, #20]
 800f42c:	fa02 f303 	lsl.w	r3, r2, r3
 800f430:	693a      	ldr	r2, [r7, #16]
 800f432:	4313      	orrs	r3, r2
 800f434:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	693a      	ldr	r2, [r7, #16]
 800f43a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800f43c:	683b      	ldr	r3, [r7, #0]
 800f43e:	685b      	ldr	r3, [r3, #4]
 800f440:	f003 0303 	and.w	r3, r3, #3
 800f444:	2b03      	cmp	r3, #3
 800f446:	d017      	beq.n	800f478 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	68db      	ldr	r3, [r3, #12]
 800f44c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800f44e:	697b      	ldr	r3, [r7, #20]
 800f450:	005b      	lsls	r3, r3, #1
 800f452:	2203      	movs	r2, #3
 800f454:	fa02 f303 	lsl.w	r3, r2, r3
 800f458:	43db      	mvns	r3, r3
 800f45a:	693a      	ldr	r2, [r7, #16]
 800f45c:	4013      	ands	r3, r2
 800f45e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	689a      	ldr	r2, [r3, #8]
 800f464:	697b      	ldr	r3, [r7, #20]
 800f466:	005b      	lsls	r3, r3, #1
 800f468:	fa02 f303 	lsl.w	r3, r2, r3
 800f46c:	693a      	ldr	r2, [r7, #16]
 800f46e:	4313      	orrs	r3, r2
 800f470:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	693a      	ldr	r2, [r7, #16]
 800f476:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	685b      	ldr	r3, [r3, #4]
 800f47c:	f003 0303 	and.w	r3, r3, #3
 800f480:	2b02      	cmp	r3, #2
 800f482:	d123      	bne.n	800f4cc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	08da      	lsrs	r2, r3, #3
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	3208      	adds	r2, #8
 800f48c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f490:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800f492:	697b      	ldr	r3, [r7, #20]
 800f494:	f003 0307 	and.w	r3, r3, #7
 800f498:	009b      	lsls	r3, r3, #2
 800f49a:	220f      	movs	r2, #15
 800f49c:	fa02 f303 	lsl.w	r3, r2, r3
 800f4a0:	43db      	mvns	r3, r3
 800f4a2:	693a      	ldr	r2, [r7, #16]
 800f4a4:	4013      	ands	r3, r2
 800f4a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	691a      	ldr	r2, [r3, #16]
 800f4ac:	697b      	ldr	r3, [r7, #20]
 800f4ae:	f003 0307 	and.w	r3, r3, #7
 800f4b2:	009b      	lsls	r3, r3, #2
 800f4b4:	fa02 f303 	lsl.w	r3, r2, r3
 800f4b8:	693a      	ldr	r2, [r7, #16]
 800f4ba:	4313      	orrs	r3, r2
 800f4bc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	08da      	lsrs	r2, r3, #3
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	3208      	adds	r2, #8
 800f4c6:	6939      	ldr	r1, [r7, #16]
 800f4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800f4d2:	697b      	ldr	r3, [r7, #20]
 800f4d4:	005b      	lsls	r3, r3, #1
 800f4d6:	2203      	movs	r2, #3
 800f4d8:	fa02 f303 	lsl.w	r3, r2, r3
 800f4dc:	43db      	mvns	r3, r3
 800f4de:	693a      	ldr	r2, [r7, #16]
 800f4e0:	4013      	ands	r3, r2
 800f4e2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	685b      	ldr	r3, [r3, #4]
 800f4e8:	f003 0203 	and.w	r2, r3, #3
 800f4ec:	697b      	ldr	r3, [r7, #20]
 800f4ee:	005b      	lsls	r3, r3, #1
 800f4f0:	fa02 f303 	lsl.w	r3, r2, r3
 800f4f4:	693a      	ldr	r2, [r7, #16]
 800f4f6:	4313      	orrs	r3, r2
 800f4f8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	693a      	ldr	r2, [r7, #16]
 800f4fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800f500:	683b      	ldr	r3, [r7, #0]
 800f502:	685b      	ldr	r3, [r3, #4]
 800f504:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f508:	2b00      	cmp	r3, #0
 800f50a:	f000 80ac 	beq.w	800f666 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f50e:	4b5f      	ldr	r3, [pc, #380]	@ (800f68c <HAL_GPIO_Init+0x330>)
 800f510:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f512:	4a5e      	ldr	r2, [pc, #376]	@ (800f68c <HAL_GPIO_Init+0x330>)
 800f514:	f043 0301 	orr.w	r3, r3, #1
 800f518:	6613      	str	r3, [r2, #96]	@ 0x60
 800f51a:	4b5c      	ldr	r3, [pc, #368]	@ (800f68c <HAL_GPIO_Init+0x330>)
 800f51c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f51e:	f003 0301 	and.w	r3, r3, #1
 800f522:	60bb      	str	r3, [r7, #8]
 800f524:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800f526:	4a5a      	ldr	r2, [pc, #360]	@ (800f690 <HAL_GPIO_Init+0x334>)
 800f528:	697b      	ldr	r3, [r7, #20]
 800f52a:	089b      	lsrs	r3, r3, #2
 800f52c:	3302      	adds	r3, #2
 800f52e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f532:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	f003 0303 	and.w	r3, r3, #3
 800f53a:	009b      	lsls	r3, r3, #2
 800f53c:	220f      	movs	r2, #15
 800f53e:	fa02 f303 	lsl.w	r3, r2, r3
 800f542:	43db      	mvns	r3, r3
 800f544:	693a      	ldr	r2, [r7, #16]
 800f546:	4013      	ands	r3, r2
 800f548:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800f550:	d025      	beq.n	800f59e <HAL_GPIO_Init+0x242>
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	4a4f      	ldr	r2, [pc, #316]	@ (800f694 <HAL_GPIO_Init+0x338>)
 800f556:	4293      	cmp	r3, r2
 800f558:	d01f      	beq.n	800f59a <HAL_GPIO_Init+0x23e>
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	4a4e      	ldr	r2, [pc, #312]	@ (800f698 <HAL_GPIO_Init+0x33c>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d019      	beq.n	800f596 <HAL_GPIO_Init+0x23a>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	4a4d      	ldr	r2, [pc, #308]	@ (800f69c <HAL_GPIO_Init+0x340>)
 800f566:	4293      	cmp	r3, r2
 800f568:	d013      	beq.n	800f592 <HAL_GPIO_Init+0x236>
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	4a4c      	ldr	r2, [pc, #304]	@ (800f6a0 <HAL_GPIO_Init+0x344>)
 800f56e:	4293      	cmp	r3, r2
 800f570:	d00d      	beq.n	800f58e <HAL_GPIO_Init+0x232>
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	4a4b      	ldr	r2, [pc, #300]	@ (800f6a4 <HAL_GPIO_Init+0x348>)
 800f576:	4293      	cmp	r3, r2
 800f578:	d007      	beq.n	800f58a <HAL_GPIO_Init+0x22e>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	4a4a      	ldr	r2, [pc, #296]	@ (800f6a8 <HAL_GPIO_Init+0x34c>)
 800f57e:	4293      	cmp	r3, r2
 800f580:	d101      	bne.n	800f586 <HAL_GPIO_Init+0x22a>
 800f582:	2306      	movs	r3, #6
 800f584:	e00c      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f586:	2307      	movs	r3, #7
 800f588:	e00a      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f58a:	2305      	movs	r3, #5
 800f58c:	e008      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f58e:	2304      	movs	r3, #4
 800f590:	e006      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f592:	2303      	movs	r3, #3
 800f594:	e004      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f596:	2302      	movs	r3, #2
 800f598:	e002      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f59a:	2301      	movs	r3, #1
 800f59c:	e000      	b.n	800f5a0 <HAL_GPIO_Init+0x244>
 800f59e:	2300      	movs	r3, #0
 800f5a0:	697a      	ldr	r2, [r7, #20]
 800f5a2:	f002 0203 	and.w	r2, r2, #3
 800f5a6:	0092      	lsls	r2, r2, #2
 800f5a8:	4093      	lsls	r3, r2
 800f5aa:	693a      	ldr	r2, [r7, #16]
 800f5ac:	4313      	orrs	r3, r2
 800f5ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800f5b0:	4937      	ldr	r1, [pc, #220]	@ (800f690 <HAL_GPIO_Init+0x334>)
 800f5b2:	697b      	ldr	r3, [r7, #20]
 800f5b4:	089b      	lsrs	r3, r3, #2
 800f5b6:	3302      	adds	r3, #2
 800f5b8:	693a      	ldr	r2, [r7, #16]
 800f5ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800f5be:	4b3b      	ldr	r3, [pc, #236]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f5c0:	689b      	ldr	r3, [r3, #8]
 800f5c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	43db      	mvns	r3, r3
 800f5c8:	693a      	ldr	r2, [r7, #16]
 800f5ca:	4013      	ands	r3, r2
 800f5cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	685b      	ldr	r3, [r3, #4]
 800f5d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d003      	beq.n	800f5e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800f5da:	693a      	ldr	r2, [r7, #16]
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	4313      	orrs	r3, r2
 800f5e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800f5e2:	4a32      	ldr	r2, [pc, #200]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800f5e8:	4b30      	ldr	r3, [pc, #192]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f5ea:	68db      	ldr	r3, [r3, #12]
 800f5ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	43db      	mvns	r3, r3
 800f5f2:	693a      	ldr	r2, [r7, #16]
 800f5f4:	4013      	ands	r3, r2
 800f5f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	685b      	ldr	r3, [r3, #4]
 800f5fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f600:	2b00      	cmp	r3, #0
 800f602:	d003      	beq.n	800f60c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800f604:	693a      	ldr	r2, [r7, #16]
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	4313      	orrs	r3, r2
 800f60a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800f60c:	4a27      	ldr	r2, [pc, #156]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f60e:	693b      	ldr	r3, [r7, #16]
 800f610:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800f612:	4b26      	ldr	r3, [pc, #152]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f614:	685b      	ldr	r3, [r3, #4]
 800f616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	43db      	mvns	r3, r3
 800f61c:	693a      	ldr	r2, [r7, #16]
 800f61e:	4013      	ands	r3, r2
 800f620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	685b      	ldr	r3, [r3, #4]
 800f626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d003      	beq.n	800f636 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800f62e:	693a      	ldr	r2, [r7, #16]
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	4313      	orrs	r3, r2
 800f634:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800f636:	4a1d      	ldr	r2, [pc, #116]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f638:	693b      	ldr	r3, [r7, #16]
 800f63a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800f63c:	4b1b      	ldr	r3, [pc, #108]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	43db      	mvns	r3, r3
 800f646:	693a      	ldr	r2, [r7, #16]
 800f648:	4013      	ands	r3, r2
 800f64a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f654:	2b00      	cmp	r3, #0
 800f656:	d003      	beq.n	800f660 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800f658:	693a      	ldr	r2, [r7, #16]
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	4313      	orrs	r3, r2
 800f65e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800f660:	4a12      	ldr	r2, [pc, #72]	@ (800f6ac <HAL_GPIO_Init+0x350>)
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	3301      	adds	r3, #1
 800f66a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	681a      	ldr	r2, [r3, #0]
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	fa22 f303 	lsr.w	r3, r2, r3
 800f676:	2b00      	cmp	r3, #0
 800f678:	f47f ae78 	bne.w	800f36c <HAL_GPIO_Init+0x10>
  }
}
 800f67c:	bf00      	nop
 800f67e:	bf00      	nop
 800f680:	371c      	adds	r7, #28
 800f682:	46bd      	mov	sp, r7
 800f684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f688:	4770      	bx	lr
 800f68a:	bf00      	nop
 800f68c:	40021000 	.word	0x40021000
 800f690:	40010000 	.word	0x40010000
 800f694:	48000400 	.word	0x48000400
 800f698:	48000800 	.word	0x48000800
 800f69c:	48000c00 	.word	0x48000c00
 800f6a0:	48001000 	.word	0x48001000
 800f6a4:	48001400 	.word	0x48001400
 800f6a8:	48001800 	.word	0x48001800
 800f6ac:	40010400 	.word	0x40010400

0800f6b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	b085      	sub	sp, #20
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
 800f6b8:	460b      	mov	r3, r1
 800f6ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	691a      	ldr	r2, [r3, #16]
 800f6c0:	887b      	ldrh	r3, [r7, #2]
 800f6c2:	4013      	ands	r3, r2
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d002      	beq.n	800f6ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800f6c8:	2301      	movs	r3, #1
 800f6ca:	73fb      	strb	r3, [r7, #15]
 800f6cc:	e001      	b.n	800f6d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800f6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	3714      	adds	r7, #20
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6de:	4770      	bx	lr

0800f6e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f6e0:	b480      	push	{r7}
 800f6e2:	b083      	sub	sp, #12
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
 800f6e8:	460b      	mov	r3, r1
 800f6ea:	807b      	strh	r3, [r7, #2]
 800f6ec:	4613      	mov	r3, r2
 800f6ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f6f0:	787b      	ldrb	r3, [r7, #1]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d003      	beq.n	800f6fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800f6f6:	887a      	ldrh	r2, [r7, #2]
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800f6fc:	e002      	b.n	800f704 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800f6fe:	887a      	ldrh	r2, [r7, #2]
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800f704:	bf00      	nop
 800f706:	370c      	adds	r7, #12
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr

0800f710 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b082      	sub	sp, #8
 800f714:	af00      	add	r7, sp, #0
 800f716:	4603      	mov	r3, r0
 800f718:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800f71a:	4b08      	ldr	r3, [pc, #32]	@ (800f73c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f71c:	695a      	ldr	r2, [r3, #20]
 800f71e:	88fb      	ldrh	r3, [r7, #6]
 800f720:	4013      	ands	r3, r2
 800f722:	2b00      	cmp	r3, #0
 800f724:	d006      	beq.n	800f734 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800f726:	4a05      	ldr	r2, [pc, #20]	@ (800f73c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f728:	88fb      	ldrh	r3, [r7, #6]
 800f72a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800f72c:	88fb      	ldrh	r3, [r7, #6]
 800f72e:	4618      	mov	r0, r3
 800f730:	f7f3 fd9c 	bl	800326c <HAL_GPIO_EXTI_Callback>
  }
}
 800f734:	bf00      	nop
 800f736:	3708      	adds	r7, #8
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd80      	pop	{r7, pc}
 800f73c:	40010400 	.word	0x40010400

0800f740 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800f740:	b580      	push	{r7, lr}
 800f742:	b082      	sub	sp, #8
 800f744:	af00      	add	r7, sp, #0
 800f746:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d101      	bne.n	800f752 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800f74e:	2301      	movs	r3, #1
 800f750:	e08d      	b.n	800f86e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f758:	b2db      	uxtb	r3, r3
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d106      	bne.n	800f76c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	2200      	movs	r2, #0
 800f762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f7f8 ff02 	bl	8008570 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2224      	movs	r2, #36	@ 0x24
 800f770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	681a      	ldr	r2, [r3, #0]
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	f022 0201 	bic.w	r2, r2, #1
 800f782:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	685a      	ldr	r2, [r3, #4]
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800f790:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	689a      	ldr	r2, [r3, #8]
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800f7a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	68db      	ldr	r3, [r3, #12]
 800f7a6:	2b01      	cmp	r3, #1
 800f7a8:	d107      	bne.n	800f7ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	689a      	ldr	r2, [r3, #8]
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f7b6:	609a      	str	r2, [r3, #8]
 800f7b8:	e006      	b.n	800f7c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	689a      	ldr	r2, [r3, #8]
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800f7c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	68db      	ldr	r3, [r3, #12]
 800f7cc:	2b02      	cmp	r3, #2
 800f7ce:	d108      	bne.n	800f7e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	685a      	ldr	r2, [r3, #4]
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f7de:	605a      	str	r2, [r3, #4]
 800f7e0:	e007      	b.n	800f7f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	685a      	ldr	r2, [r3, #4]
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f7f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	685b      	ldr	r3, [r3, #4]
 800f7f8:	687a      	ldr	r2, [r7, #4]
 800f7fa:	6812      	ldr	r2, [r2, #0]
 800f7fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800f800:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f804:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	68da      	ldr	r2, [r3, #12]
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800f814:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	691a      	ldr	r2, [r3, #16]
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	695b      	ldr	r3, [r3, #20]
 800f81e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	699b      	ldr	r3, [r3, #24]
 800f826:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	430a      	orrs	r2, r1
 800f82e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	69d9      	ldr	r1, [r3, #28]
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	6a1a      	ldr	r2, [r3, #32]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	430a      	orrs	r2, r1
 800f83e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	681a      	ldr	r2, [r3, #0]
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	f042 0201 	orr.w	r2, r2, #1
 800f84e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2200      	movs	r2, #0
 800f854:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	2220      	movs	r2, #32
 800f85a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	2200      	movs	r2, #0
 800f862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	2200      	movs	r2, #0
 800f868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800f86c:	2300      	movs	r3, #0
}
 800f86e:	4618      	mov	r0, r3
 800f870:	3708      	adds	r7, #8
 800f872:	46bd      	mov	sp, r7
 800f874:	bd80      	pop	{r7, pc}
	...

0800f878 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b088      	sub	sp, #32
 800f87c:	af02      	add	r7, sp, #8
 800f87e:	60f8      	str	r0, [r7, #12]
 800f880:	607a      	str	r2, [r7, #4]
 800f882:	461a      	mov	r2, r3
 800f884:	460b      	mov	r3, r1
 800f886:	817b      	strh	r3, [r7, #10]
 800f888:	4613      	mov	r3, r2
 800f88a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f892:	b2db      	uxtb	r3, r3
 800f894:	2b20      	cmp	r3, #32
 800f896:	f040 80fd 	bne.w	800fa94 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f8a0:	2b01      	cmp	r3, #1
 800f8a2:	d101      	bne.n	800f8a8 <HAL_I2C_Master_Transmit+0x30>
 800f8a4:	2302      	movs	r3, #2
 800f8a6:	e0f6      	b.n	800fa96 <HAL_I2C_Master_Transmit+0x21e>
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800f8b0:	f7fc fce0 	bl	800c274 <HAL_GetTick>
 800f8b4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	9300      	str	r3, [sp, #0]
 800f8ba:	2319      	movs	r3, #25
 800f8bc:	2201      	movs	r2, #1
 800f8be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800f8c2:	68f8      	ldr	r0, [r7, #12]
 800f8c4:	f000 fa0a 	bl	800fcdc <I2C_WaitOnFlagUntilTimeout>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d001      	beq.n	800f8d2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	e0e1      	b.n	800fa96 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	2221      	movs	r2, #33	@ 0x21
 800f8d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	2210      	movs	r2, #16
 800f8de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	2200      	movs	r2, #0
 800f8e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	687a      	ldr	r2, [r7, #4]
 800f8ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	893a      	ldrh	r2, [r7, #8]
 800f8f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f8fe:	b29b      	uxth	r3, r3
 800f900:	2bff      	cmp	r3, #255	@ 0xff
 800f902:	d906      	bls.n	800f912 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	22ff      	movs	r2, #255	@ 0xff
 800f908:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800f90a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f90e:	617b      	str	r3, [r7, #20]
 800f910:	e007      	b.n	800f922 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f916:	b29a      	uxth	r2, r3
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800f91c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f920:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f926:	2b00      	cmp	r3, #0
 800f928:	d024      	beq.n	800f974 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f92e:	781a      	ldrb	r2, [r3, #0]
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f93a:	1c5a      	adds	r2, r3, #1
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f944:	b29b      	uxth	r3, r3
 800f946:	3b01      	subs	r3, #1
 800f948:	b29a      	uxth	r2, r3
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f952:	3b01      	subs	r3, #1
 800f954:	b29a      	uxth	r2, r3
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f95e:	b2db      	uxtb	r3, r3
 800f960:	3301      	adds	r3, #1
 800f962:	b2da      	uxtb	r2, r3
 800f964:	8979      	ldrh	r1, [r7, #10]
 800f966:	4b4e      	ldr	r3, [pc, #312]	@ (800faa0 <HAL_I2C_Master_Transmit+0x228>)
 800f968:	9300      	str	r3, [sp, #0]
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	68f8      	ldr	r0, [r7, #12]
 800f96e:	f000 fc05 	bl	801017c <I2C_TransferConfig>
 800f972:	e066      	b.n	800fa42 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f978:	b2da      	uxtb	r2, r3
 800f97a:	8979      	ldrh	r1, [r7, #10]
 800f97c:	4b48      	ldr	r3, [pc, #288]	@ (800faa0 <HAL_I2C_Master_Transmit+0x228>)
 800f97e:	9300      	str	r3, [sp, #0]
 800f980:	697b      	ldr	r3, [r7, #20]
 800f982:	68f8      	ldr	r0, [r7, #12]
 800f984:	f000 fbfa 	bl	801017c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800f988:	e05b      	b.n	800fa42 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f98a:	693a      	ldr	r2, [r7, #16]
 800f98c:	6a39      	ldr	r1, [r7, #32]
 800f98e:	68f8      	ldr	r0, [r7, #12]
 800f990:	f000 f9fd 	bl	800fd8e <I2C_WaitOnTXISFlagUntilTimeout>
 800f994:	4603      	mov	r3, r0
 800f996:	2b00      	cmp	r3, #0
 800f998:	d001      	beq.n	800f99e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800f99a:	2301      	movs	r3, #1
 800f99c:	e07b      	b.n	800fa96 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9a2:	781a      	ldrb	r2, [r3, #0]
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9ae:	1c5a      	adds	r2, r3, #1
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f9b8:	b29b      	uxth	r3, r3
 800f9ba:	3b01      	subs	r3, #1
 800f9bc:	b29a      	uxth	r2, r3
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f9c6:	3b01      	subs	r3, #1
 800f9c8:	b29a      	uxth	r2, r3
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f9d2:	b29b      	uxth	r3, r3
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d034      	beq.n	800fa42 <HAL_I2C_Master_Transmit+0x1ca>
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d130      	bne.n	800fa42 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800f9e0:	693b      	ldr	r3, [r7, #16]
 800f9e2:	9300      	str	r3, [sp, #0]
 800f9e4:	6a3b      	ldr	r3, [r7, #32]
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	2180      	movs	r1, #128	@ 0x80
 800f9ea:	68f8      	ldr	r0, [r7, #12]
 800f9ec:	f000 f976 	bl	800fcdc <I2C_WaitOnFlagUntilTimeout>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d001      	beq.n	800f9fa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	e04d      	b.n	800fa96 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f9fe:	b29b      	uxth	r3, r3
 800fa00:	2bff      	cmp	r3, #255	@ 0xff
 800fa02:	d90e      	bls.n	800fa22 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	22ff      	movs	r2, #255	@ 0xff
 800fa08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fa0e:	b2da      	uxtb	r2, r3
 800fa10:	8979      	ldrh	r1, [r7, #10]
 800fa12:	2300      	movs	r3, #0
 800fa14:	9300      	str	r3, [sp, #0]
 800fa16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fa1a:	68f8      	ldr	r0, [r7, #12]
 800fa1c:	f000 fbae 	bl	801017c <I2C_TransferConfig>
 800fa20:	e00f      	b.n	800fa42 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa26:	b29a      	uxth	r2, r3
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fa30:	b2da      	uxtb	r2, r3
 800fa32:	8979      	ldrh	r1, [r7, #10]
 800fa34:	2300      	movs	r3, #0
 800fa36:	9300      	str	r3, [sp, #0]
 800fa38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fa3c:	68f8      	ldr	r0, [r7, #12]
 800fa3e:	f000 fb9d 	bl	801017c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa46:	b29b      	uxth	r3, r3
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d19e      	bne.n	800f98a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fa4c:	693a      	ldr	r2, [r7, #16]
 800fa4e:	6a39      	ldr	r1, [r7, #32]
 800fa50:	68f8      	ldr	r0, [r7, #12]
 800fa52:	f000 f9e3 	bl	800fe1c <I2C_WaitOnSTOPFlagUntilTimeout>
 800fa56:	4603      	mov	r3, r0
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d001      	beq.n	800fa60 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	e01a      	b.n	800fa96 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	2220      	movs	r2, #32
 800fa66:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	6859      	ldr	r1, [r3, #4]
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681a      	ldr	r2, [r3, #0]
 800fa72:	4b0c      	ldr	r3, [pc, #48]	@ (800faa4 <HAL_I2C_Master_Transmit+0x22c>)
 800fa74:	400b      	ands	r3, r1
 800fa76:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	2220      	movs	r2, #32
 800fa7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	2200      	movs	r2, #0
 800fa84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800fa90:	2300      	movs	r3, #0
 800fa92:	e000      	b.n	800fa96 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800fa94:	2302      	movs	r3, #2
  }
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3718      	adds	r7, #24
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}
 800fa9e:	bf00      	nop
 800faa0:	80002000 	.word	0x80002000
 800faa4:	fe00e800 	.word	0xfe00e800

0800faa8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b088      	sub	sp, #32
 800faac:	af02      	add	r7, sp, #8
 800faae:	60f8      	str	r0, [r7, #12]
 800fab0:	607a      	str	r2, [r7, #4]
 800fab2:	461a      	mov	r2, r3
 800fab4:	460b      	mov	r3, r1
 800fab6:	817b      	strh	r3, [r7, #10]
 800fab8:	4613      	mov	r3, r2
 800faba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fac2:	b2db      	uxtb	r3, r3
 800fac4:	2b20      	cmp	r3, #32
 800fac6:	f040 80db 	bne.w	800fc80 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fad0:	2b01      	cmp	r3, #1
 800fad2:	d101      	bne.n	800fad8 <HAL_I2C_Master_Receive+0x30>
 800fad4:	2302      	movs	r3, #2
 800fad6:	e0d4      	b.n	800fc82 <HAL_I2C_Master_Receive+0x1da>
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	2201      	movs	r2, #1
 800fadc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800fae0:	f7fc fbc8 	bl	800c274 <HAL_GetTick>
 800fae4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800fae6:	697b      	ldr	r3, [r7, #20]
 800fae8:	9300      	str	r3, [sp, #0]
 800faea:	2319      	movs	r3, #25
 800faec:	2201      	movs	r2, #1
 800faee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800faf2:	68f8      	ldr	r0, [r7, #12]
 800faf4:	f000 f8f2 	bl	800fcdc <I2C_WaitOnFlagUntilTimeout>
 800faf8:	4603      	mov	r3, r0
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d001      	beq.n	800fb02 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800fafe:	2301      	movs	r3, #1
 800fb00:	e0bf      	b.n	800fc82 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	2222      	movs	r2, #34	@ 0x22
 800fb06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	2210      	movs	r2, #16
 800fb0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	2200      	movs	r2, #0
 800fb16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	687a      	ldr	r2, [r7, #4]
 800fb1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	893a      	ldrh	r2, [r7, #8]
 800fb22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	2200      	movs	r2, #0
 800fb28:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fb2e:	b29b      	uxth	r3, r3
 800fb30:	2bff      	cmp	r3, #255	@ 0xff
 800fb32:	d90e      	bls.n	800fb52 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	2201      	movs	r2, #1
 800fb38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fb3e:	b2da      	uxtb	r2, r3
 800fb40:	8979      	ldrh	r1, [r7, #10]
 800fb42:	4b52      	ldr	r3, [pc, #328]	@ (800fc8c <HAL_I2C_Master_Receive+0x1e4>)
 800fb44:	9300      	str	r3, [sp, #0]
 800fb46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fb4a:	68f8      	ldr	r0, [r7, #12]
 800fb4c:	f000 fb16 	bl	801017c <I2C_TransferConfig>
 800fb50:	e06d      	b.n	800fc2e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fb56:	b29a      	uxth	r2, r3
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fb60:	b2da      	uxtb	r2, r3
 800fb62:	8979      	ldrh	r1, [r7, #10]
 800fb64:	4b49      	ldr	r3, [pc, #292]	@ (800fc8c <HAL_I2C_Master_Receive+0x1e4>)
 800fb66:	9300      	str	r3, [sp, #0]
 800fb68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fb6c:	68f8      	ldr	r0, [r7, #12]
 800fb6e:	f000 fb05 	bl	801017c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800fb72:	e05c      	b.n	800fc2e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fb74:	697a      	ldr	r2, [r7, #20]
 800fb76:	6a39      	ldr	r1, [r7, #32]
 800fb78:	68f8      	ldr	r0, [r7, #12]
 800fb7a:	f000 f993 	bl	800fea4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800fb7e:	4603      	mov	r3, r0
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d001      	beq.n	800fb88 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800fb84:	2301      	movs	r3, #1
 800fb86:	e07c      	b.n	800fc82 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb92:	b2d2      	uxtb	r2, r2
 800fb94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb9a:	1c5a      	adds	r2, r3, #1
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fba4:	3b01      	subs	r3, #1
 800fba6:	b29a      	uxth	r2, r3
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fbb0:	b29b      	uxth	r3, r3
 800fbb2:	3b01      	subs	r3, #1
 800fbb4:	b29a      	uxth	r2, r3
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fbbe:	b29b      	uxth	r3, r3
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d034      	beq.n	800fc2e <HAL_I2C_Master_Receive+0x186>
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d130      	bne.n	800fc2e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800fbcc:	697b      	ldr	r3, [r7, #20]
 800fbce:	9300      	str	r3, [sp, #0]
 800fbd0:	6a3b      	ldr	r3, [r7, #32]
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	2180      	movs	r1, #128	@ 0x80
 800fbd6:	68f8      	ldr	r0, [r7, #12]
 800fbd8:	f000 f880 	bl	800fcdc <I2C_WaitOnFlagUntilTimeout>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d001      	beq.n	800fbe6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800fbe2:	2301      	movs	r3, #1
 800fbe4:	e04d      	b.n	800fc82 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fbea:	b29b      	uxth	r3, r3
 800fbec:	2bff      	cmp	r3, #255	@ 0xff
 800fbee:	d90e      	bls.n	800fc0e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	22ff      	movs	r2, #255	@ 0xff
 800fbf4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fbfa:	b2da      	uxtb	r2, r3
 800fbfc:	8979      	ldrh	r1, [r7, #10]
 800fbfe:	2300      	movs	r3, #0
 800fc00:	9300      	str	r3, [sp, #0]
 800fc02:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fc06:	68f8      	ldr	r0, [r7, #12]
 800fc08:	f000 fab8 	bl	801017c <I2C_TransferConfig>
 800fc0c:	e00f      	b.n	800fc2e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fc12:	b29a      	uxth	r2, r3
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fc1c:	b2da      	uxtb	r2, r3
 800fc1e:	8979      	ldrh	r1, [r7, #10]
 800fc20:	2300      	movs	r3, #0
 800fc22:	9300      	str	r3, [sp, #0]
 800fc24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fc28:	68f8      	ldr	r0, [r7, #12]
 800fc2a:	f000 faa7 	bl	801017c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d19d      	bne.n	800fb74 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fc38:	697a      	ldr	r2, [r7, #20]
 800fc3a:	6a39      	ldr	r1, [r7, #32]
 800fc3c:	68f8      	ldr	r0, [r7, #12]
 800fc3e:	f000 f8ed 	bl	800fe1c <I2C_WaitOnSTOPFlagUntilTimeout>
 800fc42:	4603      	mov	r3, r0
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d001      	beq.n	800fc4c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800fc48:	2301      	movs	r3, #1
 800fc4a:	e01a      	b.n	800fc82 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	2220      	movs	r2, #32
 800fc52:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	6859      	ldr	r1, [r3, #4]
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	681a      	ldr	r2, [r3, #0]
 800fc5e:	4b0c      	ldr	r3, [pc, #48]	@ (800fc90 <HAL_I2C_Master_Receive+0x1e8>)
 800fc60:	400b      	ands	r3, r1
 800fc62:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	2220      	movs	r2, #32
 800fc68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2200      	movs	r2, #0
 800fc70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	2200      	movs	r2, #0
 800fc78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	e000      	b.n	800fc82 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800fc80:	2302      	movs	r3, #2
  }
}
 800fc82:	4618      	mov	r0, r3
 800fc84:	3718      	adds	r7, #24
 800fc86:	46bd      	mov	sp, r7
 800fc88:	bd80      	pop	{r7, pc}
 800fc8a:	bf00      	nop
 800fc8c:	80002400 	.word	0x80002400
 800fc90:	fe00e800 	.word	0xfe00e800

0800fc94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800fc94:	b480      	push	{r7}
 800fc96:	b083      	sub	sp, #12
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	699b      	ldr	r3, [r3, #24]
 800fca2:	f003 0302 	and.w	r3, r3, #2
 800fca6:	2b02      	cmp	r3, #2
 800fca8:	d103      	bne.n	800fcb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	2200      	movs	r2, #0
 800fcb0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	699b      	ldr	r3, [r3, #24]
 800fcb8:	f003 0301 	and.w	r3, r3, #1
 800fcbc:	2b01      	cmp	r3, #1
 800fcbe:	d007      	beq.n	800fcd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	699a      	ldr	r2, [r3, #24]
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	f042 0201 	orr.w	r2, r2, #1
 800fcce:	619a      	str	r2, [r3, #24]
  }
}
 800fcd0:	bf00      	nop
 800fcd2:	370c      	adds	r7, #12
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcda:	4770      	bx	lr

0800fcdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b084      	sub	sp, #16
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	603b      	str	r3, [r7, #0]
 800fce8:	4613      	mov	r3, r2
 800fcea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800fcec:	e03b      	b.n	800fd66 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800fcee:	69ba      	ldr	r2, [r7, #24]
 800fcf0:	6839      	ldr	r1, [r7, #0]
 800fcf2:	68f8      	ldr	r0, [r7, #12]
 800fcf4:	f000 f962 	bl	800ffbc <I2C_IsErrorOccurred>
 800fcf8:	4603      	mov	r3, r0
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	d001      	beq.n	800fd02 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800fcfe:	2301      	movs	r3, #1
 800fd00:	e041      	b.n	800fd86 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd08:	d02d      	beq.n	800fd66 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fd0a:	f7fc fab3 	bl	800c274 <HAL_GetTick>
 800fd0e:	4602      	mov	r2, r0
 800fd10:	69bb      	ldr	r3, [r7, #24]
 800fd12:	1ad3      	subs	r3, r2, r3
 800fd14:	683a      	ldr	r2, [r7, #0]
 800fd16:	429a      	cmp	r2, r3
 800fd18:	d302      	bcc.n	800fd20 <I2C_WaitOnFlagUntilTimeout+0x44>
 800fd1a:	683b      	ldr	r3, [r7, #0]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d122      	bne.n	800fd66 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	699a      	ldr	r2, [r3, #24]
 800fd26:	68bb      	ldr	r3, [r7, #8]
 800fd28:	4013      	ands	r3, r2
 800fd2a:	68ba      	ldr	r2, [r7, #8]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	bf0c      	ite	eq
 800fd30:	2301      	moveq	r3, #1
 800fd32:	2300      	movne	r3, #0
 800fd34:	b2db      	uxtb	r3, r3
 800fd36:	461a      	mov	r2, r3
 800fd38:	79fb      	ldrb	r3, [r7, #7]
 800fd3a:	429a      	cmp	r2, r3
 800fd3c:	d113      	bne.n	800fd66 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd42:	f043 0220 	orr.w	r2, r3, #32
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	2220      	movs	r2, #32
 800fd4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	2200      	movs	r2, #0
 800fd56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800fd62:	2301      	movs	r3, #1
 800fd64:	e00f      	b.n	800fd86 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	699a      	ldr	r2, [r3, #24]
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	4013      	ands	r3, r2
 800fd70:	68ba      	ldr	r2, [r7, #8]
 800fd72:	429a      	cmp	r2, r3
 800fd74:	bf0c      	ite	eq
 800fd76:	2301      	moveq	r3, #1
 800fd78:	2300      	movne	r3, #0
 800fd7a:	b2db      	uxtb	r3, r3
 800fd7c:	461a      	mov	r2, r3
 800fd7e:	79fb      	ldrb	r3, [r7, #7]
 800fd80:	429a      	cmp	r2, r3
 800fd82:	d0b4      	beq.n	800fcee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fd84:	2300      	movs	r3, #0
}
 800fd86:	4618      	mov	r0, r3
 800fd88:	3710      	adds	r7, #16
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}

0800fd8e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800fd8e:	b580      	push	{r7, lr}
 800fd90:	b084      	sub	sp, #16
 800fd92:	af00      	add	r7, sp, #0
 800fd94:	60f8      	str	r0, [r7, #12]
 800fd96:	60b9      	str	r1, [r7, #8]
 800fd98:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800fd9a:	e033      	b.n	800fe04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	68b9      	ldr	r1, [r7, #8]
 800fda0:	68f8      	ldr	r0, [r7, #12]
 800fda2:	f000 f90b 	bl	800ffbc <I2C_IsErrorOccurred>
 800fda6:	4603      	mov	r3, r0
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d001      	beq.n	800fdb0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800fdac:	2301      	movs	r3, #1
 800fdae:	e031      	b.n	800fe14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fdb0:	68bb      	ldr	r3, [r7, #8]
 800fdb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdb6:	d025      	beq.n	800fe04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fdb8:	f7fc fa5c 	bl	800c274 <HAL_GetTick>
 800fdbc:	4602      	mov	r2, r0
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	1ad3      	subs	r3, r2, r3
 800fdc2:	68ba      	ldr	r2, [r7, #8]
 800fdc4:	429a      	cmp	r2, r3
 800fdc6:	d302      	bcc.n	800fdce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d11a      	bne.n	800fe04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	699b      	ldr	r3, [r3, #24]
 800fdd4:	f003 0302 	and.w	r3, r3, #2
 800fdd8:	2b02      	cmp	r3, #2
 800fdda:	d013      	beq.n	800fe04 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fde0:	f043 0220 	orr.w	r2, r3, #32
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	2220      	movs	r2, #32
 800fdec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800fe00:	2301      	movs	r3, #1
 800fe02:	e007      	b.n	800fe14 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	699b      	ldr	r3, [r3, #24]
 800fe0a:	f003 0302 	and.w	r3, r3, #2
 800fe0e:	2b02      	cmp	r3, #2
 800fe10:	d1c4      	bne.n	800fd9c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800fe12:	2300      	movs	r3, #0
}
 800fe14:	4618      	mov	r0, r3
 800fe16:	3710      	adds	r7, #16
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	bd80      	pop	{r7, pc}

0800fe1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800fe1c:	b580      	push	{r7, lr}
 800fe1e:	b084      	sub	sp, #16
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	60f8      	str	r0, [r7, #12]
 800fe24:	60b9      	str	r1, [r7, #8]
 800fe26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800fe28:	e02f      	b.n	800fe8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800fe2a:	687a      	ldr	r2, [r7, #4]
 800fe2c:	68b9      	ldr	r1, [r7, #8]
 800fe2e:	68f8      	ldr	r0, [r7, #12]
 800fe30:	f000 f8c4 	bl	800ffbc <I2C_IsErrorOccurred>
 800fe34:	4603      	mov	r3, r0
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d001      	beq.n	800fe3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	e02d      	b.n	800fe9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fe3e:	f7fc fa19 	bl	800c274 <HAL_GetTick>
 800fe42:	4602      	mov	r2, r0
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	1ad3      	subs	r3, r2, r3
 800fe48:	68ba      	ldr	r2, [r7, #8]
 800fe4a:	429a      	cmp	r2, r3
 800fe4c:	d302      	bcc.n	800fe54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800fe4e:	68bb      	ldr	r3, [r7, #8]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d11a      	bne.n	800fe8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	699b      	ldr	r3, [r3, #24]
 800fe5a:	f003 0320 	and.w	r3, r3, #32
 800fe5e:	2b20      	cmp	r3, #32
 800fe60:	d013      	beq.n	800fe8a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe66:	f043 0220 	orr.w	r2, r3, #32
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	2220      	movs	r2, #32
 800fe72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	2200      	movs	r2, #0
 800fe7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	2200      	movs	r2, #0
 800fe82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800fe86:	2301      	movs	r3, #1
 800fe88:	e007      	b.n	800fe9a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	699b      	ldr	r3, [r3, #24]
 800fe90:	f003 0320 	and.w	r3, r3, #32
 800fe94:	2b20      	cmp	r3, #32
 800fe96:	d1c8      	bne.n	800fe2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800fe98:	2300      	movs	r3, #0
}
 800fe9a:	4618      	mov	r0, r3
 800fe9c:	3710      	adds	r7, #16
 800fe9e:	46bd      	mov	sp, r7
 800fea0:	bd80      	pop	{r7, pc}
	...

0800fea4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b086      	sub	sp, #24
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	60f8      	str	r0, [r7, #12]
 800feac:	60b9      	str	r1, [r7, #8]
 800feae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800feb0:	2300      	movs	r3, #0
 800feb2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800feb4:	e071      	b.n	800ff9a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800feb6:	687a      	ldr	r2, [r7, #4]
 800feb8:	68b9      	ldr	r1, [r7, #8]
 800feba:	68f8      	ldr	r0, [r7, #12]
 800febc:	f000 f87e 	bl	800ffbc <I2C_IsErrorOccurred>
 800fec0:	4603      	mov	r3, r0
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d001      	beq.n	800feca <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800fec6:	2301      	movs	r3, #1
 800fec8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	699b      	ldr	r3, [r3, #24]
 800fed0:	f003 0320 	and.w	r3, r3, #32
 800fed4:	2b20      	cmp	r3, #32
 800fed6:	d13b      	bne.n	800ff50 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800fed8:	7dfb      	ldrb	r3, [r7, #23]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d138      	bne.n	800ff50 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	699b      	ldr	r3, [r3, #24]
 800fee4:	f003 0304 	and.w	r3, r3, #4
 800fee8:	2b04      	cmp	r3, #4
 800feea:	d105      	bne.n	800fef8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800feec:	68fb      	ldr	r3, [r7, #12]
 800feee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d001      	beq.n	800fef8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800fef4:	2300      	movs	r3, #0
 800fef6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	699b      	ldr	r3, [r3, #24]
 800fefe:	f003 0310 	and.w	r3, r3, #16
 800ff02:	2b10      	cmp	r3, #16
 800ff04:	d121      	bne.n	800ff4a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	2210      	movs	r2, #16
 800ff0c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	2204      	movs	r2, #4
 800ff12:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	2220      	movs	r2, #32
 800ff1a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	6859      	ldr	r1, [r3, #4]
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	681a      	ldr	r2, [r3, #0]
 800ff26:	4b24      	ldr	r3, [pc, #144]	@ (800ffb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800ff28:	400b      	ands	r3, r1
 800ff2a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2220      	movs	r2, #32
 800ff30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	2200      	movs	r2, #0
 800ff38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	2200      	movs	r2, #0
 800ff40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800ff44:	2301      	movs	r3, #1
 800ff46:	75fb      	strb	r3, [r7, #23]
 800ff48:	e002      	b.n	800ff50 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800ff50:	f7fc f990 	bl	800c274 <HAL_GetTick>
 800ff54:	4602      	mov	r2, r0
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	1ad3      	subs	r3, r2, r3
 800ff5a:	68ba      	ldr	r2, [r7, #8]
 800ff5c:	429a      	cmp	r2, r3
 800ff5e:	d302      	bcc.n	800ff66 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800ff60:	68bb      	ldr	r3, [r7, #8]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d119      	bne.n	800ff9a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800ff66:	7dfb      	ldrb	r3, [r7, #23]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d116      	bne.n	800ff9a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	699b      	ldr	r3, [r3, #24]
 800ff72:	f003 0304 	and.w	r3, r3, #4
 800ff76:	2b04      	cmp	r3, #4
 800ff78:	d00f      	beq.n	800ff9a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff7e:	f043 0220 	orr.w	r2, r3, #32
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	2220      	movs	r2, #32
 800ff8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	2200      	movs	r2, #0
 800ff92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800ff96:	2301      	movs	r3, #1
 800ff98:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	699b      	ldr	r3, [r3, #24]
 800ffa0:	f003 0304 	and.w	r3, r3, #4
 800ffa4:	2b04      	cmp	r3, #4
 800ffa6:	d002      	beq.n	800ffae <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800ffa8:	7dfb      	ldrb	r3, [r7, #23]
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d083      	beq.n	800feb6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800ffae:	7dfb      	ldrb	r3, [r7, #23]
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	3718      	adds	r7, #24
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	bd80      	pop	{r7, pc}
 800ffb8:	fe00e800 	.word	0xfe00e800

0800ffbc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b08a      	sub	sp, #40	@ 0x28
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	60f8      	str	r0, [r7, #12]
 800ffc4:	60b9      	str	r1, [r7, #8]
 800ffc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	699b      	ldr	r3, [r3, #24]
 800ffd4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ffde:	69bb      	ldr	r3, [r7, #24]
 800ffe0:	f003 0310 	and.w	r3, r3, #16
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d068      	beq.n	80100ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	2210      	movs	r2, #16
 800ffee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800fff0:	e049      	b.n	8010086 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800fff2:	68bb      	ldr	r3, [r7, #8]
 800fff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fff8:	d045      	beq.n	8010086 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800fffa:	f7fc f93b 	bl	800c274 <HAL_GetTick>
 800fffe:	4602      	mov	r2, r0
 8010000:	69fb      	ldr	r3, [r7, #28]
 8010002:	1ad3      	subs	r3, r2, r3
 8010004:	68ba      	ldr	r2, [r7, #8]
 8010006:	429a      	cmp	r2, r3
 8010008:	d302      	bcc.n	8010010 <I2C_IsErrorOccurred+0x54>
 801000a:	68bb      	ldr	r3, [r7, #8]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d13a      	bne.n	8010086 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	685b      	ldr	r3, [r3, #4]
 8010016:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801001a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010022:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	699b      	ldr	r3, [r3, #24]
 801002a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801002e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010032:	d121      	bne.n	8010078 <I2C_IsErrorOccurred+0xbc>
 8010034:	697b      	ldr	r3, [r7, #20]
 8010036:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801003a:	d01d      	beq.n	8010078 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 801003c:	7cfb      	ldrb	r3, [r7, #19]
 801003e:	2b20      	cmp	r3, #32
 8010040:	d01a      	beq.n	8010078 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	685a      	ldr	r2, [r3, #4]
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010050:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8010052:	f7fc f90f 	bl	800c274 <HAL_GetTick>
 8010056:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010058:	e00e      	b.n	8010078 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 801005a:	f7fc f90b 	bl	800c274 <HAL_GetTick>
 801005e:	4602      	mov	r2, r0
 8010060:	69fb      	ldr	r3, [r7, #28]
 8010062:	1ad3      	subs	r3, r2, r3
 8010064:	2b19      	cmp	r3, #25
 8010066:	d907      	bls.n	8010078 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8010068:	6a3b      	ldr	r3, [r7, #32]
 801006a:	f043 0320 	orr.w	r3, r3, #32
 801006e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8010070:	2301      	movs	r3, #1
 8010072:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8010076:	e006      	b.n	8010086 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	699b      	ldr	r3, [r3, #24]
 801007e:	f003 0320 	and.w	r3, r3, #32
 8010082:	2b20      	cmp	r3, #32
 8010084:	d1e9      	bne.n	801005a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	699b      	ldr	r3, [r3, #24]
 801008c:	f003 0320 	and.w	r3, r3, #32
 8010090:	2b20      	cmp	r3, #32
 8010092:	d003      	beq.n	801009c <I2C_IsErrorOccurred+0xe0>
 8010094:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010098:	2b00      	cmp	r3, #0
 801009a:	d0aa      	beq.n	800fff2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 801009c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d103      	bne.n	80100ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	2220      	movs	r2, #32
 80100aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80100ac:	6a3b      	ldr	r3, [r7, #32]
 80100ae:	f043 0304 	orr.w	r3, r3, #4
 80100b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80100b4:	2301      	movs	r3, #1
 80100b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	699b      	ldr	r3, [r3, #24]
 80100c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80100c2:	69bb      	ldr	r3, [r7, #24]
 80100c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d00b      	beq.n	80100e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80100cc:	6a3b      	ldr	r3, [r7, #32]
 80100ce:	f043 0301 	orr.w	r3, r3, #1
 80100d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80100dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80100de:	2301      	movs	r3, #1
 80100e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80100e4:	69bb      	ldr	r3, [r7, #24]
 80100e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d00b      	beq.n	8010106 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80100ee:	6a3b      	ldr	r3, [r7, #32]
 80100f0:	f043 0308 	orr.w	r3, r3, #8
 80100f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80100fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8010100:	2301      	movs	r3, #1
 8010102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8010106:	69bb      	ldr	r3, [r7, #24]
 8010108:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801010c:	2b00      	cmp	r3, #0
 801010e:	d00b      	beq.n	8010128 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8010110:	6a3b      	ldr	r3, [r7, #32]
 8010112:	f043 0302 	orr.w	r3, r3, #2
 8010116:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010120:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8010122:	2301      	movs	r3, #1
 8010124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8010128:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801012c:	2b00      	cmp	r3, #0
 801012e:	d01c      	beq.n	801016a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8010130:	68f8      	ldr	r0, [r7, #12]
 8010132:	f7ff fdaf 	bl	800fc94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	6859      	ldr	r1, [r3, #4]
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	4b0d      	ldr	r3, [pc, #52]	@ (8010178 <I2C_IsErrorOccurred+0x1bc>)
 8010142:	400b      	ands	r3, r1
 8010144:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801014a:	6a3b      	ldr	r3, [r7, #32]
 801014c:	431a      	orrs	r2, r3
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	2220      	movs	r2, #32
 8010156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2200      	movs	r2, #0
 801015e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	2200      	movs	r2, #0
 8010166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 801016a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801016e:	4618      	mov	r0, r3
 8010170:	3728      	adds	r7, #40	@ 0x28
 8010172:	46bd      	mov	sp, r7
 8010174:	bd80      	pop	{r7, pc}
 8010176:	bf00      	nop
 8010178:	fe00e800 	.word	0xfe00e800

0801017c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 801017c:	b480      	push	{r7}
 801017e:	b087      	sub	sp, #28
 8010180:	af00      	add	r7, sp, #0
 8010182:	60f8      	str	r0, [r7, #12]
 8010184:	607b      	str	r3, [r7, #4]
 8010186:	460b      	mov	r3, r1
 8010188:	817b      	strh	r3, [r7, #10]
 801018a:	4613      	mov	r3, r2
 801018c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801018e:	897b      	ldrh	r3, [r7, #10]
 8010190:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8010194:	7a7b      	ldrb	r3, [r7, #9]
 8010196:	041b      	lsls	r3, r3, #16
 8010198:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801019c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80101a2:	6a3b      	ldr	r3, [r7, #32]
 80101a4:	4313      	orrs	r3, r2
 80101a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80101aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	685a      	ldr	r2, [r3, #4]
 80101b2:	6a3b      	ldr	r3, [r7, #32]
 80101b4:	0d5b      	lsrs	r3, r3, #21
 80101b6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80101ba:	4b08      	ldr	r3, [pc, #32]	@ (80101dc <I2C_TransferConfig+0x60>)
 80101bc:	430b      	orrs	r3, r1
 80101be:	43db      	mvns	r3, r3
 80101c0:	ea02 0103 	and.w	r1, r2, r3
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	697a      	ldr	r2, [r7, #20]
 80101ca:	430a      	orrs	r2, r1
 80101cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80101ce:	bf00      	nop
 80101d0:	371c      	adds	r7, #28
 80101d2:	46bd      	mov	sp, r7
 80101d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d8:	4770      	bx	lr
 80101da:	bf00      	nop
 80101dc:	03ff63ff 	.word	0x03ff63ff

080101e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80101e0:	b480      	push	{r7}
 80101e2:	b083      	sub	sp, #12
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80101f0:	b2db      	uxtb	r3, r3
 80101f2:	2b20      	cmp	r3, #32
 80101f4:	d138      	bne.n	8010268 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80101fc:	2b01      	cmp	r3, #1
 80101fe:	d101      	bne.n	8010204 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8010200:	2302      	movs	r3, #2
 8010202:	e032      	b.n	801026a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	2201      	movs	r2, #1
 8010208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	2224      	movs	r2, #36	@ 0x24
 8010210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	681a      	ldr	r2, [r3, #0]
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	f022 0201 	bic.w	r2, r2, #1
 8010222:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	681a      	ldr	r2, [r3, #0]
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8010232:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	6819      	ldr	r1, [r3, #0]
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	683a      	ldr	r2, [r7, #0]
 8010240:	430a      	orrs	r2, r1
 8010242:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	681a      	ldr	r2, [r3, #0]
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	f042 0201 	orr.w	r2, r2, #1
 8010252:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	2220      	movs	r2, #32
 8010258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2200      	movs	r2, #0
 8010260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8010264:	2300      	movs	r3, #0
 8010266:	e000      	b.n	801026a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010268:	2302      	movs	r3, #2
  }
}
 801026a:	4618      	mov	r0, r3
 801026c:	370c      	adds	r7, #12
 801026e:	46bd      	mov	sp, r7
 8010270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010274:	4770      	bx	lr

08010276 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8010276:	b480      	push	{r7}
 8010278:	b085      	sub	sp, #20
 801027a:	af00      	add	r7, sp, #0
 801027c:	6078      	str	r0, [r7, #4]
 801027e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010286:	b2db      	uxtb	r3, r3
 8010288:	2b20      	cmp	r3, #32
 801028a:	d139      	bne.n	8010300 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010292:	2b01      	cmp	r3, #1
 8010294:	d101      	bne.n	801029a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8010296:	2302      	movs	r3, #2
 8010298:	e033      	b.n	8010302 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	2201      	movs	r2, #1
 801029e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	2224      	movs	r2, #36	@ 0x24
 80102a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	681a      	ldr	r2, [r3, #0]
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	f022 0201 	bic.w	r2, r2, #1
 80102b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80102c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80102ca:	683b      	ldr	r3, [r7, #0]
 80102cc:	021b      	lsls	r3, r3, #8
 80102ce:	68fa      	ldr	r2, [r7, #12]
 80102d0:	4313      	orrs	r3, r2
 80102d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	68fa      	ldr	r2, [r7, #12]
 80102da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	681a      	ldr	r2, [r3, #0]
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	f042 0201 	orr.w	r2, r2, #1
 80102ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2220      	movs	r2, #32
 80102f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	2200      	movs	r2, #0
 80102f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80102fc:	2300      	movs	r3, #0
 80102fe:	e000      	b.n	8010302 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8010300:	2302      	movs	r3, #2
  }
}
 8010302:	4618      	mov	r0, r3
 8010304:	3714      	adds	r7, #20
 8010306:	46bd      	mov	sp, r7
 8010308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801030c:	4770      	bx	lr
	...

08010310 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8010310:	b480      	push	{r7}
 8010312:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8010314:	4b04      	ldr	r3, [pc, #16]	@ (8010328 <HAL_PWREx_GetVoltageRange+0x18>)
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 801031c:	4618      	mov	r0, r3
 801031e:	46bd      	mov	sp, r7
 8010320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010324:	4770      	bx	lr
 8010326:	bf00      	nop
 8010328:	40007000 	.word	0x40007000

0801032c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 801032c:	b480      	push	{r7}
 801032e:	b085      	sub	sp, #20
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801033a:	d130      	bne.n	801039e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 801033c:	4b23      	ldr	r3, [pc, #140]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010348:	d038      	beq.n	80103bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 801034a:	4b20      	ldr	r3, [pc, #128]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8010352:	4a1e      	ldr	r2, [pc, #120]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8010354:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010358:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801035a:	4b1d      	ldr	r3, [pc, #116]	@ (80103d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	2232      	movs	r2, #50	@ 0x32
 8010360:	fb02 f303 	mul.w	r3, r2, r3
 8010364:	4a1b      	ldr	r2, [pc, #108]	@ (80103d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8010366:	fba2 2303 	umull	r2, r3, r2, r3
 801036a:	0c9b      	lsrs	r3, r3, #18
 801036c:	3301      	adds	r3, #1
 801036e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8010370:	e002      	b.n	8010378 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	3b01      	subs	r3, #1
 8010376:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8010378:	4b14      	ldr	r3, [pc, #80]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801037a:	695b      	ldr	r3, [r3, #20]
 801037c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010380:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010384:	d102      	bne.n	801038c <HAL_PWREx_ControlVoltageScaling+0x60>
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d1f2      	bne.n	8010372 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 801038c:	4b0f      	ldr	r3, [pc, #60]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801038e:	695b      	ldr	r3, [r3, #20]
 8010390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010398:	d110      	bne.n	80103bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 801039a:	2303      	movs	r3, #3
 801039c:	e00f      	b.n	80103be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 801039e:	4b0b      	ldr	r3, [pc, #44]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80103a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80103aa:	d007      	beq.n	80103bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80103ac:	4b07      	ldr	r3, [pc, #28]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80103b4:	4a05      	ldr	r2, [pc, #20]	@ (80103cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80103b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80103ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80103bc:	2300      	movs	r3, #0
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3714      	adds	r7, #20
 80103c2:	46bd      	mov	sp, r7
 80103c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c8:	4770      	bx	lr
 80103ca:	bf00      	nop
 80103cc:	40007000 	.word	0x40007000
 80103d0:	20000000 	.word	0x20000000
 80103d4:	431bde83 	.word	0x431bde83

080103d8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b086      	sub	sp, #24
 80103dc:	af02      	add	r7, sp, #8
 80103de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80103e0:	f7fb ff48 	bl	800c274 <HAL_GetTick>
 80103e4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d101      	bne.n	80103f0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80103ec:	2301      	movs	r3, #1
 80103ee:	e063      	b.n	80104b8 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80103f6:	b2db      	uxtb	r3, r3
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d10b      	bne.n	8010414 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	2200      	movs	r2, #0
 8010400:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8010404:	6878      	ldr	r0, [r7, #4]
 8010406:	f7f8 f911 	bl	800862c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 801040a:	f241 3188 	movw	r1, #5000	@ 0x1388
 801040e:	6878      	ldr	r0, [r7, #4]
 8010410:	f000 fa68 	bl	80108e4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	689b      	ldr	r3, [r3, #8]
 8010422:	3b01      	subs	r3, #1
 8010424:	021a      	lsls	r2, r3, #8
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	430a      	orrs	r2, r1
 801042c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010432:	9300      	str	r3, [sp, #0]
 8010434:	68fb      	ldr	r3, [r7, #12]
 8010436:	2200      	movs	r2, #0
 8010438:	2120      	movs	r1, #32
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f000 fa60 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 8010440:	4603      	mov	r3, r0
 8010442:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8010444:	7afb      	ldrb	r3, [r7, #11]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d131      	bne.n	80104ae <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8010454:	f023 0310 	bic.w	r3, r3, #16
 8010458:	687a      	ldr	r2, [r7, #4]
 801045a:	6852      	ldr	r2, [r2, #4]
 801045c:	0611      	lsls	r1, r2, #24
 801045e:	687a      	ldr	r2, [r7, #4]
 8010460:	68d2      	ldr	r2, [r2, #12]
 8010462:	4311      	orrs	r1, r2
 8010464:	687a      	ldr	r2, [r7, #4]
 8010466:	6812      	ldr	r2, [r2, #0]
 8010468:	430b      	orrs	r3, r1
 801046a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	685a      	ldr	r2, [r3, #4]
 8010472:	4b13      	ldr	r3, [pc, #76]	@ (80104c0 <HAL_QSPI_Init+0xe8>)
 8010474:	4013      	ands	r3, r2
 8010476:	687a      	ldr	r2, [r7, #4]
 8010478:	6912      	ldr	r2, [r2, #16]
 801047a:	0411      	lsls	r1, r2, #16
 801047c:	687a      	ldr	r2, [r7, #4]
 801047e:	6952      	ldr	r2, [r2, #20]
 8010480:	4311      	orrs	r1, r2
 8010482:	687a      	ldr	r2, [r7, #4]
 8010484:	6992      	ldr	r2, [r2, #24]
 8010486:	4311      	orrs	r1, r2
 8010488:	687a      	ldr	r2, [r7, #4]
 801048a:	6812      	ldr	r2, [r2, #0]
 801048c:	430b      	orrs	r3, r1
 801048e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	681a      	ldr	r2, [r3, #0]
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	f042 0201 	orr.w	r2, r2, #1
 801049e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	2200      	movs	r2, #0
 80104a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	2201      	movs	r2, #1
 80104aa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	2200      	movs	r2, #0
 80104b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80104b6:	7afb      	ldrb	r3, [r7, #11]
}
 80104b8:	4618      	mov	r0, r3
 80104ba:	3710      	adds	r7, #16
 80104bc:	46bd      	mov	sp, r7
 80104be:	bd80      	pop	{r7, pc}
 80104c0:	ffe0f8fe 	.word	0xffe0f8fe

080104c4 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b088      	sub	sp, #32
 80104c8:	af02      	add	r7, sp, #8
 80104ca:	60f8      	str	r0, [r7, #12]
 80104cc:	60b9      	str	r1, [r7, #8]
 80104ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80104d0:	f7fb fed0 	bl	800c274 <HAL_GetTick>
 80104d4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80104dc:	b2db      	uxtb	r3, r3
 80104de:	2b01      	cmp	r3, #1
 80104e0:	d101      	bne.n	80104e6 <HAL_QSPI_Command+0x22>
 80104e2:	2302      	movs	r3, #2
 80104e4:	e048      	b.n	8010578 <HAL_QSPI_Command+0xb4>
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	2201      	movs	r2, #1
 80104ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80104f4:	b2db      	uxtb	r3, r3
 80104f6:	2b01      	cmp	r3, #1
 80104f8:	d137      	bne.n	801056a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	2200      	movs	r2, #0
 80104fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	2202      	movs	r2, #2
 8010504:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	9300      	str	r3, [sp, #0]
 801050c:	693b      	ldr	r3, [r7, #16]
 801050e:	2200      	movs	r2, #0
 8010510:	2120      	movs	r1, #32
 8010512:	68f8      	ldr	r0, [r7, #12]
 8010514:	f000 f9f4 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 8010518:	4603      	mov	r3, r0
 801051a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 801051c:	7dfb      	ldrb	r3, [r7, #23]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d125      	bne.n	801056e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8010522:	2200      	movs	r2, #0
 8010524:	68b9      	ldr	r1, [r7, #8]
 8010526:	68f8      	ldr	r0, [r7, #12]
 8010528:	f000 fa21 	bl	801096e <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010530:	2b00      	cmp	r3, #0
 8010532:	d115      	bne.n	8010560 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	9300      	str	r3, [sp, #0]
 8010538:	693b      	ldr	r3, [r7, #16]
 801053a:	2201      	movs	r2, #1
 801053c:	2102      	movs	r1, #2
 801053e:	68f8      	ldr	r0, [r7, #12]
 8010540:	f000 f9de 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 8010544:	4603      	mov	r3, r0
 8010546:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8010548:	7dfb      	ldrb	r3, [r7, #23]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d10f      	bne.n	801056e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	2202      	movs	r2, #2
 8010554:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	2201      	movs	r2, #1
 801055a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801055e:	e006      	b.n	801056e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	2201      	movs	r2, #1
 8010564:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8010568:	e001      	b.n	801056e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 801056a:	2302      	movs	r3, #2
 801056c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	2200      	movs	r2, #0
 8010572:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8010576:	7dfb      	ldrb	r3, [r7, #23]
}
 8010578:	4618      	mov	r0, r3
 801057a:	3718      	adds	r7, #24
 801057c:	46bd      	mov	sp, r7
 801057e:	bd80      	pop	{r7, pc}

08010580 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8010580:	b580      	push	{r7, lr}
 8010582:	b08a      	sub	sp, #40	@ 0x28
 8010584:	af02      	add	r7, sp, #8
 8010586:	60f8      	str	r0, [r7, #12]
 8010588:	60b9      	str	r1, [r7, #8]
 801058a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801058c:	2300      	movs	r3, #0
 801058e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8010590:	f7fb fe70 	bl	800c274 <HAL_GetTick>
 8010594:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	3320      	adds	r3, #32
 801059c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80105a4:	b2db      	uxtb	r3, r3
 80105a6:	2b01      	cmp	r3, #1
 80105a8:	d101      	bne.n	80105ae <HAL_QSPI_Transmit+0x2e>
 80105aa:	2302      	movs	r3, #2
 80105ac:	e07b      	b.n	80106a6 <HAL_QSPI_Transmit+0x126>
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	2201      	movs	r2, #1
 80105b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80105bc:	b2db      	uxtb	r3, r3
 80105be:	2b01      	cmp	r3, #1
 80105c0:	d16a      	bne.n	8010698 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	2200      	movs	r2, #0
 80105c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 80105c8:	68bb      	ldr	r3, [r7, #8]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d05b      	beq.n	8010686 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	2212      	movs	r2, #18
 80105d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	691b      	ldr	r3, [r3, #16]
 80105dc:	1c5a      	adds	r2, r3, #1
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	625a      	str	r2, [r3, #36]	@ 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	691b      	ldr	r3, [r3, #16]
 80105e8:	1c5a      	adds	r2, r3, #1
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	68ba      	ldr	r2, [r7, #8]
 80105f2:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	695a      	ldr	r2, [r3, #20]
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8010602:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8010604:	e01b      	b.n	801063e <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	9300      	str	r3, [sp, #0]
 801060a:	69bb      	ldr	r3, [r7, #24]
 801060c:	2201      	movs	r2, #1
 801060e:	2104      	movs	r1, #4
 8010610:	68f8      	ldr	r0, [r7, #12]
 8010612:	f000 f975 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 8010616:	4603      	mov	r3, r0
 8010618:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 801061a:	7ffb      	ldrb	r3, [r7, #31]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d113      	bne.n	8010648 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	69db      	ldr	r3, [r3, #28]
 8010624:	781a      	ldrb	r2, [r3, #0]
 8010626:	697b      	ldr	r3, [r7, #20]
 8010628:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	69db      	ldr	r3, [r3, #28]
 801062e:	1c5a      	adds	r2, r3, #1
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010638:	1e5a      	subs	r2, r3, #1
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	625a      	str	r2, [r3, #36]	@ 0x24
      while(hqspi->TxXferCount > 0U)
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010642:	2b00      	cmp	r3, #0
 8010644:	d1df      	bne.n	8010606 <HAL_QSPI_Transmit+0x86>
 8010646:	e000      	b.n	801064a <HAL_QSPI_Transmit+0xca>
          break;
 8010648:	bf00      	nop
      }

      if (status == HAL_OK)
 801064a:	7ffb      	ldrb	r3, [r7, #31]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d115      	bne.n	801067c <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	9300      	str	r3, [sp, #0]
 8010654:	69bb      	ldr	r3, [r7, #24]
 8010656:	2201      	movs	r2, #1
 8010658:	2102      	movs	r1, #2
 801065a:	68f8      	ldr	r0, [r7, #12]
 801065c:	f000 f950 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 8010660:	4603      	mov	r3, r0
 8010662:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8010664:	7ffb      	ldrb	r3, [r7, #31]
 8010666:	2b00      	cmp	r3, #0
 8010668:	d108      	bne.n	801067c <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	2202      	movs	r2, #2
 8010670:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8010672:	68f8      	ldr	r0, [r7, #12]
 8010674:	f000 f8bd 	bl	80107f2 <HAL_QSPI_Abort>
 8010678:	4603      	mov	r3, r0
 801067a:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	2201      	movs	r2, #1
 8010680:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8010684:	e00a      	b.n	801069c <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801068a:	f043 0208 	orr.w	r2, r3, #8
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 8010692:	2301      	movs	r3, #1
 8010694:	77fb      	strb	r3, [r7, #31]
 8010696:	e001      	b.n	801069c <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8010698:	2302      	movs	r3, #2
 801069a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	2200      	movs	r2, #0
 80106a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 80106a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3720      	adds	r7, #32
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}

080106ae <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80106ae:	b580      	push	{r7, lr}
 80106b0:	b08a      	sub	sp, #40	@ 0x28
 80106b2:	af02      	add	r7, sp, #8
 80106b4:	60f8      	str	r0, [r7, #12]
 80106b6:	60b9      	str	r1, [r7, #8]
 80106b8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80106ba:	2300      	movs	r3, #0
 80106bc:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80106be:	f7fb fdd9 	bl	800c274 <HAL_GetTick>
 80106c2:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	699b      	ldr	r3, [r3, #24]
 80106ca:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80106cc:	68fb      	ldr	r3, [r7, #12]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	3320      	adds	r3, #32
 80106d2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80106da:	b2db      	uxtb	r3, r3
 80106dc:	2b01      	cmp	r3, #1
 80106de:	d101      	bne.n	80106e4 <HAL_QSPI_Receive+0x36>
 80106e0:	2302      	movs	r3, #2
 80106e2:	e082      	b.n	80107ea <HAL_QSPI_Receive+0x13c>
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	2201      	movs	r2, #1
 80106e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80106f2:	b2db      	uxtb	r3, r3
 80106f4:	2b01      	cmp	r3, #1
 80106f6:	d171      	bne.n	80107dc <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	2200      	movs	r2, #0
 80106fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 80106fe:	68bb      	ldr	r3, [r7, #8]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d062      	beq.n	80107ca <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	2222      	movs	r2, #34	@ 0x22
 8010708:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	691b      	ldr	r3, [r3, #16]
 8010712:	1c5a      	adds	r2, r3, #1
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	631a      	str	r2, [r3, #48]	@ 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	691b      	ldr	r3, [r3, #16]
 801071e:	1c5a      	adds	r2, r3, #1
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->pRxBuffPtr = pData;
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	68ba      	ldr	r2, [r7, #8]
 8010728:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	695b      	ldr	r3, [r3, #20]
 8010730:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 801073c:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	697a      	ldr	r2, [r7, #20]
 8010744:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8010746:	e01c      	b.n	8010782 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	9300      	str	r3, [sp, #0]
 801074c:	69bb      	ldr	r3, [r7, #24]
 801074e:	2201      	movs	r2, #1
 8010750:	2106      	movs	r1, #6
 8010752:	68f8      	ldr	r0, [r7, #12]
 8010754:	f000 f8d4 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 8010758:	4603      	mov	r3, r0
 801075a:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 801075c:	7ffb      	ldrb	r3, [r7, #31]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d114      	bne.n	801078c <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010766:	693a      	ldr	r2, [r7, #16]
 8010768:	7812      	ldrb	r2, [r2, #0]
 801076a:	b2d2      	uxtb	r2, r2
 801076c:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010772:	1c5a      	adds	r2, r3, #1
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	629a      	str	r2, [r3, #40]	@ 0x28
        hqspi->RxXferCount--;
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801077c:	1e5a      	subs	r2, r3, #1
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	631a      	str	r2, [r3, #48]	@ 0x30
      while(hqspi->RxXferCount > 0U)
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010786:	2b00      	cmp	r3, #0
 8010788:	d1de      	bne.n	8010748 <HAL_QSPI_Receive+0x9a>
 801078a:	e000      	b.n	801078e <HAL_QSPI_Receive+0xe0>
          break;
 801078c:	bf00      	nop
      }

      if (status == HAL_OK)
 801078e:	7ffb      	ldrb	r3, [r7, #31]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d115      	bne.n	80107c0 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	9300      	str	r3, [sp, #0]
 8010798:	69bb      	ldr	r3, [r7, #24]
 801079a:	2201      	movs	r2, #1
 801079c:	2102      	movs	r1, #2
 801079e:	68f8      	ldr	r0, [r7, #12]
 80107a0:	f000 f8ae 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 80107a4:	4603      	mov	r3, r0
 80107a6:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80107a8:	7ffb      	ldrb	r3, [r7, #31]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d108      	bne.n	80107c0 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	2202      	movs	r2, #2
 80107b4:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80107b6:	68f8      	ldr	r0, [r7, #12]
 80107b8:	f000 f81b 	bl	80107f2 <HAL_QSPI_Abort>
 80107bc:	4603      	mov	r3, r0
 80107be:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	2201      	movs	r2, #1
 80107c4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80107c8:	e00a      	b.n	80107e0 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107ce:	f043 0208 	orr.w	r2, r3, #8
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 80107d6:	2301      	movs	r3, #1
 80107d8:	77fb      	strb	r3, [r7, #31]
 80107da:	e001      	b.n	80107e0 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 80107dc:	2302      	movs	r3, #2
 80107de:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	2200      	movs	r2, #0
 80107e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 80107e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80107ea:	4618      	mov	r0, r3
 80107ec:	3720      	adds	r7, #32
 80107ee:	46bd      	mov	sp, r7
 80107f0:	bd80      	pop	{r7, pc}

080107f2 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80107f2:	b580      	push	{r7, lr}
 80107f4:	b086      	sub	sp, #24
 80107f6:	af02      	add	r7, sp, #8
 80107f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80107fa:	2300      	movs	r3, #0
 80107fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80107fe:	f7fb fd39 	bl	800c274 <HAL_GetTick>
 8010802:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 801080a:	b2db      	uxtb	r3, r3
 801080c:	f003 0302 	and.w	r3, r3, #2
 8010810:	2b00      	cmp	r3, #0
 8010812:	d062      	beq.n	80108da <HAL_QSPI_Abort+0xe8>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2200      	movs	r2, #0
 8010818:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	f003 0304 	and.w	r3, r3, #4
 8010826:	2b00      	cmp	r3, #0
 8010828:	d017      	beq.n	801085a <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	681a      	ldr	r2, [r3, #0]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	f022 0204 	bic.w	r2, r2, #4
 8010838:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801083e:	4618      	mov	r0, r3
 8010840:	f7fd fd5e 	bl	800e300 <HAL_DMA_Abort>
 8010844:	4603      	mov	r3, r0
 8010846:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8010848:	7bfb      	ldrb	r3, [r7, #15]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d005      	beq.n	801085a <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010852:	f043 0204 	orr.w	r2, r3, #4
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }

    if (__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_BUSY) != RESET)
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	689b      	ldr	r3, [r3, #8]
 8010860:	f003 0320 	and.w	r3, r3, #32
 8010864:	2b00      	cmp	r3, #0
 8010866:	d034      	beq.n	80108d2 <HAL_QSPI_Abort+0xe0>
    {
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	681a      	ldr	r2, [r3, #0]
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	f042 0202 	orr.w	r2, r2, #2
 8010876:	601a      	str	r2, [r3, #0]
      
      /* Wait until TC flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801087c:	9300      	str	r3, [sp, #0]
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	2201      	movs	r2, #1
 8010882:	2102      	movs	r1, #2
 8010884:	6878      	ldr	r0, [r7, #4]
 8010886:	f000 f83b 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 801088a:	4603      	mov	r3, r0
 801088c:	73fb      	strb	r3, [r7, #15]
      
      if (status == HAL_OK)
 801088e:	7bfb      	ldrb	r3, [r7, #15]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d10e      	bne.n	80108b2 <HAL_QSPI_Abort+0xc0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	2202      	movs	r2, #2
 801089a:	60da      	str	r2, [r3, #12]
        
        /* Wait until BUSY flag is reset */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108a0:	9300      	str	r3, [sp, #0]
 80108a2:	68bb      	ldr	r3, [r7, #8]
 80108a4:	2200      	movs	r2, #0
 80108a6:	2120      	movs	r1, #32
 80108a8:	6878      	ldr	r0, [r7, #4]
 80108aa:	f000 f829 	bl	8010900 <QSPI_WaitFlagStateUntilTimeout>
 80108ae:	4603      	mov	r3, r0
 80108b0:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 80108b2:	7bfb      	ldrb	r3, [r7, #15]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d110      	bne.n	80108da <HAL_QSPI_Abort+0xe8>
      {
        /* Reset functional mode configuration to indirect write mode by default */
        CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	695a      	ldr	r2, [r3, #20]
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80108c6:	615a      	str	r2, [r3, #20]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2201      	movs	r2, #1
 80108cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80108d0:	e003      	b.n	80108da <HAL_QSPI_Abort+0xe8>
      }
    }
    else
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	2201      	movs	r2, #1
 80108d6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    }
  }

  return status;
 80108da:	7bfb      	ldrb	r3, [r7, #15]
}
 80108dc:	4618      	mov	r0, r3
 80108de:	3710      	adds	r7, #16
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd80      	pop	{r7, pc}

080108e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80108e4:	b480      	push	{r7}
 80108e6:	b083      	sub	sp, #12
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
 80108ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	683a      	ldr	r2, [r7, #0]
 80108f2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80108f4:	bf00      	nop
 80108f6:	370c      	adds	r7, #12
 80108f8:	46bd      	mov	sp, r7
 80108fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fe:	4770      	bx	lr

08010900 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b084      	sub	sp, #16
 8010904:	af00      	add	r7, sp, #0
 8010906:	60f8      	str	r0, [r7, #12]
 8010908:	60b9      	str	r1, [r7, #8]
 801090a:	603b      	str	r3, [r7, #0]
 801090c:	4613      	mov	r3, r2
 801090e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8010910:	e01a      	b.n	8010948 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010912:	69bb      	ldr	r3, [r7, #24]
 8010914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010918:	d016      	beq.n	8010948 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801091a:	f7fb fcab 	bl	800c274 <HAL_GetTick>
 801091e:	4602      	mov	r2, r0
 8010920:	683b      	ldr	r3, [r7, #0]
 8010922:	1ad3      	subs	r3, r2, r3
 8010924:	69ba      	ldr	r2, [r7, #24]
 8010926:	429a      	cmp	r2, r3
 8010928:	d302      	bcc.n	8010930 <QSPI_WaitFlagStateUntilTimeout+0x30>
 801092a:	69bb      	ldr	r3, [r7, #24]
 801092c:	2b00      	cmp	r3, #0
 801092e:	d10b      	bne.n	8010948 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	2204      	movs	r2, #4
 8010934:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801093c:	f043 0201 	orr.w	r2, r3, #1
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8010944:	2301      	movs	r3, #1
 8010946:	e00e      	b.n	8010966 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	689a      	ldr	r2, [r3, #8]
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	4013      	ands	r3, r2
 8010952:	2b00      	cmp	r3, #0
 8010954:	bf14      	ite	ne
 8010956:	2301      	movne	r3, #1
 8010958:	2300      	moveq	r3, #0
 801095a:	b2db      	uxtb	r3, r3
 801095c:	461a      	mov	r2, r3
 801095e:	79fb      	ldrb	r3, [r7, #7]
 8010960:	429a      	cmp	r2, r3
 8010962:	d1d6      	bne.n	8010912 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010964:	2300      	movs	r3, #0
}
 8010966:	4618      	mov	r0, r3
 8010968:	3710      	adds	r7, #16
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}

0801096e <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 801096e:	b480      	push	{r7}
 8010970:	b085      	sub	sp, #20
 8010972:	af00      	add	r7, sp, #0
 8010974:	60f8      	str	r0, [r7, #12]
 8010976:	60b9      	str	r1, [r7, #8]
 8010978:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 801097a:	68bb      	ldr	r3, [r7, #8]
 801097c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801097e:	2b00      	cmp	r3, #0
 8010980:	d009      	beq.n	8010996 <QSPI_Config+0x28>
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8010988:	d005      	beq.n	8010996 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 801098a:	68bb      	ldr	r3, [r7, #8]
 801098c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	3a01      	subs	r2, #1
 8010994:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8010996:	68bb      	ldr	r3, [r7, #8]
 8010998:	699b      	ldr	r3, [r3, #24]
 801099a:	2b00      	cmp	r3, #0
 801099c:	f000 80c1 	beq.w	8010b22 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80109a0:	68bb      	ldr	r3, [r7, #8]
 80109a2:	6a1b      	ldr	r3, [r3, #32]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d063      	beq.n	8010a70 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	68ba      	ldr	r2, [r7, #8]
 80109ae:	6892      	ldr	r2, [r2, #8]
 80109b0:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80109b2:	68bb      	ldr	r3, [r7, #8]
 80109b4:	69db      	ldr	r3, [r3, #28]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d031      	beq.n	8010a1e <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80109ba:	68bb      	ldr	r3, [r7, #8]
 80109bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109be:	68bb      	ldr	r3, [r7, #8]
 80109c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80109c2:	431a      	orrs	r2, r3
 80109c4:	68bb      	ldr	r3, [r7, #8]
 80109c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109c8:	431a      	orrs	r2, r3
 80109ca:	68bb      	ldr	r3, [r7, #8]
 80109cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ce:	431a      	orrs	r2, r3
 80109d0:	68bb      	ldr	r3, [r7, #8]
 80109d2:	695b      	ldr	r3, [r3, #20]
 80109d4:	049b      	lsls	r3, r3, #18
 80109d6:	431a      	orrs	r2, r3
 80109d8:	68bb      	ldr	r3, [r7, #8]
 80109da:	691b      	ldr	r3, [r3, #16]
 80109dc:	431a      	orrs	r2, r3
 80109de:	68bb      	ldr	r3, [r7, #8]
 80109e0:	6a1b      	ldr	r3, [r3, #32]
 80109e2:	431a      	orrs	r2, r3
 80109e4:	68bb      	ldr	r3, [r7, #8]
 80109e6:	68db      	ldr	r3, [r3, #12]
 80109e8:	431a      	orrs	r2, r3
 80109ea:	68bb      	ldr	r3, [r7, #8]
 80109ec:	69db      	ldr	r3, [r3, #28]
 80109ee:	431a      	orrs	r2, r3
 80109f0:	68bb      	ldr	r3, [r7, #8]
 80109f2:	699b      	ldr	r3, [r3, #24]
 80109f4:	431a      	orrs	r2, r3
 80109f6:	68bb      	ldr	r3, [r7, #8]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	ea42 0103 	orr.w	r1, r2, r3
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	687a      	ldr	r2, [r7, #4]
 8010a04:	430a      	orrs	r2, r1
 8010a06:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8010a0e:	f000 813f 	beq.w	8010c90 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	68ba      	ldr	r2, [r7, #8]
 8010a18:	6852      	ldr	r2, [r2, #4]
 8010a1a:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8010a1c:	e138      	b.n	8010c90 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010a1e:	68bb      	ldr	r3, [r7, #8]
 8010a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a22:	68bb      	ldr	r3, [r7, #8]
 8010a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a26:	431a      	orrs	r2, r3
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a2c:	431a      	orrs	r2, r3
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a32:	431a      	orrs	r2, r3
 8010a34:	68bb      	ldr	r3, [r7, #8]
 8010a36:	695b      	ldr	r3, [r3, #20]
 8010a38:	049b      	lsls	r3, r3, #18
 8010a3a:	431a      	orrs	r2, r3
 8010a3c:	68bb      	ldr	r3, [r7, #8]
 8010a3e:	691b      	ldr	r3, [r3, #16]
 8010a40:	431a      	orrs	r2, r3
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	6a1b      	ldr	r3, [r3, #32]
 8010a46:	431a      	orrs	r2, r3
 8010a48:	68bb      	ldr	r3, [r7, #8]
 8010a4a:	69db      	ldr	r3, [r3, #28]
 8010a4c:	431a      	orrs	r2, r3
 8010a4e:	68bb      	ldr	r3, [r7, #8]
 8010a50:	699b      	ldr	r3, [r3, #24]
 8010a52:	431a      	orrs	r2, r3
 8010a54:	68bb      	ldr	r3, [r7, #8]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	ea42 0103 	orr.w	r1, r2, r3
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	687a      	ldr	r2, [r7, #4]
 8010a62:	430a      	orrs	r2, r1
 8010a64:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	619a      	str	r2, [r3, #24]
}
 8010a6e:	e10f      	b.n	8010c90 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8010a70:	68bb      	ldr	r3, [r7, #8]
 8010a72:	69db      	ldr	r3, [r3, #28]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d02e      	beq.n	8010ad6 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010a78:	68bb      	ldr	r3, [r7, #8]
 8010a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a7c:	68bb      	ldr	r3, [r7, #8]
 8010a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a80:	431a      	orrs	r2, r3
 8010a82:	68bb      	ldr	r3, [r7, #8]
 8010a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010a86:	431a      	orrs	r2, r3
 8010a88:	68bb      	ldr	r3, [r7, #8]
 8010a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a8c:	431a      	orrs	r2, r3
 8010a8e:	68bb      	ldr	r3, [r7, #8]
 8010a90:	695b      	ldr	r3, [r3, #20]
 8010a92:	049b      	lsls	r3, r3, #18
 8010a94:	431a      	orrs	r2, r3
 8010a96:	68bb      	ldr	r3, [r7, #8]
 8010a98:	6a1b      	ldr	r3, [r3, #32]
 8010a9a:	431a      	orrs	r2, r3
 8010a9c:	68bb      	ldr	r3, [r7, #8]
 8010a9e:	68db      	ldr	r3, [r3, #12]
 8010aa0:	431a      	orrs	r2, r3
 8010aa2:	68bb      	ldr	r3, [r7, #8]
 8010aa4:	69db      	ldr	r3, [r3, #28]
 8010aa6:	431a      	orrs	r2, r3
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	699b      	ldr	r3, [r3, #24]
 8010aac:	431a      	orrs	r2, r3
 8010aae:	68bb      	ldr	r3, [r7, #8]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	ea42 0103 	orr.w	r1, r2, r3
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	687a      	ldr	r2, [r7, #4]
 8010abc:	430a      	orrs	r2, r1
 8010abe:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8010ac6:	f000 80e3 	beq.w	8010c90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	68ba      	ldr	r2, [r7, #8]
 8010ad0:	6852      	ldr	r2, [r2, #4]
 8010ad2:	619a      	str	r2, [r3, #24]
}
 8010ad4:	e0dc      	b.n	8010c90 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010ad6:	68bb      	ldr	r3, [r7, #8]
 8010ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ada:	68bb      	ldr	r3, [r7, #8]
 8010adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ade:	431a      	orrs	r2, r3
 8010ae0:	68bb      	ldr	r3, [r7, #8]
 8010ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ae4:	431a      	orrs	r2, r3
 8010ae6:	68bb      	ldr	r3, [r7, #8]
 8010ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010aea:	431a      	orrs	r2, r3
 8010aec:	68bb      	ldr	r3, [r7, #8]
 8010aee:	695b      	ldr	r3, [r3, #20]
 8010af0:	049b      	lsls	r3, r3, #18
 8010af2:	431a      	orrs	r2, r3
 8010af4:	68bb      	ldr	r3, [r7, #8]
 8010af6:	6a1b      	ldr	r3, [r3, #32]
 8010af8:	431a      	orrs	r2, r3
 8010afa:	68bb      	ldr	r3, [r7, #8]
 8010afc:	69db      	ldr	r3, [r3, #28]
 8010afe:	431a      	orrs	r2, r3
 8010b00:	68bb      	ldr	r3, [r7, #8]
 8010b02:	699b      	ldr	r3, [r3, #24]
 8010b04:	431a      	orrs	r2, r3
 8010b06:	68bb      	ldr	r3, [r7, #8]
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	ea42 0103 	orr.w	r1, r2, r3
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	687a      	ldr	r2, [r7, #4]
 8010b14:	430a      	orrs	r2, r1
 8010b16:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	619a      	str	r2, [r3, #24]
}
 8010b20:	e0b6      	b.n	8010c90 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8010b22:	68bb      	ldr	r3, [r7, #8]
 8010b24:	6a1b      	ldr	r3, [r3, #32]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d05d      	beq.n	8010be6 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	68ba      	ldr	r2, [r7, #8]
 8010b30:	6892      	ldr	r2, [r2, #8]
 8010b32:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8010b34:	68bb      	ldr	r3, [r7, #8]
 8010b36:	69db      	ldr	r3, [r3, #28]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d02e      	beq.n	8010b9a <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010b3c:	68bb      	ldr	r3, [r7, #8]
 8010b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b40:	68bb      	ldr	r3, [r7, #8]
 8010b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b44:	431a      	orrs	r2, r3
 8010b46:	68bb      	ldr	r3, [r7, #8]
 8010b48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b4a:	431a      	orrs	r2, r3
 8010b4c:	68bb      	ldr	r3, [r7, #8]
 8010b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b50:	431a      	orrs	r2, r3
 8010b52:	68bb      	ldr	r3, [r7, #8]
 8010b54:	695b      	ldr	r3, [r3, #20]
 8010b56:	049b      	lsls	r3, r3, #18
 8010b58:	431a      	orrs	r2, r3
 8010b5a:	68bb      	ldr	r3, [r7, #8]
 8010b5c:	691b      	ldr	r3, [r3, #16]
 8010b5e:	431a      	orrs	r2, r3
 8010b60:	68bb      	ldr	r3, [r7, #8]
 8010b62:	6a1b      	ldr	r3, [r3, #32]
 8010b64:	431a      	orrs	r2, r3
 8010b66:	68bb      	ldr	r3, [r7, #8]
 8010b68:	68db      	ldr	r3, [r3, #12]
 8010b6a:	431a      	orrs	r2, r3
 8010b6c:	68bb      	ldr	r3, [r7, #8]
 8010b6e:	69db      	ldr	r3, [r3, #28]
 8010b70:	431a      	orrs	r2, r3
 8010b72:	68bb      	ldr	r3, [r7, #8]
 8010b74:	699b      	ldr	r3, [r3, #24]
 8010b76:	ea42 0103 	orr.w	r1, r2, r3
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	687a      	ldr	r2, [r7, #4]
 8010b80:	430a      	orrs	r2, r1
 8010b82:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8010b8a:	f000 8081 	beq.w	8010c90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	68ba      	ldr	r2, [r7, #8]
 8010b94:	6852      	ldr	r2, [r2, #4]
 8010b96:	619a      	str	r2, [r3, #24]
}
 8010b98:	e07a      	b.n	8010c90 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010b9a:	68bb      	ldr	r3, [r7, #8]
 8010b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b9e:	68bb      	ldr	r3, [r7, #8]
 8010ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ba2:	431a      	orrs	r2, r3
 8010ba4:	68bb      	ldr	r3, [r7, #8]
 8010ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ba8:	431a      	orrs	r2, r3
 8010baa:	68bb      	ldr	r3, [r7, #8]
 8010bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bae:	431a      	orrs	r2, r3
 8010bb0:	68bb      	ldr	r3, [r7, #8]
 8010bb2:	695b      	ldr	r3, [r3, #20]
 8010bb4:	049b      	lsls	r3, r3, #18
 8010bb6:	431a      	orrs	r2, r3
 8010bb8:	68bb      	ldr	r3, [r7, #8]
 8010bba:	691b      	ldr	r3, [r3, #16]
 8010bbc:	431a      	orrs	r2, r3
 8010bbe:	68bb      	ldr	r3, [r7, #8]
 8010bc0:	6a1b      	ldr	r3, [r3, #32]
 8010bc2:	431a      	orrs	r2, r3
 8010bc4:	68bb      	ldr	r3, [r7, #8]
 8010bc6:	69db      	ldr	r3, [r3, #28]
 8010bc8:	431a      	orrs	r2, r3
 8010bca:	68bb      	ldr	r3, [r7, #8]
 8010bcc:	699b      	ldr	r3, [r3, #24]
 8010bce:	ea42 0103 	orr.w	r1, r2, r3
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	687a      	ldr	r2, [r7, #4]
 8010bd8:	430a      	orrs	r2, r1
 8010bda:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	2200      	movs	r2, #0
 8010be2:	619a      	str	r2, [r3, #24]
}
 8010be4:	e054      	b.n	8010c90 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	69db      	ldr	r3, [r3, #28]
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d02a      	beq.n	8010c44 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010bee:	68bb      	ldr	r3, [r7, #8]
 8010bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bf2:	68bb      	ldr	r3, [r7, #8]
 8010bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010bf6:	431a      	orrs	r2, r3
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bfc:	431a      	orrs	r2, r3
 8010bfe:	68bb      	ldr	r3, [r7, #8]
 8010c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c02:	431a      	orrs	r2, r3
 8010c04:	68bb      	ldr	r3, [r7, #8]
 8010c06:	695b      	ldr	r3, [r3, #20]
 8010c08:	049b      	lsls	r3, r3, #18
 8010c0a:	431a      	orrs	r2, r3
 8010c0c:	68bb      	ldr	r3, [r7, #8]
 8010c0e:	6a1b      	ldr	r3, [r3, #32]
 8010c10:	431a      	orrs	r2, r3
 8010c12:	68bb      	ldr	r3, [r7, #8]
 8010c14:	68db      	ldr	r3, [r3, #12]
 8010c16:	431a      	orrs	r2, r3
 8010c18:	68bb      	ldr	r3, [r7, #8]
 8010c1a:	69db      	ldr	r3, [r3, #28]
 8010c1c:	431a      	orrs	r2, r3
 8010c1e:	68bb      	ldr	r3, [r7, #8]
 8010c20:	699b      	ldr	r3, [r3, #24]
 8010c22:	ea42 0103 	orr.w	r1, r2, r3
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	687a      	ldr	r2, [r7, #4]
 8010c2c:	430a      	orrs	r2, r1
 8010c2e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8010c36:	d02b      	beq.n	8010c90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	68ba      	ldr	r2, [r7, #8]
 8010c3e:	6852      	ldr	r2, [r2, #4]
 8010c40:	619a      	str	r2, [r3, #24]
}
 8010c42:	e025      	b.n	8010c90 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8010c44:	68bb      	ldr	r3, [r7, #8]
 8010c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d021      	beq.n	8010c90 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c50:	68bb      	ldr	r3, [r7, #8]
 8010c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c54:	431a      	orrs	r2, r3
 8010c56:	68bb      	ldr	r3, [r7, #8]
 8010c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c5a:	431a      	orrs	r2, r3
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c60:	431a      	orrs	r2, r3
 8010c62:	68bb      	ldr	r3, [r7, #8]
 8010c64:	695b      	ldr	r3, [r3, #20]
 8010c66:	049b      	lsls	r3, r3, #18
 8010c68:	431a      	orrs	r2, r3
 8010c6a:	68bb      	ldr	r3, [r7, #8]
 8010c6c:	6a1b      	ldr	r3, [r3, #32]
 8010c6e:	431a      	orrs	r2, r3
 8010c70:	68bb      	ldr	r3, [r7, #8]
 8010c72:	69db      	ldr	r3, [r3, #28]
 8010c74:	431a      	orrs	r2, r3
 8010c76:	68bb      	ldr	r3, [r7, #8]
 8010c78:	699b      	ldr	r3, [r3, #24]
 8010c7a:	ea42 0103 	orr.w	r1, r2, r3
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	687a      	ldr	r2, [r7, #4]
 8010c84:	430a      	orrs	r2, r1
 8010c86:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	619a      	str	r2, [r3, #24]
}
 8010c90:	bf00      	nop
 8010c92:	3714      	adds	r7, #20
 8010c94:	46bd      	mov	sp, r7
 8010c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9a:	4770      	bx	lr

08010c9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b088      	sub	sp, #32
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d101      	bne.n	8010cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010caa:	2301      	movs	r3, #1
 8010cac:	e3ca      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010cae:	4b97      	ldr	r3, [pc, #604]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010cb0:	689b      	ldr	r3, [r3, #8]
 8010cb2:	f003 030c 	and.w	r3, r3, #12
 8010cb6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010cb8:	4b94      	ldr	r3, [pc, #592]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010cba:	68db      	ldr	r3, [r3, #12]
 8010cbc:	f003 0303 	and.w	r3, r3, #3
 8010cc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	f003 0310 	and.w	r3, r3, #16
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	f000 80e4 	beq.w	8010e98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8010cd0:	69bb      	ldr	r3, [r7, #24]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d007      	beq.n	8010ce6 <HAL_RCC_OscConfig+0x4a>
 8010cd6:	69bb      	ldr	r3, [r7, #24]
 8010cd8:	2b0c      	cmp	r3, #12
 8010cda:	f040 808b 	bne.w	8010df4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8010cde:	697b      	ldr	r3, [r7, #20]
 8010ce0:	2b01      	cmp	r3, #1
 8010ce2:	f040 8087 	bne.w	8010df4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8010ce6:	4b89      	ldr	r3, [pc, #548]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	f003 0302 	and.w	r3, r3, #2
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d005      	beq.n	8010cfe <HAL_RCC_OscConfig+0x62>
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	699b      	ldr	r3, [r3, #24]
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d101      	bne.n	8010cfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8010cfa:	2301      	movs	r3, #1
 8010cfc:	e3a2      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	6a1a      	ldr	r2, [r3, #32]
 8010d02:	4b82      	ldr	r3, [pc, #520]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d04:	681b      	ldr	r3, [r3, #0]
 8010d06:	f003 0308 	and.w	r3, r3, #8
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d004      	beq.n	8010d18 <HAL_RCC_OscConfig+0x7c>
 8010d0e:	4b7f      	ldr	r3, [pc, #508]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010d16:	e005      	b.n	8010d24 <HAL_RCC_OscConfig+0x88>
 8010d18:	4b7c      	ldr	r3, [pc, #496]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010d1e:	091b      	lsrs	r3, r3, #4
 8010d20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010d24:	4293      	cmp	r3, r2
 8010d26:	d223      	bcs.n	8010d70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	6a1b      	ldr	r3, [r3, #32]
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f000 fd55 	bl	80117dc <RCC_SetFlashLatencyFromMSIRange>
 8010d32:	4603      	mov	r3, r0
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d001      	beq.n	8010d3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8010d38:	2301      	movs	r3, #1
 8010d3a:	e383      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8010d3c:	4b73      	ldr	r3, [pc, #460]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	4a72      	ldr	r2, [pc, #456]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d42:	f043 0308 	orr.w	r3, r3, #8
 8010d46:	6013      	str	r3, [r2, #0]
 8010d48:	4b70      	ldr	r3, [pc, #448]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	6a1b      	ldr	r3, [r3, #32]
 8010d54:	496d      	ldr	r1, [pc, #436]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d56:	4313      	orrs	r3, r2
 8010d58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8010d5a:	4b6c      	ldr	r3, [pc, #432]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d5c:	685b      	ldr	r3, [r3, #4]
 8010d5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	69db      	ldr	r3, [r3, #28]
 8010d66:	021b      	lsls	r3, r3, #8
 8010d68:	4968      	ldr	r1, [pc, #416]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d6a:	4313      	orrs	r3, r2
 8010d6c:	604b      	str	r3, [r1, #4]
 8010d6e:	e025      	b.n	8010dbc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8010d70:	4b66      	ldr	r3, [pc, #408]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	4a65      	ldr	r2, [pc, #404]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d76:	f043 0308 	orr.w	r3, r3, #8
 8010d7a:	6013      	str	r3, [r2, #0]
 8010d7c:	4b63      	ldr	r3, [pc, #396]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	6a1b      	ldr	r3, [r3, #32]
 8010d88:	4960      	ldr	r1, [pc, #384]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d8a:	4313      	orrs	r3, r2
 8010d8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8010d8e:	4b5f      	ldr	r3, [pc, #380]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d90:	685b      	ldr	r3, [r3, #4]
 8010d92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	69db      	ldr	r3, [r3, #28]
 8010d9a:	021b      	lsls	r3, r3, #8
 8010d9c:	495b      	ldr	r1, [pc, #364]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010d9e:	4313      	orrs	r3, r2
 8010da0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8010da2:	69bb      	ldr	r3, [r7, #24]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d109      	bne.n	8010dbc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	6a1b      	ldr	r3, [r3, #32]
 8010dac:	4618      	mov	r0, r3
 8010dae:	f000 fd15 	bl	80117dc <RCC_SetFlashLatencyFromMSIRange>
 8010db2:	4603      	mov	r3, r0
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d001      	beq.n	8010dbc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8010db8:	2301      	movs	r3, #1
 8010dba:	e343      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8010dbc:	f000 fc4a 	bl	8011654 <HAL_RCC_GetSysClockFreq>
 8010dc0:	4602      	mov	r2, r0
 8010dc2:	4b52      	ldr	r3, [pc, #328]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010dc4:	689b      	ldr	r3, [r3, #8]
 8010dc6:	091b      	lsrs	r3, r3, #4
 8010dc8:	f003 030f 	and.w	r3, r3, #15
 8010dcc:	4950      	ldr	r1, [pc, #320]	@ (8010f10 <HAL_RCC_OscConfig+0x274>)
 8010dce:	5ccb      	ldrb	r3, [r1, r3]
 8010dd0:	f003 031f 	and.w	r3, r3, #31
 8010dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8010dd8:	4a4e      	ldr	r2, [pc, #312]	@ (8010f14 <HAL_RCC_OscConfig+0x278>)
 8010dda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8010ddc:	4b4e      	ldr	r3, [pc, #312]	@ (8010f18 <HAL_RCC_OscConfig+0x27c>)
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	4618      	mov	r0, r3
 8010de2:	f7fb f9f7 	bl	800c1d4 <HAL_InitTick>
 8010de6:	4603      	mov	r3, r0
 8010de8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8010dea:	7bfb      	ldrb	r3, [r7, #15]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d052      	beq.n	8010e96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8010df0:	7bfb      	ldrb	r3, [r7, #15]
 8010df2:	e327      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	699b      	ldr	r3, [r3, #24]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d032      	beq.n	8010e62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8010dfc:	4b43      	ldr	r3, [pc, #268]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	4a42      	ldr	r2, [pc, #264]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e02:	f043 0301 	orr.w	r3, r3, #1
 8010e06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8010e08:	f7fb fa34 	bl	800c274 <HAL_GetTick>
 8010e0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8010e0e:	e008      	b.n	8010e22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8010e10:	f7fb fa30 	bl	800c274 <HAL_GetTick>
 8010e14:	4602      	mov	r2, r0
 8010e16:	693b      	ldr	r3, [r7, #16]
 8010e18:	1ad3      	subs	r3, r2, r3
 8010e1a:	2b02      	cmp	r3, #2
 8010e1c:	d901      	bls.n	8010e22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8010e1e:	2303      	movs	r3, #3
 8010e20:	e310      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8010e22:	4b3a      	ldr	r3, [pc, #232]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	f003 0302 	and.w	r3, r3, #2
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d0f0      	beq.n	8010e10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8010e2e:	4b37      	ldr	r3, [pc, #220]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	4a36      	ldr	r2, [pc, #216]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e34:	f043 0308 	orr.w	r3, r3, #8
 8010e38:	6013      	str	r3, [r2, #0]
 8010e3a:	4b34      	ldr	r3, [pc, #208]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6a1b      	ldr	r3, [r3, #32]
 8010e46:	4931      	ldr	r1, [pc, #196]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e48:	4313      	orrs	r3, r2
 8010e4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8010e4c:	4b2f      	ldr	r3, [pc, #188]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e4e:	685b      	ldr	r3, [r3, #4]
 8010e50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	69db      	ldr	r3, [r3, #28]
 8010e58:	021b      	lsls	r3, r3, #8
 8010e5a:	492c      	ldr	r1, [pc, #176]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e5c:	4313      	orrs	r3, r2
 8010e5e:	604b      	str	r3, [r1, #4]
 8010e60:	e01a      	b.n	8010e98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8010e62:	4b2a      	ldr	r3, [pc, #168]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	4a29      	ldr	r2, [pc, #164]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e68:	f023 0301 	bic.w	r3, r3, #1
 8010e6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8010e6e:	f7fb fa01 	bl	800c274 <HAL_GetTick>
 8010e72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8010e74:	e008      	b.n	8010e88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8010e76:	f7fb f9fd 	bl	800c274 <HAL_GetTick>
 8010e7a:	4602      	mov	r2, r0
 8010e7c:	693b      	ldr	r3, [r7, #16]
 8010e7e:	1ad3      	subs	r3, r2, r3
 8010e80:	2b02      	cmp	r3, #2
 8010e82:	d901      	bls.n	8010e88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8010e84:	2303      	movs	r3, #3
 8010e86:	e2dd      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8010e88:	4b20      	ldr	r3, [pc, #128]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	f003 0302 	and.w	r3, r3, #2
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d1f0      	bne.n	8010e76 <HAL_RCC_OscConfig+0x1da>
 8010e94:	e000      	b.n	8010e98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8010e96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	f003 0301 	and.w	r3, r3, #1
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d074      	beq.n	8010f8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8010ea4:	69bb      	ldr	r3, [r7, #24]
 8010ea6:	2b08      	cmp	r3, #8
 8010ea8:	d005      	beq.n	8010eb6 <HAL_RCC_OscConfig+0x21a>
 8010eaa:	69bb      	ldr	r3, [r7, #24]
 8010eac:	2b0c      	cmp	r3, #12
 8010eae:	d10e      	bne.n	8010ece <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8010eb0:	697b      	ldr	r3, [r7, #20]
 8010eb2:	2b03      	cmp	r3, #3
 8010eb4:	d10b      	bne.n	8010ece <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010eb6:	4b15      	ldr	r3, [pc, #84]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d064      	beq.n	8010f8c <HAL_RCC_OscConfig+0x2f0>
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	685b      	ldr	r3, [r3, #4]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d160      	bne.n	8010f8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8010eca:	2301      	movs	r3, #1
 8010ecc:	e2ba      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	685b      	ldr	r3, [r3, #4]
 8010ed2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010ed6:	d106      	bne.n	8010ee6 <HAL_RCC_OscConfig+0x24a>
 8010ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	4a0b      	ldr	r2, [pc, #44]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010ee2:	6013      	str	r3, [r2, #0]
 8010ee4:	e026      	b.n	8010f34 <HAL_RCC_OscConfig+0x298>
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	685b      	ldr	r3, [r3, #4]
 8010eea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010eee:	d115      	bne.n	8010f1c <HAL_RCC_OscConfig+0x280>
 8010ef0:	4b06      	ldr	r3, [pc, #24]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	4a05      	ldr	r2, [pc, #20]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010ef6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8010efa:	6013      	str	r3, [r2, #0]
 8010efc:	4b03      	ldr	r3, [pc, #12]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	4a02      	ldr	r2, [pc, #8]	@ (8010f0c <HAL_RCC_OscConfig+0x270>)
 8010f02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010f06:	6013      	str	r3, [r2, #0]
 8010f08:	e014      	b.n	8010f34 <HAL_RCC_OscConfig+0x298>
 8010f0a:	bf00      	nop
 8010f0c:	40021000 	.word	0x40021000
 8010f10:	080194d4 	.word	0x080194d4
 8010f14:	20000000 	.word	0x20000000
 8010f18:	2000000c 	.word	0x2000000c
 8010f1c:	4ba0      	ldr	r3, [pc, #640]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	4a9f      	ldr	r2, [pc, #636]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010f22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010f26:	6013      	str	r3, [r2, #0]
 8010f28:	4b9d      	ldr	r3, [pc, #628]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	4a9c      	ldr	r2, [pc, #624]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	685b      	ldr	r3, [r3, #4]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d013      	beq.n	8010f64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010f3c:	f7fb f99a 	bl	800c274 <HAL_GetTick>
 8010f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010f42:	e008      	b.n	8010f56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010f44:	f7fb f996 	bl	800c274 <HAL_GetTick>
 8010f48:	4602      	mov	r2, r0
 8010f4a:	693b      	ldr	r3, [r7, #16]
 8010f4c:	1ad3      	subs	r3, r2, r3
 8010f4e:	2b64      	cmp	r3, #100	@ 0x64
 8010f50:	d901      	bls.n	8010f56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8010f52:	2303      	movs	r3, #3
 8010f54:	e276      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010f56:	4b92      	ldr	r3, [pc, #584]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d0f0      	beq.n	8010f44 <HAL_RCC_OscConfig+0x2a8>
 8010f62:	e014      	b.n	8010f8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010f64:	f7fb f986 	bl	800c274 <HAL_GetTick>
 8010f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010f6a:	e008      	b.n	8010f7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010f6c:	f7fb f982 	bl	800c274 <HAL_GetTick>
 8010f70:	4602      	mov	r2, r0
 8010f72:	693b      	ldr	r3, [r7, #16]
 8010f74:	1ad3      	subs	r3, r2, r3
 8010f76:	2b64      	cmp	r3, #100	@ 0x64
 8010f78:	d901      	bls.n	8010f7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8010f7a:	2303      	movs	r3, #3
 8010f7c:	e262      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010f7e:	4b88      	ldr	r3, [pc, #544]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d1f0      	bne.n	8010f6c <HAL_RCC_OscConfig+0x2d0>
 8010f8a:	e000      	b.n	8010f8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f003 0302 	and.w	r3, r3, #2
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d060      	beq.n	801105c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8010f9a:	69bb      	ldr	r3, [r7, #24]
 8010f9c:	2b04      	cmp	r3, #4
 8010f9e:	d005      	beq.n	8010fac <HAL_RCC_OscConfig+0x310>
 8010fa0:	69bb      	ldr	r3, [r7, #24]
 8010fa2:	2b0c      	cmp	r3, #12
 8010fa4:	d119      	bne.n	8010fda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	2b02      	cmp	r3, #2
 8010faa:	d116      	bne.n	8010fda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010fac:	4b7c      	ldr	r3, [pc, #496]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d005      	beq.n	8010fc4 <HAL_RCC_OscConfig+0x328>
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	68db      	ldr	r3, [r3, #12]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d101      	bne.n	8010fc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8010fc0:	2301      	movs	r3, #1
 8010fc2:	e23f      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010fc4:	4b76      	ldr	r3, [pc, #472]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010fc6:	685b      	ldr	r3, [r3, #4]
 8010fc8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	691b      	ldr	r3, [r3, #16]
 8010fd0:	061b      	lsls	r3, r3, #24
 8010fd2:	4973      	ldr	r1, [pc, #460]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010fd4:	4313      	orrs	r3, r2
 8010fd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010fd8:	e040      	b.n	801105c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	68db      	ldr	r3, [r3, #12]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d023      	beq.n	801102a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010fe2:	4b6f      	ldr	r3, [pc, #444]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	4a6e      	ldr	r2, [pc, #440]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8010fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010fee:	f7fb f941 	bl	800c274 <HAL_GetTick>
 8010ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010ff4:	e008      	b.n	8011008 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010ff6:	f7fb f93d 	bl	800c274 <HAL_GetTick>
 8010ffa:	4602      	mov	r2, r0
 8010ffc:	693b      	ldr	r3, [r7, #16]
 8010ffe:	1ad3      	subs	r3, r2, r3
 8011000:	2b02      	cmp	r3, #2
 8011002:	d901      	bls.n	8011008 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8011004:	2303      	movs	r3, #3
 8011006:	e21d      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8011008:	4b65      	ldr	r3, [pc, #404]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011010:	2b00      	cmp	r3, #0
 8011012:	d0f0      	beq.n	8010ff6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011014:	4b62      	ldr	r3, [pc, #392]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011016:	685b      	ldr	r3, [r3, #4]
 8011018:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	691b      	ldr	r3, [r3, #16]
 8011020:	061b      	lsls	r3, r3, #24
 8011022:	495f      	ldr	r1, [pc, #380]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011024:	4313      	orrs	r3, r2
 8011026:	604b      	str	r3, [r1, #4]
 8011028:	e018      	b.n	801105c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801102a:	4b5d      	ldr	r3, [pc, #372]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	4a5c      	ldr	r2, [pc, #368]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011030:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011036:	f7fb f91d 	bl	800c274 <HAL_GetTick>
 801103a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801103c:	e008      	b.n	8011050 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801103e:	f7fb f919 	bl	800c274 <HAL_GetTick>
 8011042:	4602      	mov	r2, r0
 8011044:	693b      	ldr	r3, [r7, #16]
 8011046:	1ad3      	subs	r3, r2, r3
 8011048:	2b02      	cmp	r3, #2
 801104a:	d901      	bls.n	8011050 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 801104c:	2303      	movs	r3, #3
 801104e:	e1f9      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8011050:	4b53      	ldr	r3, [pc, #332]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011052:	681b      	ldr	r3, [r3, #0]
 8011054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011058:	2b00      	cmp	r3, #0
 801105a:	d1f0      	bne.n	801103e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	f003 0308 	and.w	r3, r3, #8
 8011064:	2b00      	cmp	r3, #0
 8011066:	d03c      	beq.n	80110e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	695b      	ldr	r3, [r3, #20]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d01c      	beq.n	80110aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011070:	4b4b      	ldr	r3, [pc, #300]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8011076:	4a4a      	ldr	r2, [pc, #296]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011078:	f043 0301 	orr.w	r3, r3, #1
 801107c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011080:	f7fb f8f8 	bl	800c274 <HAL_GetTick>
 8011084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8011086:	e008      	b.n	801109a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8011088:	f7fb f8f4 	bl	800c274 <HAL_GetTick>
 801108c:	4602      	mov	r2, r0
 801108e:	693b      	ldr	r3, [r7, #16]
 8011090:	1ad3      	subs	r3, r2, r3
 8011092:	2b02      	cmp	r3, #2
 8011094:	d901      	bls.n	801109a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8011096:	2303      	movs	r3, #3
 8011098:	e1d4      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801109a:	4b41      	ldr	r3, [pc, #260]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801109c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80110a0:	f003 0302 	and.w	r3, r3, #2
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d0ef      	beq.n	8011088 <HAL_RCC_OscConfig+0x3ec>
 80110a8:	e01b      	b.n	80110e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80110aa:	4b3d      	ldr	r3, [pc, #244]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 80110ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80110b0:	4a3b      	ldr	r2, [pc, #236]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 80110b2:	f023 0301 	bic.w	r3, r3, #1
 80110b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80110ba:	f7fb f8db 	bl	800c274 <HAL_GetTick>
 80110be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80110c0:	e008      	b.n	80110d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80110c2:	f7fb f8d7 	bl	800c274 <HAL_GetTick>
 80110c6:	4602      	mov	r2, r0
 80110c8:	693b      	ldr	r3, [r7, #16]
 80110ca:	1ad3      	subs	r3, r2, r3
 80110cc:	2b02      	cmp	r3, #2
 80110ce:	d901      	bls.n	80110d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80110d0:	2303      	movs	r3, #3
 80110d2:	e1b7      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80110d4:	4b32      	ldr	r3, [pc, #200]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 80110d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80110da:	f003 0302 	and.w	r3, r3, #2
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d1ef      	bne.n	80110c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	f003 0304 	and.w	r3, r3, #4
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	f000 80a6 	beq.w	801123c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80110f0:	2300      	movs	r3, #0
 80110f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80110f4:	4b2a      	ldr	r3, [pc, #168]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 80110f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80110f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d10d      	bne.n	801111c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011100:	4b27      	ldr	r3, [pc, #156]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011104:	4a26      	ldr	r2, [pc, #152]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801110a:	6593      	str	r3, [r2, #88]	@ 0x58
 801110c:	4b24      	ldr	r3, [pc, #144]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801110e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011114:	60bb      	str	r3, [r7, #8]
 8011116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011118:	2301      	movs	r3, #1
 801111a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801111c:	4b21      	ldr	r3, [pc, #132]	@ (80111a4 <HAL_RCC_OscConfig+0x508>)
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011124:	2b00      	cmp	r3, #0
 8011126:	d118      	bne.n	801115a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011128:	4b1e      	ldr	r3, [pc, #120]	@ (80111a4 <HAL_RCC_OscConfig+0x508>)
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	4a1d      	ldr	r2, [pc, #116]	@ (80111a4 <HAL_RCC_OscConfig+0x508>)
 801112e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011132:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011134:	f7fb f89e 	bl	800c274 <HAL_GetTick>
 8011138:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801113a:	e008      	b.n	801114e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801113c:	f7fb f89a 	bl	800c274 <HAL_GetTick>
 8011140:	4602      	mov	r2, r0
 8011142:	693b      	ldr	r3, [r7, #16]
 8011144:	1ad3      	subs	r3, r2, r3
 8011146:	2b02      	cmp	r3, #2
 8011148:	d901      	bls.n	801114e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 801114a:	2303      	movs	r3, #3
 801114c:	e17a      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801114e:	4b15      	ldr	r3, [pc, #84]	@ (80111a4 <HAL_RCC_OscConfig+0x508>)
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011156:	2b00      	cmp	r3, #0
 8011158:	d0f0      	beq.n	801113c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	689b      	ldr	r3, [r3, #8]
 801115e:	2b01      	cmp	r3, #1
 8011160:	d108      	bne.n	8011174 <HAL_RCC_OscConfig+0x4d8>
 8011162:	4b0f      	ldr	r3, [pc, #60]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011168:	4a0d      	ldr	r2, [pc, #52]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801116a:	f043 0301 	orr.w	r3, r3, #1
 801116e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8011172:	e029      	b.n	80111c8 <HAL_RCC_OscConfig+0x52c>
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	689b      	ldr	r3, [r3, #8]
 8011178:	2b05      	cmp	r3, #5
 801117a:	d115      	bne.n	80111a8 <HAL_RCC_OscConfig+0x50c>
 801117c:	4b08      	ldr	r3, [pc, #32]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801117e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011182:	4a07      	ldr	r2, [pc, #28]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011184:	f043 0304 	orr.w	r3, r3, #4
 8011188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801118c:	4b04      	ldr	r3, [pc, #16]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 801118e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011192:	4a03      	ldr	r2, [pc, #12]	@ (80111a0 <HAL_RCC_OscConfig+0x504>)
 8011194:	f043 0301 	orr.w	r3, r3, #1
 8011198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801119c:	e014      	b.n	80111c8 <HAL_RCC_OscConfig+0x52c>
 801119e:	bf00      	nop
 80111a0:	40021000 	.word	0x40021000
 80111a4:	40007000 	.word	0x40007000
 80111a8:	4b9c      	ldr	r3, [pc, #624]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80111aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80111ae:	4a9b      	ldr	r2, [pc, #620]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80111b0:	f023 0301 	bic.w	r3, r3, #1
 80111b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80111b8:	4b98      	ldr	r3, [pc, #608]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80111ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80111be:	4a97      	ldr	r2, [pc, #604]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80111c0:	f023 0304 	bic.w	r3, r3, #4
 80111c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	689b      	ldr	r3, [r3, #8]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d016      	beq.n	80111fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80111d0:	f7fb f850 	bl	800c274 <HAL_GetTick>
 80111d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80111d6:	e00a      	b.n	80111ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80111d8:	f7fb f84c 	bl	800c274 <HAL_GetTick>
 80111dc:	4602      	mov	r2, r0
 80111de:	693b      	ldr	r3, [r7, #16]
 80111e0:	1ad3      	subs	r3, r2, r3
 80111e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80111e6:	4293      	cmp	r3, r2
 80111e8:	d901      	bls.n	80111ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80111ea:	2303      	movs	r3, #3
 80111ec:	e12a      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80111ee:	4b8b      	ldr	r3, [pc, #556]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80111f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80111f4:	f003 0302 	and.w	r3, r3, #2
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d0ed      	beq.n	80111d8 <HAL_RCC_OscConfig+0x53c>
 80111fc:	e015      	b.n	801122a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80111fe:	f7fb f839 	bl	800c274 <HAL_GetTick>
 8011202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8011204:	e00a      	b.n	801121c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011206:	f7fb f835 	bl	800c274 <HAL_GetTick>
 801120a:	4602      	mov	r2, r0
 801120c:	693b      	ldr	r3, [r7, #16]
 801120e:	1ad3      	subs	r3, r2, r3
 8011210:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011214:	4293      	cmp	r3, r2
 8011216:	d901      	bls.n	801121c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8011218:	2303      	movs	r3, #3
 801121a:	e113      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801121c:	4b7f      	ldr	r3, [pc, #508]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 801121e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011222:	f003 0302 	and.w	r3, r3, #2
 8011226:	2b00      	cmp	r3, #0
 8011228:	d1ed      	bne.n	8011206 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801122a:	7ffb      	ldrb	r3, [r7, #31]
 801122c:	2b01      	cmp	r3, #1
 801122e:	d105      	bne.n	801123c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011230:	4b7a      	ldr	r3, [pc, #488]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011234:	4a79      	ldr	r2, [pc, #484]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011236:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801123a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011240:	2b00      	cmp	r3, #0
 8011242:	f000 80fe 	beq.w	8011442 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801124a:	2b02      	cmp	r3, #2
 801124c:	f040 80d0 	bne.w	80113f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8011250:	4b72      	ldr	r3, [pc, #456]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011252:	68db      	ldr	r3, [r3, #12]
 8011254:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	f003 0203 	and.w	r2, r3, #3
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011260:	429a      	cmp	r2, r3
 8011262:	d130      	bne.n	80112c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8011264:	697b      	ldr	r3, [r7, #20]
 8011266:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801126e:	3b01      	subs	r3, #1
 8011270:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8011272:	429a      	cmp	r2, r3
 8011274:	d127      	bne.n	80112c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8011276:	697b      	ldr	r3, [r7, #20]
 8011278:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011280:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8011282:	429a      	cmp	r2, r3
 8011284:	d11f      	bne.n	80112c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8011286:	697b      	ldr	r3, [r7, #20]
 8011288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801128c:	687a      	ldr	r2, [r7, #4]
 801128e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8011290:	2a07      	cmp	r2, #7
 8011292:	bf14      	ite	ne
 8011294:	2201      	movne	r2, #1
 8011296:	2200      	moveq	r2, #0
 8011298:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 801129a:	4293      	cmp	r3, r2
 801129c:	d113      	bne.n	80112c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 801129e:	697b      	ldr	r3, [r7, #20]
 80112a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112a8:	085b      	lsrs	r3, r3, #1
 80112aa:	3b01      	subs	r3, #1
 80112ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80112ae:	429a      	cmp	r2, r3
 80112b0:	d109      	bne.n	80112c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112bc:	085b      	lsrs	r3, r3, #1
 80112be:	3b01      	subs	r3, #1
 80112c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80112c2:	429a      	cmp	r2, r3
 80112c4:	d06e      	beq.n	80113a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80112c6:	69bb      	ldr	r3, [r7, #24]
 80112c8:	2b0c      	cmp	r3, #12
 80112ca:	d069      	beq.n	80113a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80112cc:	4b53      	ldr	r3, [pc, #332]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d105      	bne.n	80112e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80112d8:	4b50      	ldr	r3, [pc, #320]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d001      	beq.n	80112e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80112e4:	2301      	movs	r3, #1
 80112e6:	e0ad      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80112e8:	4b4c      	ldr	r3, [pc, #304]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	4a4b      	ldr	r2, [pc, #300]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80112ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80112f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80112f4:	f7fa ffbe 	bl	800c274 <HAL_GetTick>
 80112f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80112fa:	e008      	b.n	801130e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80112fc:	f7fa ffba 	bl	800c274 <HAL_GetTick>
 8011300:	4602      	mov	r2, r0
 8011302:	693b      	ldr	r3, [r7, #16]
 8011304:	1ad3      	subs	r3, r2, r3
 8011306:	2b02      	cmp	r3, #2
 8011308:	d901      	bls.n	801130e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 801130a:	2303      	movs	r3, #3
 801130c:	e09a      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801130e:	4b43      	ldr	r3, [pc, #268]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011316:	2b00      	cmp	r3, #0
 8011318:	d1f0      	bne.n	80112fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801131a:	4b40      	ldr	r3, [pc, #256]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 801131c:	68da      	ldr	r2, [r3, #12]
 801131e:	4b40      	ldr	r3, [pc, #256]	@ (8011420 <HAL_RCC_OscConfig+0x784>)
 8011320:	4013      	ands	r3, r2
 8011322:	687a      	ldr	r2, [r7, #4]
 8011324:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8011326:	687a      	ldr	r2, [r7, #4]
 8011328:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801132a:	3a01      	subs	r2, #1
 801132c:	0112      	lsls	r2, r2, #4
 801132e:	4311      	orrs	r1, r2
 8011330:	687a      	ldr	r2, [r7, #4]
 8011332:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8011334:	0212      	lsls	r2, r2, #8
 8011336:	4311      	orrs	r1, r2
 8011338:	687a      	ldr	r2, [r7, #4]
 801133a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801133c:	0852      	lsrs	r2, r2, #1
 801133e:	3a01      	subs	r2, #1
 8011340:	0552      	lsls	r2, r2, #21
 8011342:	4311      	orrs	r1, r2
 8011344:	687a      	ldr	r2, [r7, #4]
 8011346:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8011348:	0852      	lsrs	r2, r2, #1
 801134a:	3a01      	subs	r2, #1
 801134c:	0652      	lsls	r2, r2, #25
 801134e:	4311      	orrs	r1, r2
 8011350:	687a      	ldr	r2, [r7, #4]
 8011352:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8011354:	0912      	lsrs	r2, r2, #4
 8011356:	0452      	lsls	r2, r2, #17
 8011358:	430a      	orrs	r2, r1
 801135a:	4930      	ldr	r1, [pc, #192]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 801135c:	4313      	orrs	r3, r2
 801135e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8011360:	4b2e      	ldr	r3, [pc, #184]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	4a2d      	ldr	r2, [pc, #180]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011366:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801136a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 801136c:	4b2b      	ldr	r3, [pc, #172]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 801136e:	68db      	ldr	r3, [r3, #12]
 8011370:	4a2a      	ldr	r2, [pc, #168]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011372:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011376:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8011378:	f7fa ff7c 	bl	800c274 <HAL_GetTick>
 801137c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801137e:	e008      	b.n	8011392 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011380:	f7fa ff78 	bl	800c274 <HAL_GetTick>
 8011384:	4602      	mov	r2, r0
 8011386:	693b      	ldr	r3, [r7, #16]
 8011388:	1ad3      	subs	r3, r2, r3
 801138a:	2b02      	cmp	r3, #2
 801138c:	d901      	bls.n	8011392 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 801138e:	2303      	movs	r3, #3
 8011390:	e058      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011392:	4b22      	ldr	r3, [pc, #136]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801139a:	2b00      	cmp	r3, #0
 801139c:	d0f0      	beq.n	8011380 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 801139e:	e050      	b.n	8011442 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80113a0:	2301      	movs	r3, #1
 80113a2:	e04f      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80113a4:	4b1d      	ldr	r3, [pc, #116]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d148      	bne.n	8011442 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80113b0:	4b1a      	ldr	r3, [pc, #104]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	4a19      	ldr	r2, [pc, #100]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80113ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80113bc:	4b17      	ldr	r3, [pc, #92]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113be:	68db      	ldr	r3, [r3, #12]
 80113c0:	4a16      	ldr	r2, [pc, #88]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80113c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80113c8:	f7fa ff54 	bl	800c274 <HAL_GetTick>
 80113cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80113ce:	e008      	b.n	80113e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80113d0:	f7fa ff50 	bl	800c274 <HAL_GetTick>
 80113d4:	4602      	mov	r2, r0
 80113d6:	693b      	ldr	r3, [r7, #16]
 80113d8:	1ad3      	subs	r3, r2, r3
 80113da:	2b02      	cmp	r3, #2
 80113dc:	d901      	bls.n	80113e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80113de:	2303      	movs	r3, #3
 80113e0:	e030      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80113e2:	4b0e      	ldr	r3, [pc, #56]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d0f0      	beq.n	80113d0 <HAL_RCC_OscConfig+0x734>
 80113ee:	e028      	b.n	8011442 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80113f0:	69bb      	ldr	r3, [r7, #24]
 80113f2:	2b0c      	cmp	r3, #12
 80113f4:	d023      	beq.n	801143e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80113f6:	4b09      	ldr	r3, [pc, #36]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	4a08      	ldr	r2, [pc, #32]	@ (801141c <HAL_RCC_OscConfig+0x780>)
 80113fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8011400:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011402:	f7fa ff37 	bl	800c274 <HAL_GetTick>
 8011406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011408:	e00c      	b.n	8011424 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801140a:	f7fa ff33 	bl	800c274 <HAL_GetTick>
 801140e:	4602      	mov	r2, r0
 8011410:	693b      	ldr	r3, [r7, #16]
 8011412:	1ad3      	subs	r3, r2, r3
 8011414:	2b02      	cmp	r3, #2
 8011416:	d905      	bls.n	8011424 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8011418:	2303      	movs	r3, #3
 801141a:	e013      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
 801141c:	40021000 	.word	0x40021000
 8011420:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8011424:	4b09      	ldr	r3, [pc, #36]	@ (801144c <HAL_RCC_OscConfig+0x7b0>)
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801142c:	2b00      	cmp	r3, #0
 801142e:	d1ec      	bne.n	801140a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8011430:	4b06      	ldr	r3, [pc, #24]	@ (801144c <HAL_RCC_OscConfig+0x7b0>)
 8011432:	68da      	ldr	r2, [r3, #12]
 8011434:	4905      	ldr	r1, [pc, #20]	@ (801144c <HAL_RCC_OscConfig+0x7b0>)
 8011436:	4b06      	ldr	r3, [pc, #24]	@ (8011450 <HAL_RCC_OscConfig+0x7b4>)
 8011438:	4013      	ands	r3, r2
 801143a:	60cb      	str	r3, [r1, #12]
 801143c:	e001      	b.n	8011442 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 801143e:	2301      	movs	r3, #1
 8011440:	e000      	b.n	8011444 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8011442:	2300      	movs	r3, #0
}
 8011444:	4618      	mov	r0, r3
 8011446:	3720      	adds	r7, #32
 8011448:	46bd      	mov	sp, r7
 801144a:	bd80      	pop	{r7, pc}
 801144c:	40021000 	.word	0x40021000
 8011450:	feeefffc 	.word	0xfeeefffc

08011454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011454:	b580      	push	{r7, lr}
 8011456:	b084      	sub	sp, #16
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
 801145c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d101      	bne.n	8011468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011464:	2301      	movs	r3, #1
 8011466:	e0e7      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8011468:	4b75      	ldr	r3, [pc, #468]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	f003 0307 	and.w	r3, r3, #7
 8011470:	683a      	ldr	r2, [r7, #0]
 8011472:	429a      	cmp	r2, r3
 8011474:	d910      	bls.n	8011498 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011476:	4b72      	ldr	r3, [pc, #456]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	f023 0207 	bic.w	r2, r3, #7
 801147e:	4970      	ldr	r1, [pc, #448]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 8011480:	683b      	ldr	r3, [r7, #0]
 8011482:	4313      	orrs	r3, r2
 8011484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011486:	4b6e      	ldr	r3, [pc, #440]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	f003 0307 	and.w	r3, r3, #7
 801148e:	683a      	ldr	r2, [r7, #0]
 8011490:	429a      	cmp	r2, r3
 8011492:	d001      	beq.n	8011498 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8011494:	2301      	movs	r3, #1
 8011496:	e0cf      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	f003 0302 	and.w	r3, r3, #2
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d010      	beq.n	80114c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	689a      	ldr	r2, [r3, #8]
 80114a8:	4b66      	ldr	r3, [pc, #408]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80114aa:	689b      	ldr	r3, [r3, #8]
 80114ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d908      	bls.n	80114c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80114b4:	4b63      	ldr	r3, [pc, #396]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80114b6:	689b      	ldr	r3, [r3, #8]
 80114b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	689b      	ldr	r3, [r3, #8]
 80114c0:	4960      	ldr	r1, [pc, #384]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80114c2:	4313      	orrs	r3, r2
 80114c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	f003 0301 	and.w	r3, r3, #1
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d04c      	beq.n	801156c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	685b      	ldr	r3, [r3, #4]
 80114d6:	2b03      	cmp	r3, #3
 80114d8:	d107      	bne.n	80114ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80114da:	4b5a      	ldr	r3, [pc, #360]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d121      	bne.n	801152a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80114e6:	2301      	movs	r3, #1
 80114e8:	e0a6      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	685b      	ldr	r3, [r3, #4]
 80114ee:	2b02      	cmp	r3, #2
 80114f0:	d107      	bne.n	8011502 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80114f2:	4b54      	ldr	r3, [pc, #336]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d115      	bne.n	801152a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80114fe:	2301      	movs	r3, #1
 8011500:	e09a      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	685b      	ldr	r3, [r3, #4]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d107      	bne.n	801151a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801150a:	4b4e      	ldr	r3, [pc, #312]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	f003 0302 	and.w	r3, r3, #2
 8011512:	2b00      	cmp	r3, #0
 8011514:	d109      	bne.n	801152a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8011516:	2301      	movs	r3, #1
 8011518:	e08e      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801151a:	4b4a      	ldr	r3, [pc, #296]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011522:	2b00      	cmp	r3, #0
 8011524:	d101      	bne.n	801152a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8011526:	2301      	movs	r3, #1
 8011528:	e086      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 801152a:	4b46      	ldr	r3, [pc, #280]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 801152c:	689b      	ldr	r3, [r3, #8]
 801152e:	f023 0203 	bic.w	r2, r3, #3
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	685b      	ldr	r3, [r3, #4]
 8011536:	4943      	ldr	r1, [pc, #268]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 8011538:	4313      	orrs	r3, r2
 801153a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801153c:	f7fa fe9a 	bl	800c274 <HAL_GetTick>
 8011540:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011542:	e00a      	b.n	801155a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011544:	f7fa fe96 	bl	800c274 <HAL_GetTick>
 8011548:	4602      	mov	r2, r0
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	1ad3      	subs	r3, r2, r3
 801154e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011552:	4293      	cmp	r3, r2
 8011554:	d901      	bls.n	801155a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8011556:	2303      	movs	r3, #3
 8011558:	e06e      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801155a:	4b3a      	ldr	r3, [pc, #232]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 801155c:	689b      	ldr	r3, [r3, #8]
 801155e:	f003 020c 	and.w	r2, r3, #12
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	685b      	ldr	r3, [r3, #4]
 8011566:	009b      	lsls	r3, r3, #2
 8011568:	429a      	cmp	r2, r3
 801156a:	d1eb      	bne.n	8011544 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	f003 0302 	and.w	r3, r3, #2
 8011574:	2b00      	cmp	r3, #0
 8011576:	d010      	beq.n	801159a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	689a      	ldr	r2, [r3, #8]
 801157c:	4b31      	ldr	r3, [pc, #196]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 801157e:	689b      	ldr	r3, [r3, #8]
 8011580:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011584:	429a      	cmp	r2, r3
 8011586:	d208      	bcs.n	801159a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011588:	4b2e      	ldr	r3, [pc, #184]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 801158a:	689b      	ldr	r3, [r3, #8]
 801158c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	689b      	ldr	r3, [r3, #8]
 8011594:	492b      	ldr	r1, [pc, #172]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 8011596:	4313      	orrs	r3, r2
 8011598:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801159a:	4b29      	ldr	r3, [pc, #164]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	f003 0307 	and.w	r3, r3, #7
 80115a2:	683a      	ldr	r2, [r7, #0]
 80115a4:	429a      	cmp	r2, r3
 80115a6:	d210      	bcs.n	80115ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80115a8:	4b25      	ldr	r3, [pc, #148]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	f023 0207 	bic.w	r2, r3, #7
 80115b0:	4923      	ldr	r1, [pc, #140]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 80115b2:	683b      	ldr	r3, [r7, #0]
 80115b4:	4313      	orrs	r3, r2
 80115b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80115b8:	4b21      	ldr	r3, [pc, #132]	@ (8011640 <HAL_RCC_ClockConfig+0x1ec>)
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	f003 0307 	and.w	r3, r3, #7
 80115c0:	683a      	ldr	r2, [r7, #0]
 80115c2:	429a      	cmp	r2, r3
 80115c4:	d001      	beq.n	80115ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80115c6:	2301      	movs	r3, #1
 80115c8:	e036      	b.n	8011638 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	f003 0304 	and.w	r3, r3, #4
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d008      	beq.n	80115e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80115d6:	4b1b      	ldr	r3, [pc, #108]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80115d8:	689b      	ldr	r3, [r3, #8]
 80115da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	68db      	ldr	r3, [r3, #12]
 80115e2:	4918      	ldr	r1, [pc, #96]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80115e4:	4313      	orrs	r3, r2
 80115e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	f003 0308 	and.w	r3, r3, #8
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d009      	beq.n	8011608 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80115f4:	4b13      	ldr	r3, [pc, #76]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 80115f6:	689b      	ldr	r3, [r3, #8]
 80115f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	691b      	ldr	r3, [r3, #16]
 8011600:	00db      	lsls	r3, r3, #3
 8011602:	4910      	ldr	r1, [pc, #64]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 8011604:	4313      	orrs	r3, r2
 8011606:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8011608:	f000 f824 	bl	8011654 <HAL_RCC_GetSysClockFreq>
 801160c:	4602      	mov	r2, r0
 801160e:	4b0d      	ldr	r3, [pc, #52]	@ (8011644 <HAL_RCC_ClockConfig+0x1f0>)
 8011610:	689b      	ldr	r3, [r3, #8]
 8011612:	091b      	lsrs	r3, r3, #4
 8011614:	f003 030f 	and.w	r3, r3, #15
 8011618:	490b      	ldr	r1, [pc, #44]	@ (8011648 <HAL_RCC_ClockConfig+0x1f4>)
 801161a:	5ccb      	ldrb	r3, [r1, r3]
 801161c:	f003 031f 	and.w	r3, r3, #31
 8011620:	fa22 f303 	lsr.w	r3, r2, r3
 8011624:	4a09      	ldr	r2, [pc, #36]	@ (801164c <HAL_RCC_ClockConfig+0x1f8>)
 8011626:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8011628:	4b09      	ldr	r3, [pc, #36]	@ (8011650 <HAL_RCC_ClockConfig+0x1fc>)
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	4618      	mov	r0, r3
 801162e:	f7fa fdd1 	bl	800c1d4 <HAL_InitTick>
 8011632:	4603      	mov	r3, r0
 8011634:	72fb      	strb	r3, [r7, #11]

  return status;
 8011636:	7afb      	ldrb	r3, [r7, #11]
}
 8011638:	4618      	mov	r0, r3
 801163a:	3710      	adds	r7, #16
 801163c:	46bd      	mov	sp, r7
 801163e:	bd80      	pop	{r7, pc}
 8011640:	40022000 	.word	0x40022000
 8011644:	40021000 	.word	0x40021000
 8011648:	080194d4 	.word	0x080194d4
 801164c:	20000000 	.word	0x20000000
 8011650:	2000000c 	.word	0x2000000c

08011654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011654:	b480      	push	{r7}
 8011656:	b089      	sub	sp, #36	@ 0x24
 8011658:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 801165a:	2300      	movs	r3, #0
 801165c:	61fb      	str	r3, [r7, #28]
 801165e:	2300      	movs	r3, #0
 8011660:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8011662:	4b3e      	ldr	r3, [pc, #248]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 8011664:	689b      	ldr	r3, [r3, #8]
 8011666:	f003 030c 	and.w	r3, r3, #12
 801166a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801166c:	4b3b      	ldr	r3, [pc, #236]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 801166e:	68db      	ldr	r3, [r3, #12]
 8011670:	f003 0303 	and.w	r3, r3, #3
 8011674:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	2b00      	cmp	r3, #0
 801167a:	d005      	beq.n	8011688 <HAL_RCC_GetSysClockFreq+0x34>
 801167c:	693b      	ldr	r3, [r7, #16]
 801167e:	2b0c      	cmp	r3, #12
 8011680:	d121      	bne.n	80116c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	2b01      	cmp	r3, #1
 8011686:	d11e      	bne.n	80116c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8011688:	4b34      	ldr	r3, [pc, #208]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	f003 0308 	and.w	r3, r3, #8
 8011690:	2b00      	cmp	r3, #0
 8011692:	d107      	bne.n	80116a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8011694:	4b31      	ldr	r3, [pc, #196]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 8011696:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801169a:	0a1b      	lsrs	r3, r3, #8
 801169c:	f003 030f 	and.w	r3, r3, #15
 80116a0:	61fb      	str	r3, [r7, #28]
 80116a2:	e005      	b.n	80116b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80116a4:	4b2d      	ldr	r3, [pc, #180]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	091b      	lsrs	r3, r3, #4
 80116aa:	f003 030f 	and.w	r3, r3, #15
 80116ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80116b0:	4a2b      	ldr	r2, [pc, #172]	@ (8011760 <HAL_RCC_GetSysClockFreq+0x10c>)
 80116b2:	69fb      	ldr	r3, [r7, #28]
 80116b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80116b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d10d      	bne.n	80116dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80116c0:	69fb      	ldr	r3, [r7, #28]
 80116c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80116c4:	e00a      	b.n	80116dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80116c6:	693b      	ldr	r3, [r7, #16]
 80116c8:	2b04      	cmp	r3, #4
 80116ca:	d102      	bne.n	80116d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80116cc:	4b25      	ldr	r3, [pc, #148]	@ (8011764 <HAL_RCC_GetSysClockFreq+0x110>)
 80116ce:	61bb      	str	r3, [r7, #24]
 80116d0:	e004      	b.n	80116dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80116d2:	693b      	ldr	r3, [r7, #16]
 80116d4:	2b08      	cmp	r3, #8
 80116d6:	d101      	bne.n	80116dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80116d8:	4b23      	ldr	r3, [pc, #140]	@ (8011768 <HAL_RCC_GetSysClockFreq+0x114>)
 80116da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80116dc:	693b      	ldr	r3, [r7, #16]
 80116de:	2b0c      	cmp	r3, #12
 80116e0:	d134      	bne.n	801174c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80116e2:	4b1e      	ldr	r3, [pc, #120]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 80116e4:	68db      	ldr	r3, [r3, #12]
 80116e6:	f003 0303 	and.w	r3, r3, #3
 80116ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80116ec:	68bb      	ldr	r3, [r7, #8]
 80116ee:	2b02      	cmp	r3, #2
 80116f0:	d003      	beq.n	80116fa <HAL_RCC_GetSysClockFreq+0xa6>
 80116f2:	68bb      	ldr	r3, [r7, #8]
 80116f4:	2b03      	cmp	r3, #3
 80116f6:	d003      	beq.n	8011700 <HAL_RCC_GetSysClockFreq+0xac>
 80116f8:	e005      	b.n	8011706 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80116fa:	4b1a      	ldr	r3, [pc, #104]	@ (8011764 <HAL_RCC_GetSysClockFreq+0x110>)
 80116fc:	617b      	str	r3, [r7, #20]
      break;
 80116fe:	e005      	b.n	801170c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8011700:	4b19      	ldr	r3, [pc, #100]	@ (8011768 <HAL_RCC_GetSysClockFreq+0x114>)
 8011702:	617b      	str	r3, [r7, #20]
      break;
 8011704:	e002      	b.n	801170c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8011706:	69fb      	ldr	r3, [r7, #28]
 8011708:	617b      	str	r3, [r7, #20]
      break;
 801170a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801170c:	4b13      	ldr	r3, [pc, #76]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 801170e:	68db      	ldr	r3, [r3, #12]
 8011710:	091b      	lsrs	r3, r3, #4
 8011712:	f003 0307 	and.w	r3, r3, #7
 8011716:	3301      	adds	r3, #1
 8011718:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 801171a:	4b10      	ldr	r3, [pc, #64]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 801171c:	68db      	ldr	r3, [r3, #12]
 801171e:	0a1b      	lsrs	r3, r3, #8
 8011720:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011724:	697a      	ldr	r2, [r7, #20]
 8011726:	fb03 f202 	mul.w	r2, r3, r2
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011730:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8011732:	4b0a      	ldr	r3, [pc, #40]	@ (801175c <HAL_RCC_GetSysClockFreq+0x108>)
 8011734:	68db      	ldr	r3, [r3, #12]
 8011736:	0e5b      	lsrs	r3, r3, #25
 8011738:	f003 0303 	and.w	r3, r3, #3
 801173c:	3301      	adds	r3, #1
 801173e:	005b      	lsls	r3, r3, #1
 8011740:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8011742:	697a      	ldr	r2, [r7, #20]
 8011744:	683b      	ldr	r3, [r7, #0]
 8011746:	fbb2 f3f3 	udiv	r3, r2, r3
 801174a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 801174c:	69bb      	ldr	r3, [r7, #24]
}
 801174e:	4618      	mov	r0, r3
 8011750:	3724      	adds	r7, #36	@ 0x24
 8011752:	46bd      	mov	sp, r7
 8011754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011758:	4770      	bx	lr
 801175a:	bf00      	nop
 801175c:	40021000 	.word	0x40021000
 8011760:	080194ec 	.word	0x080194ec
 8011764:	00f42400 	.word	0x00f42400
 8011768:	007a1200 	.word	0x007a1200

0801176c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801176c:	b480      	push	{r7}
 801176e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011770:	4b03      	ldr	r3, [pc, #12]	@ (8011780 <HAL_RCC_GetHCLKFreq+0x14>)
 8011772:	681b      	ldr	r3, [r3, #0]
}
 8011774:	4618      	mov	r0, r3
 8011776:	46bd      	mov	sp, r7
 8011778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177c:	4770      	bx	lr
 801177e:	bf00      	nop
 8011780:	20000000 	.word	0x20000000

08011784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8011788:	f7ff fff0 	bl	801176c <HAL_RCC_GetHCLKFreq>
 801178c:	4602      	mov	r2, r0
 801178e:	4b06      	ldr	r3, [pc, #24]	@ (80117a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011790:	689b      	ldr	r3, [r3, #8]
 8011792:	0a1b      	lsrs	r3, r3, #8
 8011794:	f003 0307 	and.w	r3, r3, #7
 8011798:	4904      	ldr	r1, [pc, #16]	@ (80117ac <HAL_RCC_GetPCLK1Freq+0x28>)
 801179a:	5ccb      	ldrb	r3, [r1, r3]
 801179c:	f003 031f 	and.w	r3, r3, #31
 80117a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80117a4:	4618      	mov	r0, r3
 80117a6:	bd80      	pop	{r7, pc}
 80117a8:	40021000 	.word	0x40021000
 80117ac:	080194e4 	.word	0x080194e4

080117b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80117b0:	b580      	push	{r7, lr}
 80117b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80117b4:	f7ff ffda 	bl	801176c <HAL_RCC_GetHCLKFreq>
 80117b8:	4602      	mov	r2, r0
 80117ba:	4b06      	ldr	r3, [pc, #24]	@ (80117d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80117bc:	689b      	ldr	r3, [r3, #8]
 80117be:	0adb      	lsrs	r3, r3, #11
 80117c0:	f003 0307 	and.w	r3, r3, #7
 80117c4:	4904      	ldr	r1, [pc, #16]	@ (80117d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80117c6:	5ccb      	ldrb	r3, [r1, r3]
 80117c8:	f003 031f 	and.w	r3, r3, #31
 80117cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80117d0:	4618      	mov	r0, r3
 80117d2:	bd80      	pop	{r7, pc}
 80117d4:	40021000 	.word	0x40021000
 80117d8:	080194e4 	.word	0x080194e4

080117dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80117dc:	b580      	push	{r7, lr}
 80117de:	b086      	sub	sp, #24
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80117e4:	2300      	movs	r3, #0
 80117e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80117e8:	4b2a      	ldr	r3, [pc, #168]	@ (8011894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80117ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80117ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d003      	beq.n	80117fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80117f4:	f7fe fd8c 	bl	8010310 <HAL_PWREx_GetVoltageRange>
 80117f8:	6178      	str	r0, [r7, #20]
 80117fa:	e014      	b.n	8011826 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80117fc:	4b25      	ldr	r3, [pc, #148]	@ (8011894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80117fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011800:	4a24      	ldr	r2, [pc, #144]	@ (8011894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011802:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011806:	6593      	str	r3, [r2, #88]	@ 0x58
 8011808:	4b22      	ldr	r3, [pc, #136]	@ (8011894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801180c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011810:	60fb      	str	r3, [r7, #12]
 8011812:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8011814:	f7fe fd7c 	bl	8010310 <HAL_PWREx_GetVoltageRange>
 8011818:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801181a:	4b1e      	ldr	r3, [pc, #120]	@ (8011894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801181e:	4a1d      	ldr	r2, [pc, #116]	@ (8011894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8011820:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011824:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8011826:	697b      	ldr	r3, [r7, #20]
 8011828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801182c:	d10b      	bne.n	8011846 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	2b80      	cmp	r3, #128	@ 0x80
 8011832:	d919      	bls.n	8011868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	2ba0      	cmp	r3, #160	@ 0xa0
 8011838:	d902      	bls.n	8011840 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 801183a:	2302      	movs	r3, #2
 801183c:	613b      	str	r3, [r7, #16]
 801183e:	e013      	b.n	8011868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8011840:	2301      	movs	r3, #1
 8011842:	613b      	str	r3, [r7, #16]
 8011844:	e010      	b.n	8011868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	2b80      	cmp	r3, #128	@ 0x80
 801184a:	d902      	bls.n	8011852 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 801184c:	2303      	movs	r3, #3
 801184e:	613b      	str	r3, [r7, #16]
 8011850:	e00a      	b.n	8011868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	2b80      	cmp	r3, #128	@ 0x80
 8011856:	d102      	bne.n	801185e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8011858:	2302      	movs	r3, #2
 801185a:	613b      	str	r3, [r7, #16]
 801185c:	e004      	b.n	8011868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	2b70      	cmp	r3, #112	@ 0x70
 8011862:	d101      	bne.n	8011868 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8011864:	2301      	movs	r3, #1
 8011866:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8011868:	4b0b      	ldr	r3, [pc, #44]	@ (8011898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	f023 0207 	bic.w	r2, r3, #7
 8011870:	4909      	ldr	r1, [pc, #36]	@ (8011898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8011872:	693b      	ldr	r3, [r7, #16]
 8011874:	4313      	orrs	r3, r2
 8011876:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8011878:	4b07      	ldr	r3, [pc, #28]	@ (8011898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	f003 0307 	and.w	r3, r3, #7
 8011880:	693a      	ldr	r2, [r7, #16]
 8011882:	429a      	cmp	r2, r3
 8011884:	d001      	beq.n	801188a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8011886:	2301      	movs	r3, #1
 8011888:	e000      	b.n	801188c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 801188a:	2300      	movs	r3, #0
}
 801188c:	4618      	mov	r0, r3
 801188e:	3718      	adds	r7, #24
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}
 8011894:	40021000 	.word	0x40021000
 8011898:	40022000 	.word	0x40022000

0801189c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801189c:	b580      	push	{r7, lr}
 801189e:	b086      	sub	sp, #24
 80118a0:	af00      	add	r7, sp, #0
 80118a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80118a4:	2300      	movs	r3, #0
 80118a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80118a8:	2300      	movs	r3, #0
 80118aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d041      	beq.n	801193c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80118bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80118c0:	d02a      	beq.n	8011918 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80118c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80118c6:	d824      	bhi.n	8011912 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80118c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80118cc:	d008      	beq.n	80118e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80118ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80118d2:	d81e      	bhi.n	8011912 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d00a      	beq.n	80118ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80118d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80118dc:	d010      	beq.n	8011900 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80118de:	e018      	b.n	8011912 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80118e0:	4b86      	ldr	r3, [pc, #536]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80118e2:	68db      	ldr	r3, [r3, #12]
 80118e4:	4a85      	ldr	r2, [pc, #532]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80118e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80118ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80118ec:	e015      	b.n	801191a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	3304      	adds	r3, #4
 80118f2:	2100      	movs	r1, #0
 80118f4:	4618      	mov	r0, r3
 80118f6:	f000 fabb 	bl	8011e70 <RCCEx_PLLSAI1_Config>
 80118fa:	4603      	mov	r3, r0
 80118fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80118fe:	e00c      	b.n	801191a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	3320      	adds	r3, #32
 8011904:	2100      	movs	r1, #0
 8011906:	4618      	mov	r0, r3
 8011908:	f000 fba6 	bl	8012058 <RCCEx_PLLSAI2_Config>
 801190c:	4603      	mov	r3, r0
 801190e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8011910:	e003      	b.n	801191a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011912:	2301      	movs	r3, #1
 8011914:	74fb      	strb	r3, [r7, #19]
      break;
 8011916:	e000      	b.n	801191a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8011918:	bf00      	nop
    }

    if(ret == HAL_OK)
 801191a:	7cfb      	ldrb	r3, [r7, #19]
 801191c:	2b00      	cmp	r3, #0
 801191e:	d10b      	bne.n	8011938 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8011920:	4b76      	ldr	r3, [pc, #472]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011926:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801192e:	4973      	ldr	r1, [pc, #460]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011930:	4313      	orrs	r3, r2
 8011932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8011936:	e001      	b.n	801193c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011938:	7cfb      	ldrb	r3, [r7, #19]
 801193a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011944:	2b00      	cmp	r3, #0
 8011946:	d041      	beq.n	80119cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801194c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8011950:	d02a      	beq.n	80119a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8011952:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8011956:	d824      	bhi.n	80119a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8011958:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801195c:	d008      	beq.n	8011970 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 801195e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011962:	d81e      	bhi.n	80119a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8011964:	2b00      	cmp	r3, #0
 8011966:	d00a      	beq.n	801197e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8011968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801196c:	d010      	beq.n	8011990 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 801196e:	e018      	b.n	80119a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8011970:	4b62      	ldr	r3, [pc, #392]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011972:	68db      	ldr	r3, [r3, #12]
 8011974:	4a61      	ldr	r2, [pc, #388]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801197a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 801197c:	e015      	b.n	80119aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	3304      	adds	r3, #4
 8011982:	2100      	movs	r1, #0
 8011984:	4618      	mov	r0, r3
 8011986:	f000 fa73 	bl	8011e70 <RCCEx_PLLSAI1_Config>
 801198a:	4603      	mov	r3, r0
 801198c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 801198e:	e00c      	b.n	80119aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	3320      	adds	r3, #32
 8011994:	2100      	movs	r1, #0
 8011996:	4618      	mov	r0, r3
 8011998:	f000 fb5e 	bl	8012058 <RCCEx_PLLSAI2_Config>
 801199c:	4603      	mov	r3, r0
 801199e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80119a0:	e003      	b.n	80119aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80119a2:	2301      	movs	r3, #1
 80119a4:	74fb      	strb	r3, [r7, #19]
      break;
 80119a6:	e000      	b.n	80119aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80119a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80119aa:	7cfb      	ldrb	r3, [r7, #19]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d10b      	bne.n	80119c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80119b0:	4b52      	ldr	r3, [pc, #328]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80119b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80119b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80119be:	494f      	ldr	r1, [pc, #316]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80119c0:	4313      	orrs	r3, r2
 80119c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80119c6:	e001      	b.n	80119cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80119c8:	7cfb      	ldrb	r3, [r7, #19]
 80119ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	f000 80a0 	beq.w	8011b1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80119da:	2300      	movs	r3, #0
 80119dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80119de:	4b47      	ldr	r3, [pc, #284]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80119e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80119e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d101      	bne.n	80119ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80119ea:	2301      	movs	r3, #1
 80119ec:	e000      	b.n	80119f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80119ee:	2300      	movs	r3, #0
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d00d      	beq.n	8011a10 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80119f4:	4b41      	ldr	r3, [pc, #260]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80119f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80119f8:	4a40      	ldr	r2, [pc, #256]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80119fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80119fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8011a00:	4b3e      	ldr	r3, [pc, #248]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011a08:	60bb      	str	r3, [r7, #8]
 8011a0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011a10:	4b3b      	ldr	r3, [pc, #236]	@ (8011b00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	4a3a      	ldr	r2, [pc, #232]	@ (8011b00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8011a16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011a1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8011a1c:	f7fa fc2a 	bl	800c274 <HAL_GetTick>
 8011a20:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8011a22:	e009      	b.n	8011a38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011a24:	f7fa fc26 	bl	800c274 <HAL_GetTick>
 8011a28:	4602      	mov	r2, r0
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	1ad3      	subs	r3, r2, r3
 8011a2e:	2b02      	cmp	r3, #2
 8011a30:	d902      	bls.n	8011a38 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8011a32:	2303      	movs	r3, #3
 8011a34:	74fb      	strb	r3, [r7, #19]
        break;
 8011a36:	e005      	b.n	8011a44 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8011a38:	4b31      	ldr	r3, [pc, #196]	@ (8011b00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d0ef      	beq.n	8011a24 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8011a44:	7cfb      	ldrb	r3, [r7, #19]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d15c      	bne.n	8011b04 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8011a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011a54:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8011a56:	697b      	ldr	r3, [r7, #20]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d01f      	beq.n	8011a9c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011a62:	697a      	ldr	r2, [r7, #20]
 8011a64:	429a      	cmp	r2, r3
 8011a66:	d019      	beq.n	8011a9c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8011a68:	4b24      	ldr	r3, [pc, #144]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011a72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8011a74:	4b21      	ldr	r3, [pc, #132]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a7a:	4a20      	ldr	r2, [pc, #128]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011a80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8011a84:	4b1d      	ldr	r3, [pc, #116]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8011a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8011a94:	4a19      	ldr	r2, [pc, #100]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011a96:	697b      	ldr	r3, [r7, #20]
 8011a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8011a9c:	697b      	ldr	r3, [r7, #20]
 8011a9e:	f003 0301 	and.w	r3, r3, #1
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d016      	beq.n	8011ad4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011aa6:	f7fa fbe5 	bl	800c274 <HAL_GetTick>
 8011aaa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011aac:	e00b      	b.n	8011ac6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011aae:	f7fa fbe1 	bl	800c274 <HAL_GetTick>
 8011ab2:	4602      	mov	r2, r0
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	1ad3      	subs	r3, r2, r3
 8011ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011abc:	4293      	cmp	r3, r2
 8011abe:	d902      	bls.n	8011ac6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8011ac0:	2303      	movs	r3, #3
 8011ac2:	74fb      	strb	r3, [r7, #19]
            break;
 8011ac4:	e006      	b.n	8011ad4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011acc:	f003 0302 	and.w	r3, r3, #2
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d0ec      	beq.n	8011aae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8011ad4:	7cfb      	ldrb	r3, [r7, #19]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d10c      	bne.n	8011af4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8011ada:	4b08      	ldr	r3, [pc, #32]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ae0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011aea:	4904      	ldr	r1, [pc, #16]	@ (8011afc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8011aec:	4313      	orrs	r3, r2
 8011aee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8011af2:	e009      	b.n	8011b08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8011af4:	7cfb      	ldrb	r3, [r7, #19]
 8011af6:	74bb      	strb	r3, [r7, #18]
 8011af8:	e006      	b.n	8011b08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8011afa:	bf00      	nop
 8011afc:	40021000 	.word	0x40021000
 8011b00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011b04:	7cfb      	ldrb	r3, [r7, #19]
 8011b06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8011b08:	7c7b      	ldrb	r3, [r7, #17]
 8011b0a:	2b01      	cmp	r3, #1
 8011b0c:	d105      	bne.n	8011b1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011b0e:	4b9e      	ldr	r3, [pc, #632]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011b12:	4a9d      	ldr	r2, [pc, #628]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011b18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	f003 0301 	and.w	r3, r3, #1
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d00a      	beq.n	8011b3c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8011b26:	4b98      	ldr	r3, [pc, #608]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011b2c:	f023 0203 	bic.w	r2, r3, #3
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011b34:	4994      	ldr	r1, [pc, #592]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b36:	4313      	orrs	r3, r2
 8011b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	f003 0302 	and.w	r3, r3, #2
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d00a      	beq.n	8011b5e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8011b48:	4b8f      	ldr	r3, [pc, #572]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011b4e:	f023 020c 	bic.w	r2, r3, #12
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b56:	498c      	ldr	r1, [pc, #560]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b58:	4313      	orrs	r3, r2
 8011b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	f003 0304 	and.w	r3, r3, #4
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d00a      	beq.n	8011b80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8011b6a:	4b87      	ldr	r3, [pc, #540]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011b70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b78:	4983      	ldr	r1, [pc, #524]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b7a:	4313      	orrs	r3, r2
 8011b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	f003 0308 	and.w	r3, r3, #8
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d00a      	beq.n	8011ba2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8011b8c:	4b7e      	ldr	r3, [pc, #504]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011b92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011b9a:	497b      	ldr	r1, [pc, #492]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011b9c:	4313      	orrs	r3, r2
 8011b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	f003 0310 	and.w	r3, r3, #16
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d00a      	beq.n	8011bc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8011bae:	4b76      	ldr	r3, [pc, #472]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011bb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011bbc:	4972      	ldr	r1, [pc, #456]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011bbe:	4313      	orrs	r3, r2
 8011bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	f003 0320 	and.w	r3, r3, #32
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d00a      	beq.n	8011be6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8011bd0:	4b6d      	ldr	r3, [pc, #436]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011bd6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011bde:	496a      	ldr	r1, [pc, #424]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011be0:	4313      	orrs	r3, r2
 8011be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d00a      	beq.n	8011c08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8011bf2:	4b65      	ldr	r3, [pc, #404]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011bf8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011c00:	4961      	ldr	r1, [pc, #388]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c02:	4313      	orrs	r3, r2
 8011c04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d00a      	beq.n	8011c2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8011c14:	4b5c      	ldr	r3, [pc, #368]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011c1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011c22:	4959      	ldr	r1, [pc, #356]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c24:	4313      	orrs	r3, r2
 8011c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d00a      	beq.n	8011c4c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8011c36:	4b54      	ldr	r3, [pc, #336]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011c3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011c44:	4950      	ldr	r1, [pc, #320]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c46:	4313      	orrs	r3, r2
 8011c48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d00a      	beq.n	8011c6e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8011c58:	4b4b      	ldr	r3, [pc, #300]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011c5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011c66:	4948      	ldr	r1, [pc, #288]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c68:	4313      	orrs	r3, r2
 8011c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d00a      	beq.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8011c7a:	4b43      	ldr	r3, [pc, #268]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011c80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c88:	493f      	ldr	r1, [pc, #252]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c8a:	4313      	orrs	r3, r2
 8011c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d028      	beq.n	8011cee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8011c9c:	4b3a      	ldr	r3, [pc, #232]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011ca2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011caa:	4937      	ldr	r1, [pc, #220]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011cac:	4313      	orrs	r3, r2
 8011cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011cb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011cba:	d106      	bne.n	8011cca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8011cbc:	4b32      	ldr	r3, [pc, #200]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011cbe:	68db      	ldr	r3, [r3, #12]
 8011cc0:	4a31      	ldr	r2, [pc, #196]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011cc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011cc6:	60d3      	str	r3, [r2, #12]
 8011cc8:	e011      	b.n	8011cee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011cce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011cd2:	d10c      	bne.n	8011cee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	3304      	adds	r3, #4
 8011cd8:	2101      	movs	r1, #1
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f000 f8c8 	bl	8011e70 <RCCEx_PLLSAI1_Config>
 8011ce0:	4603      	mov	r3, r0
 8011ce2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8011ce4:	7cfb      	ldrb	r3, [r7, #19]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d001      	beq.n	8011cee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8011cea:	7cfb      	ldrb	r3, [r7, #19]
 8011cec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d028      	beq.n	8011d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8011cfa:	4b23      	ldr	r3, [pc, #140]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011d00:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d08:	491f      	ldr	r1, [pc, #124]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d0a:	4313      	orrs	r3, r2
 8011d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011d18:	d106      	bne.n	8011d28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8011d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d1c:	68db      	ldr	r3, [r3, #12]
 8011d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d24:	60d3      	str	r3, [r2, #12]
 8011d26:	e011      	b.n	8011d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011d30:	d10c      	bne.n	8011d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	3304      	adds	r3, #4
 8011d36:	2101      	movs	r1, #1
 8011d38:	4618      	mov	r0, r3
 8011d3a:	f000 f899 	bl	8011e70 <RCCEx_PLLSAI1_Config>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8011d42:	7cfb      	ldrb	r3, [r7, #19]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d001      	beq.n	8011d4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8011d48:	7cfb      	ldrb	r3, [r7, #19]
 8011d4a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d02b      	beq.n	8011db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8011d58:	4b0b      	ldr	r3, [pc, #44]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011d5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d66:	4908      	ldr	r1, [pc, #32]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d68:	4313      	orrs	r3, r2
 8011d6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8011d76:	d109      	bne.n	8011d8c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8011d78:	4b03      	ldr	r3, [pc, #12]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d7a:	68db      	ldr	r3, [r3, #12]
 8011d7c:	4a02      	ldr	r2, [pc, #8]	@ (8011d88 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8011d7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d82:	60d3      	str	r3, [r2, #12]
 8011d84:	e014      	b.n	8011db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8011d86:	bf00      	nop
 8011d88:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011d90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011d94:	d10c      	bne.n	8011db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	3304      	adds	r3, #4
 8011d9a:	2101      	movs	r1, #1
 8011d9c:	4618      	mov	r0, r3
 8011d9e:	f000 f867 	bl	8011e70 <RCCEx_PLLSAI1_Config>
 8011da2:	4603      	mov	r3, r0
 8011da4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8011da6:	7cfb      	ldrb	r3, [r7, #19]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d001      	beq.n	8011db0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8011dac:	7cfb      	ldrb	r3, [r7, #19]
 8011dae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d02f      	beq.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8011dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8011dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011dc2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011dca:	4928      	ldr	r1, [pc, #160]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8011dcc:	4313      	orrs	r3, r2
 8011dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011dd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011dda:	d10d      	bne.n	8011df8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	3304      	adds	r3, #4
 8011de0:	2102      	movs	r1, #2
 8011de2:	4618      	mov	r0, r3
 8011de4:	f000 f844 	bl	8011e70 <RCCEx_PLLSAI1_Config>
 8011de8:	4603      	mov	r3, r0
 8011dea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8011dec:	7cfb      	ldrb	r3, [r7, #19]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d014      	beq.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8011df2:	7cfb      	ldrb	r3, [r7, #19]
 8011df4:	74bb      	strb	r3, [r7, #18]
 8011df6:	e011      	b.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8011e00:	d10c      	bne.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	3320      	adds	r3, #32
 8011e06:	2102      	movs	r1, #2
 8011e08:	4618      	mov	r0, r3
 8011e0a:	f000 f925 	bl	8012058 <RCCEx_PLLSAI2_Config>
 8011e0e:	4603      	mov	r3, r0
 8011e10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8011e12:	7cfb      	ldrb	r3, [r7, #19]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d001      	beq.n	8011e1c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8011e18:	7cfb      	ldrb	r3, [r7, #19]
 8011e1a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d00a      	beq.n	8011e3e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8011e28:	4b10      	ldr	r3, [pc, #64]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8011e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011e2e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e36:	490d      	ldr	r1, [pc, #52]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8011e38:	4313      	orrs	r3, r2
 8011e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d00b      	beq.n	8011e62 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8011e4a:	4b08      	ldr	r3, [pc, #32]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8011e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011e50:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e5a:	4904      	ldr	r1, [pc, #16]	@ (8011e6c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8011e5c:	4313      	orrs	r3, r2
 8011e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8011e62:	7cbb      	ldrb	r3, [r7, #18]
}
 8011e64:	4618      	mov	r0, r3
 8011e66:	3718      	adds	r7, #24
 8011e68:	46bd      	mov	sp, r7
 8011e6a:	bd80      	pop	{r7, pc}
 8011e6c:	40021000 	.word	0x40021000

08011e70 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b084      	sub	sp, #16
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	6078      	str	r0, [r7, #4]
 8011e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8011e7e:	4b75      	ldr	r3, [pc, #468]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011e80:	68db      	ldr	r3, [r3, #12]
 8011e82:	f003 0303 	and.w	r3, r3, #3
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d018      	beq.n	8011ebc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8011e8a:	4b72      	ldr	r3, [pc, #456]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011e8c:	68db      	ldr	r3, [r3, #12]
 8011e8e:	f003 0203 	and.w	r2, r3, #3
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	429a      	cmp	r2, r3
 8011e98:	d10d      	bne.n	8011eb6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	681b      	ldr	r3, [r3, #0]
       ||
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d009      	beq.n	8011eb6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8011ea2:	4b6c      	ldr	r3, [pc, #432]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011ea4:	68db      	ldr	r3, [r3, #12]
 8011ea6:	091b      	lsrs	r3, r3, #4
 8011ea8:	f003 0307 	and.w	r3, r3, #7
 8011eac:	1c5a      	adds	r2, r3, #1
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	685b      	ldr	r3, [r3, #4]
       ||
 8011eb2:	429a      	cmp	r2, r3
 8011eb4:	d047      	beq.n	8011f46 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8011eb6:	2301      	movs	r3, #1
 8011eb8:	73fb      	strb	r3, [r7, #15]
 8011eba:	e044      	b.n	8011f46 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	2b03      	cmp	r3, #3
 8011ec2:	d018      	beq.n	8011ef6 <RCCEx_PLLSAI1_Config+0x86>
 8011ec4:	2b03      	cmp	r3, #3
 8011ec6:	d825      	bhi.n	8011f14 <RCCEx_PLLSAI1_Config+0xa4>
 8011ec8:	2b01      	cmp	r3, #1
 8011eca:	d002      	beq.n	8011ed2 <RCCEx_PLLSAI1_Config+0x62>
 8011ecc:	2b02      	cmp	r3, #2
 8011ece:	d009      	beq.n	8011ee4 <RCCEx_PLLSAI1_Config+0x74>
 8011ed0:	e020      	b.n	8011f14 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8011ed2:	4b60      	ldr	r3, [pc, #384]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	f003 0302 	and.w	r3, r3, #2
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d11d      	bne.n	8011f1a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8011ede:	2301      	movs	r3, #1
 8011ee0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011ee2:	e01a      	b.n	8011f1a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8011ee4:	4b5b      	ldr	r3, [pc, #364]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d116      	bne.n	8011f1e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8011ef0:	2301      	movs	r3, #1
 8011ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011ef4:	e013      	b.n	8011f1e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8011ef6:	4b57      	ldr	r3, [pc, #348]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d10f      	bne.n	8011f22 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8011f02:	4b54      	ldr	r3, [pc, #336]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d109      	bne.n	8011f22 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8011f0e:	2301      	movs	r3, #1
 8011f10:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011f12:	e006      	b.n	8011f22 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8011f14:	2301      	movs	r3, #1
 8011f16:	73fb      	strb	r3, [r7, #15]
      break;
 8011f18:	e004      	b.n	8011f24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011f1a:	bf00      	nop
 8011f1c:	e002      	b.n	8011f24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011f1e:	bf00      	nop
 8011f20:	e000      	b.n	8011f24 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8011f22:	bf00      	nop
    }

    if(status == HAL_OK)
 8011f24:	7bfb      	ldrb	r3, [r7, #15]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d10d      	bne.n	8011f46 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8011f2a:	4b4a      	ldr	r3, [pc, #296]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f2c:	68db      	ldr	r3, [r3, #12]
 8011f2e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	6819      	ldr	r1, [r3, #0]
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	685b      	ldr	r3, [r3, #4]
 8011f3a:	3b01      	subs	r3, #1
 8011f3c:	011b      	lsls	r3, r3, #4
 8011f3e:	430b      	orrs	r3, r1
 8011f40:	4944      	ldr	r1, [pc, #272]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f42:	4313      	orrs	r3, r2
 8011f44:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8011f46:	7bfb      	ldrb	r3, [r7, #15]
 8011f48:	2b00      	cmp	r3, #0
 8011f4a:	d17d      	bne.n	8012048 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8011f4c:	4b41      	ldr	r3, [pc, #260]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	4a40      	ldr	r2, [pc, #256]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011f56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011f58:	f7fa f98c 	bl	800c274 <HAL_GetTick>
 8011f5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8011f5e:	e009      	b.n	8011f74 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8011f60:	f7fa f988 	bl	800c274 <HAL_GetTick>
 8011f64:	4602      	mov	r2, r0
 8011f66:	68bb      	ldr	r3, [r7, #8]
 8011f68:	1ad3      	subs	r3, r2, r3
 8011f6a:	2b02      	cmp	r3, #2
 8011f6c:	d902      	bls.n	8011f74 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8011f6e:	2303      	movs	r3, #3
 8011f70:	73fb      	strb	r3, [r7, #15]
        break;
 8011f72:	e005      	b.n	8011f80 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8011f74:	4b37      	ldr	r3, [pc, #220]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d1ef      	bne.n	8011f60 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8011f80:	7bfb      	ldrb	r3, [r7, #15]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d160      	bne.n	8012048 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d111      	bne.n	8011fb0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8011f8c:	4b31      	ldr	r3, [pc, #196]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011f8e:	691b      	ldr	r3, [r3, #16]
 8011f90:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8011f94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011f98:	687a      	ldr	r2, [r7, #4]
 8011f9a:	6892      	ldr	r2, [r2, #8]
 8011f9c:	0211      	lsls	r1, r2, #8
 8011f9e:	687a      	ldr	r2, [r7, #4]
 8011fa0:	68d2      	ldr	r2, [r2, #12]
 8011fa2:	0912      	lsrs	r2, r2, #4
 8011fa4:	0452      	lsls	r2, r2, #17
 8011fa6:	430a      	orrs	r2, r1
 8011fa8:	492a      	ldr	r1, [pc, #168]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011faa:	4313      	orrs	r3, r2
 8011fac:	610b      	str	r3, [r1, #16]
 8011fae:	e027      	b.n	8012000 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	2b01      	cmp	r3, #1
 8011fb4:	d112      	bne.n	8011fdc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8011fb6:	4b27      	ldr	r3, [pc, #156]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011fb8:	691b      	ldr	r3, [r3, #16]
 8011fba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8011fbe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8011fc2:	687a      	ldr	r2, [r7, #4]
 8011fc4:	6892      	ldr	r2, [r2, #8]
 8011fc6:	0211      	lsls	r1, r2, #8
 8011fc8:	687a      	ldr	r2, [r7, #4]
 8011fca:	6912      	ldr	r2, [r2, #16]
 8011fcc:	0852      	lsrs	r2, r2, #1
 8011fce:	3a01      	subs	r2, #1
 8011fd0:	0552      	lsls	r2, r2, #21
 8011fd2:	430a      	orrs	r2, r1
 8011fd4:	491f      	ldr	r1, [pc, #124]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011fd6:	4313      	orrs	r3, r2
 8011fd8:	610b      	str	r3, [r1, #16]
 8011fda:	e011      	b.n	8012000 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8011fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011fde:	691b      	ldr	r3, [r3, #16]
 8011fe0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8011fe4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8011fe8:	687a      	ldr	r2, [r7, #4]
 8011fea:	6892      	ldr	r2, [r2, #8]
 8011fec:	0211      	lsls	r1, r2, #8
 8011fee:	687a      	ldr	r2, [r7, #4]
 8011ff0:	6952      	ldr	r2, [r2, #20]
 8011ff2:	0852      	lsrs	r2, r2, #1
 8011ff4:	3a01      	subs	r2, #1
 8011ff6:	0652      	lsls	r2, r2, #25
 8011ff8:	430a      	orrs	r2, r1
 8011ffa:	4916      	ldr	r1, [pc, #88]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8011ffc:	4313      	orrs	r3, r2
 8011ffe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8012000:	4b14      	ldr	r3, [pc, #80]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	4a13      	ldr	r2, [pc, #76]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8012006:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801200a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801200c:	f7fa f932 	bl	800c274 <HAL_GetTick>
 8012010:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8012012:	e009      	b.n	8012028 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8012014:	f7fa f92e 	bl	800c274 <HAL_GetTick>
 8012018:	4602      	mov	r2, r0
 801201a:	68bb      	ldr	r3, [r7, #8]
 801201c:	1ad3      	subs	r3, r2, r3
 801201e:	2b02      	cmp	r3, #2
 8012020:	d902      	bls.n	8012028 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8012022:	2303      	movs	r3, #3
 8012024:	73fb      	strb	r3, [r7, #15]
          break;
 8012026:	e005      	b.n	8012034 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8012028:	4b0a      	ldr	r3, [pc, #40]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8012030:	2b00      	cmp	r3, #0
 8012032:	d0ef      	beq.n	8012014 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8012034:	7bfb      	ldrb	r3, [r7, #15]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d106      	bne.n	8012048 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 801203a:	4b06      	ldr	r3, [pc, #24]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 801203c:	691a      	ldr	r2, [r3, #16]
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	699b      	ldr	r3, [r3, #24]
 8012042:	4904      	ldr	r1, [pc, #16]	@ (8012054 <RCCEx_PLLSAI1_Config+0x1e4>)
 8012044:	4313      	orrs	r3, r2
 8012046:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8012048:	7bfb      	ldrb	r3, [r7, #15]
}
 801204a:	4618      	mov	r0, r3
 801204c:	3710      	adds	r7, #16
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}
 8012052:	bf00      	nop
 8012054:	40021000 	.word	0x40021000

08012058 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	af00      	add	r7, sp, #0
 801205e:	6078      	str	r0, [r7, #4]
 8012060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8012062:	2300      	movs	r3, #0
 8012064:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8012066:	4b6a      	ldr	r3, [pc, #424]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012068:	68db      	ldr	r3, [r3, #12]
 801206a:	f003 0303 	and.w	r3, r3, #3
 801206e:	2b00      	cmp	r3, #0
 8012070:	d018      	beq.n	80120a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8012072:	4b67      	ldr	r3, [pc, #412]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012074:	68db      	ldr	r3, [r3, #12]
 8012076:	f003 0203 	and.w	r2, r3, #3
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	429a      	cmp	r2, r3
 8012080:	d10d      	bne.n	801209e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
       ||
 8012086:	2b00      	cmp	r3, #0
 8012088:	d009      	beq.n	801209e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 801208a:	4b61      	ldr	r3, [pc, #388]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 801208c:	68db      	ldr	r3, [r3, #12]
 801208e:	091b      	lsrs	r3, r3, #4
 8012090:	f003 0307 	and.w	r3, r3, #7
 8012094:	1c5a      	adds	r2, r3, #1
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	685b      	ldr	r3, [r3, #4]
       ||
 801209a:	429a      	cmp	r2, r3
 801209c:	d047      	beq.n	801212e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 801209e:	2301      	movs	r3, #1
 80120a0:	73fb      	strb	r3, [r7, #15]
 80120a2:	e044      	b.n	801212e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	2b03      	cmp	r3, #3
 80120aa:	d018      	beq.n	80120de <RCCEx_PLLSAI2_Config+0x86>
 80120ac:	2b03      	cmp	r3, #3
 80120ae:	d825      	bhi.n	80120fc <RCCEx_PLLSAI2_Config+0xa4>
 80120b0:	2b01      	cmp	r3, #1
 80120b2:	d002      	beq.n	80120ba <RCCEx_PLLSAI2_Config+0x62>
 80120b4:	2b02      	cmp	r3, #2
 80120b6:	d009      	beq.n	80120cc <RCCEx_PLLSAI2_Config+0x74>
 80120b8:	e020      	b.n	80120fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80120ba:	4b55      	ldr	r3, [pc, #340]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	f003 0302 	and.w	r3, r3, #2
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d11d      	bne.n	8012102 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80120c6:	2301      	movs	r3, #1
 80120c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80120ca:	e01a      	b.n	8012102 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80120cc:	4b50      	ldr	r3, [pc, #320]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d116      	bne.n	8012106 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80120d8:	2301      	movs	r3, #1
 80120da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80120dc:	e013      	b.n	8012106 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80120de:	4b4c      	ldr	r3, [pc, #304]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d10f      	bne.n	801210a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80120ea:	4b49      	ldr	r3, [pc, #292]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d109      	bne.n	801210a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80120f6:	2301      	movs	r3, #1
 80120f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80120fa:	e006      	b.n	801210a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80120fc:	2301      	movs	r3, #1
 80120fe:	73fb      	strb	r3, [r7, #15]
      break;
 8012100:	e004      	b.n	801210c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8012102:	bf00      	nop
 8012104:	e002      	b.n	801210c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8012106:	bf00      	nop
 8012108:	e000      	b.n	801210c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 801210a:	bf00      	nop
    }

    if(status == HAL_OK)
 801210c:	7bfb      	ldrb	r3, [r7, #15]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d10d      	bne.n	801212e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8012112:	4b3f      	ldr	r3, [pc, #252]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012114:	68db      	ldr	r3, [r3, #12]
 8012116:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	6819      	ldr	r1, [r3, #0]
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	685b      	ldr	r3, [r3, #4]
 8012122:	3b01      	subs	r3, #1
 8012124:	011b      	lsls	r3, r3, #4
 8012126:	430b      	orrs	r3, r1
 8012128:	4939      	ldr	r1, [pc, #228]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 801212a:	4313      	orrs	r3, r2
 801212c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801212e:	7bfb      	ldrb	r3, [r7, #15]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d167      	bne.n	8012204 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8012134:	4b36      	ldr	r3, [pc, #216]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	4a35      	ldr	r2, [pc, #212]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 801213a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801213e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012140:	f7fa f898 	bl	800c274 <HAL_GetTick>
 8012144:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8012146:	e009      	b.n	801215c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8012148:	f7fa f894 	bl	800c274 <HAL_GetTick>
 801214c:	4602      	mov	r2, r0
 801214e:	68bb      	ldr	r3, [r7, #8]
 8012150:	1ad3      	subs	r3, r2, r3
 8012152:	2b02      	cmp	r3, #2
 8012154:	d902      	bls.n	801215c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8012156:	2303      	movs	r3, #3
 8012158:	73fb      	strb	r3, [r7, #15]
        break;
 801215a:	e005      	b.n	8012168 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 801215c:	4b2c      	ldr	r3, [pc, #176]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8012164:	2b00      	cmp	r3, #0
 8012166:	d1ef      	bne.n	8012148 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8012168:	7bfb      	ldrb	r3, [r7, #15]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d14a      	bne.n	8012204 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801216e:	683b      	ldr	r3, [r7, #0]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d111      	bne.n	8012198 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8012174:	4b26      	ldr	r3, [pc, #152]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012176:	695b      	ldr	r3, [r3, #20]
 8012178:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 801217c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012180:	687a      	ldr	r2, [r7, #4]
 8012182:	6892      	ldr	r2, [r2, #8]
 8012184:	0211      	lsls	r1, r2, #8
 8012186:	687a      	ldr	r2, [r7, #4]
 8012188:	68d2      	ldr	r2, [r2, #12]
 801218a:	0912      	lsrs	r2, r2, #4
 801218c:	0452      	lsls	r2, r2, #17
 801218e:	430a      	orrs	r2, r1
 8012190:	491f      	ldr	r1, [pc, #124]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012192:	4313      	orrs	r3, r2
 8012194:	614b      	str	r3, [r1, #20]
 8012196:	e011      	b.n	80121bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8012198:	4b1d      	ldr	r3, [pc, #116]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 801219a:	695b      	ldr	r3, [r3, #20]
 801219c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80121a0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80121a4:	687a      	ldr	r2, [r7, #4]
 80121a6:	6892      	ldr	r2, [r2, #8]
 80121a8:	0211      	lsls	r1, r2, #8
 80121aa:	687a      	ldr	r2, [r7, #4]
 80121ac:	6912      	ldr	r2, [r2, #16]
 80121ae:	0852      	lsrs	r2, r2, #1
 80121b0:	3a01      	subs	r2, #1
 80121b2:	0652      	lsls	r2, r2, #25
 80121b4:	430a      	orrs	r2, r1
 80121b6:	4916      	ldr	r1, [pc, #88]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80121b8:	4313      	orrs	r3, r2
 80121ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80121bc:	4b14      	ldr	r3, [pc, #80]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	4a13      	ldr	r2, [pc, #76]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80121c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80121c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80121c8:	f7fa f854 	bl	800c274 <HAL_GetTick>
 80121cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80121ce:	e009      	b.n	80121e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80121d0:	f7fa f850 	bl	800c274 <HAL_GetTick>
 80121d4:	4602      	mov	r2, r0
 80121d6:	68bb      	ldr	r3, [r7, #8]
 80121d8:	1ad3      	subs	r3, r2, r3
 80121da:	2b02      	cmp	r3, #2
 80121dc:	d902      	bls.n	80121e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80121de:	2303      	movs	r3, #3
 80121e0:	73fb      	strb	r3, [r7, #15]
          break;
 80121e2:	e005      	b.n	80121f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80121e4:	4b0a      	ldr	r3, [pc, #40]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d0ef      	beq.n	80121d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80121f0:	7bfb      	ldrb	r3, [r7, #15]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d106      	bne.n	8012204 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80121f6:	4b06      	ldr	r3, [pc, #24]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 80121f8:	695a      	ldr	r2, [r3, #20]
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	695b      	ldr	r3, [r3, #20]
 80121fe:	4904      	ldr	r1, [pc, #16]	@ (8012210 <RCCEx_PLLSAI2_Config+0x1b8>)
 8012200:	4313      	orrs	r3, r2
 8012202:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8012204:	7bfb      	ldrb	r3, [r7, #15]
}
 8012206:	4618      	mov	r0, r3
 8012208:	3710      	adds	r7, #16
 801220a:	46bd      	mov	sp, r7
 801220c:	bd80      	pop	{r7, pc}
 801220e:	bf00      	nop
 8012210:	40021000 	.word	0x40021000

08012214 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8012214:	b580      	push	{r7, lr}
 8012216:	b084      	sub	sp, #16
 8012218:	af00      	add	r7, sp, #0
 801221a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 801221c:	2301      	movs	r3, #1
 801221e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2b00      	cmp	r3, #0
 8012224:	d079      	beq.n	801231a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801222c:	b2db      	uxtb	r3, r3
 801222e:	2b00      	cmp	r3, #0
 8012230:	d106      	bne.n	8012240 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	2200      	movs	r2, #0
 8012236:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 801223a:	6878      	ldr	r0, [r7, #4]
 801223c:	f7f6 fa58 	bl	80086f0 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	2202      	movs	r2, #2
 8012244:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	68db      	ldr	r3, [r3, #12]
 801224e:	f003 0310 	and.w	r3, r3, #16
 8012252:	2b10      	cmp	r3, #16
 8012254:	d058      	beq.n	8012308 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	22ca      	movs	r2, #202	@ 0xca
 801225c:	625a      	str	r2, [r3, #36]	@ 0x24
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	2253      	movs	r2, #83	@ 0x53
 8012264:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f000 fb82 	bl	8012970 <RTC_EnterInitMode>
 801226c:	4603      	mov	r3, r0
 801226e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8012270:	7bfb      	ldrb	r3, [r7, #15]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d127      	bne.n	80122c6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	689b      	ldr	r3, [r3, #8]
 801227c:	687a      	ldr	r2, [r7, #4]
 801227e:	6812      	ldr	r2, [r2, #0]
 8012280:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8012284:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012288:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	6899      	ldr	r1, [r3, #8]
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	685a      	ldr	r2, [r3, #4]
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	691b      	ldr	r3, [r3, #16]
 8012298:	431a      	orrs	r2, r3
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	699b      	ldr	r3, [r3, #24]
 801229e:	431a      	orrs	r2, r3
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	430a      	orrs	r2, r1
 80122a6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	687a      	ldr	r2, [r7, #4]
 80122ae:	68d2      	ldr	r2, [r2, #12]
 80122b0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	6919      	ldr	r1, [r3, #16]
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	689b      	ldr	r3, [r3, #8]
 80122bc:	041a      	lsls	r2, r3, #16
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	430a      	orrs	r2, r1
 80122c4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80122c6:	6878      	ldr	r0, [r7, #4]
 80122c8:	f000 fb86 	bl	80129d8 <RTC_ExitInitMode>
 80122cc:	4603      	mov	r3, r0
 80122ce:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80122d0:	7bfb      	ldrb	r3, [r7, #15]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d113      	bne.n	80122fe <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	f022 0203 	bic.w	r2, r2, #3
 80122e4:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	69da      	ldr	r2, [r3, #28]
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	695b      	ldr	r3, [r3, #20]
 80122f4:	431a      	orrs	r2, r3
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	681b      	ldr	r3, [r3, #0]
 80122fa:	430a      	orrs	r2, r1
 80122fc:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	681b      	ldr	r3, [r3, #0]
 8012302:	22ff      	movs	r2, #255	@ 0xff
 8012304:	625a      	str	r2, [r3, #36]	@ 0x24
 8012306:	e001      	b.n	801230c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8012308:	2300      	movs	r3, #0
 801230a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 801230c:	7bfb      	ldrb	r3, [r7, #15]
 801230e:	2b00      	cmp	r3, #0
 8012310:	d103      	bne.n	801231a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	2201      	movs	r2, #1
 8012316:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 801231a:	7bfb      	ldrb	r3, [r7, #15]
}
 801231c:	4618      	mov	r0, r3
 801231e:	3710      	adds	r7, #16
 8012320:	46bd      	mov	sp, r7
 8012322:	bd80      	pop	{r7, pc}

08012324 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8012324:	b590      	push	{r4, r7, lr}
 8012326:	b087      	sub	sp, #28
 8012328:	af00      	add	r7, sp, #0
 801232a:	60f8      	str	r0, [r7, #12]
 801232c:	60b9      	str	r1, [r7, #8]
 801232e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012336:	2b01      	cmp	r3, #1
 8012338:	d101      	bne.n	801233e <HAL_RTC_SetTime+0x1a>
 801233a:	2302      	movs	r3, #2
 801233c:	e08b      	b.n	8012456 <HAL_RTC_SetTime+0x132>
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	2201      	movs	r2, #1
 8012342:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8012346:	68fb      	ldr	r3, [r7, #12]
 8012348:	2202      	movs	r2, #2
 801234a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	22ca      	movs	r2, #202	@ 0xca
 8012354:	625a      	str	r2, [r3, #36]	@ 0x24
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	681b      	ldr	r3, [r3, #0]
 801235a:	2253      	movs	r2, #83	@ 0x53
 801235c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 801235e:	68f8      	ldr	r0, [r7, #12]
 8012360:	f000 fb06 	bl	8012970 <RTC_EnterInitMode>
 8012364:	4603      	mov	r3, r0
 8012366:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8012368:	7cfb      	ldrb	r3, [r7, #19]
 801236a:	2b00      	cmp	r3, #0
 801236c:	d163      	bne.n	8012436 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	2b00      	cmp	r3, #0
 8012372:	d126      	bne.n	80123c2 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	689b      	ldr	r3, [r3, #8]
 801237a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801237e:	2b00      	cmp	r3, #0
 8012380:	d102      	bne.n	8012388 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8012382:	68bb      	ldr	r3, [r7, #8]
 8012384:	2200      	movs	r2, #0
 8012386:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8012388:	68bb      	ldr	r3, [r7, #8]
 801238a:	781b      	ldrb	r3, [r3, #0]
 801238c:	4618      	mov	r0, r3
 801238e:	f000 fb61 	bl	8012a54 <RTC_ByteToBcd2>
 8012392:	4603      	mov	r3, r0
 8012394:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8012396:	68bb      	ldr	r3, [r7, #8]
 8012398:	785b      	ldrb	r3, [r3, #1]
 801239a:	4618      	mov	r0, r3
 801239c:	f000 fb5a 	bl	8012a54 <RTC_ByteToBcd2>
 80123a0:	4603      	mov	r3, r0
 80123a2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80123a4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80123a6:	68bb      	ldr	r3, [r7, #8]
 80123a8:	789b      	ldrb	r3, [r3, #2]
 80123aa:	4618      	mov	r0, r3
 80123ac:	f000 fb52 	bl	8012a54 <RTC_ByteToBcd2>
 80123b0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80123b2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80123b6:	68bb      	ldr	r3, [r7, #8]
 80123b8:	78db      	ldrb	r3, [r3, #3]
 80123ba:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80123bc:	4313      	orrs	r3, r2
 80123be:	617b      	str	r3, [r7, #20]
 80123c0:	e018      	b.n	80123f4 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80123c2:	68fb      	ldr	r3, [r7, #12]
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	689b      	ldr	r3, [r3, #8]
 80123c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d102      	bne.n	80123d6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	2200      	movs	r2, #0
 80123d4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80123d6:	68bb      	ldr	r3, [r7, #8]
 80123d8:	781b      	ldrb	r3, [r3, #0]
 80123da:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	785b      	ldrb	r3, [r3, #1]
 80123e0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80123e2:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80123e4:	68ba      	ldr	r2, [r7, #8]
 80123e6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80123e8:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80123ea:	68bb      	ldr	r3, [r7, #8]
 80123ec:	78db      	ldrb	r3, [r3, #3]
 80123ee:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80123f0:	4313      	orrs	r3, r2
 80123f2:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	681a      	ldr	r2, [r3, #0]
 80123f8:	697b      	ldr	r3, [r7, #20]
 80123fa:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80123fe:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8012402:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	689a      	ldr	r2, [r3, #8]
 801240a:	68fb      	ldr	r3, [r7, #12]
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8012412:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	6899      	ldr	r1, [r3, #8]
 801241a:	68bb      	ldr	r3, [r7, #8]
 801241c:	68da      	ldr	r2, [r3, #12]
 801241e:	68bb      	ldr	r3, [r7, #8]
 8012420:	691b      	ldr	r3, [r3, #16]
 8012422:	431a      	orrs	r2, r3
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	430a      	orrs	r2, r1
 801242a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 801242c:	68f8      	ldr	r0, [r7, #12]
 801242e:	f000 fad3 	bl	80129d8 <RTC_ExitInitMode>
 8012432:	4603      	mov	r3, r0
 8012434:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	22ff      	movs	r2, #255	@ 0xff
 801243c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 801243e:	7cfb      	ldrb	r3, [r7, #19]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d103      	bne.n	801244c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	2201      	movs	r2, #1
 8012448:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	2200      	movs	r2, #0
 8012450:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8012454:	7cfb      	ldrb	r3, [r7, #19]
}
 8012456:	4618      	mov	r0, r3
 8012458:	371c      	adds	r7, #28
 801245a:	46bd      	mov	sp, r7
 801245c:	bd90      	pop	{r4, r7, pc}

0801245e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 801245e:	b580      	push	{r7, lr}
 8012460:	b086      	sub	sp, #24
 8012462:	af00      	add	r7, sp, #0
 8012464:	60f8      	str	r0, [r7, #12]
 8012466:	60b9      	str	r1, [r7, #8]
 8012468:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012470:	68bb      	ldr	r3, [r7, #8]
 8012472:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	691b      	ldr	r3, [r3, #16]
 801247a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 801247e:	68bb      	ldr	r3, [r7, #8]
 8012480:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8012482:	68fb      	ldr	r3, [r7, #12]
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 801248c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8012490:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8012492:	697b      	ldr	r3, [r7, #20]
 8012494:	0c1b      	lsrs	r3, r3, #16
 8012496:	b2db      	uxtb	r3, r3
 8012498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801249c:	b2da      	uxtb	r2, r3
 801249e:	68bb      	ldr	r3, [r7, #8]
 80124a0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80124a2:	697b      	ldr	r3, [r7, #20]
 80124a4:	0a1b      	lsrs	r3, r3, #8
 80124a6:	b2db      	uxtb	r3, r3
 80124a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80124ac:	b2da      	uxtb	r2, r3
 80124ae:	68bb      	ldr	r3, [r7, #8]
 80124b0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80124b2:	697b      	ldr	r3, [r7, #20]
 80124b4:	b2db      	uxtb	r3, r3
 80124b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80124ba:	b2da      	uxtb	r2, r3
 80124bc:	68bb      	ldr	r3, [r7, #8]
 80124be:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80124c0:	697b      	ldr	r3, [r7, #20]
 80124c2:	0d9b      	lsrs	r3, r3, #22
 80124c4:	b2db      	uxtb	r3, r3
 80124c6:	f003 0301 	and.w	r3, r3, #1
 80124ca:	b2da      	uxtb	r2, r3
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d11a      	bne.n	801250c <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80124d6:	68bb      	ldr	r3, [r7, #8]
 80124d8:	781b      	ldrb	r3, [r3, #0]
 80124da:	4618      	mov	r0, r3
 80124dc:	f000 fada 	bl	8012a94 <RTC_Bcd2ToByte>
 80124e0:	4603      	mov	r3, r0
 80124e2:	461a      	mov	r2, r3
 80124e4:	68bb      	ldr	r3, [r7, #8]
 80124e6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80124e8:	68bb      	ldr	r3, [r7, #8]
 80124ea:	785b      	ldrb	r3, [r3, #1]
 80124ec:	4618      	mov	r0, r3
 80124ee:	f000 fad1 	bl	8012a94 <RTC_Bcd2ToByte>
 80124f2:	4603      	mov	r3, r0
 80124f4:	461a      	mov	r2, r3
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80124fa:	68bb      	ldr	r3, [r7, #8]
 80124fc:	789b      	ldrb	r3, [r3, #2]
 80124fe:	4618      	mov	r0, r3
 8012500:	f000 fac8 	bl	8012a94 <RTC_Bcd2ToByte>
 8012504:	4603      	mov	r3, r0
 8012506:	461a      	mov	r2, r3
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 801250c:	2300      	movs	r3, #0
}
 801250e:	4618      	mov	r0, r3
 8012510:	3718      	adds	r7, #24
 8012512:	46bd      	mov	sp, r7
 8012514:	bd80      	pop	{r7, pc}

08012516 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8012516:	b590      	push	{r4, r7, lr}
 8012518:	b087      	sub	sp, #28
 801251a:	af00      	add	r7, sp, #0
 801251c:	60f8      	str	r0, [r7, #12]
 801251e:	60b9      	str	r1, [r7, #8]
 8012520:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012528:	2b01      	cmp	r3, #1
 801252a:	d101      	bne.n	8012530 <HAL_RTC_SetDate+0x1a>
 801252c:	2302      	movs	r3, #2
 801252e:	e075      	b.n	801261c <HAL_RTC_SetDate+0x106>
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	2201      	movs	r2, #1
 8012534:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	2202      	movs	r2, #2
 801253c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d10e      	bne.n	8012564 <HAL_RTC_SetDate+0x4e>
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	785b      	ldrb	r3, [r3, #1]
 801254a:	f003 0310 	and.w	r3, r3, #16
 801254e:	2b00      	cmp	r3, #0
 8012550:	d008      	beq.n	8012564 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8012552:	68bb      	ldr	r3, [r7, #8]
 8012554:	785b      	ldrb	r3, [r3, #1]
 8012556:	f023 0310 	bic.w	r3, r3, #16
 801255a:	b2db      	uxtb	r3, r3
 801255c:	330a      	adds	r3, #10
 801255e:	b2da      	uxtb	r2, r3
 8012560:	68bb      	ldr	r3, [r7, #8]
 8012562:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d11c      	bne.n	80125a4 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801256a:	68bb      	ldr	r3, [r7, #8]
 801256c:	78db      	ldrb	r3, [r3, #3]
 801256e:	4618      	mov	r0, r3
 8012570:	f000 fa70 	bl	8012a54 <RTC_ByteToBcd2>
 8012574:	4603      	mov	r3, r0
 8012576:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8012578:	68bb      	ldr	r3, [r7, #8]
 801257a:	785b      	ldrb	r3, [r3, #1]
 801257c:	4618      	mov	r0, r3
 801257e:	f000 fa69 	bl	8012a54 <RTC_ByteToBcd2>
 8012582:	4603      	mov	r3, r0
 8012584:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8012586:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8012588:	68bb      	ldr	r3, [r7, #8]
 801258a:	789b      	ldrb	r3, [r3, #2]
 801258c:	4618      	mov	r0, r3
 801258e:	f000 fa61 	bl	8012a54 <RTC_ByteToBcd2>
 8012592:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8012594:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8012598:	68bb      	ldr	r3, [r7, #8]
 801259a:	781b      	ldrb	r3, [r3, #0]
 801259c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801259e:	4313      	orrs	r3, r2
 80125a0:	617b      	str	r3, [r7, #20]
 80125a2:	e00e      	b.n	80125c2 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80125a4:	68bb      	ldr	r3, [r7, #8]
 80125a6:	78db      	ldrb	r3, [r3, #3]
 80125a8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80125aa:	68bb      	ldr	r3, [r7, #8]
 80125ac:	785b      	ldrb	r3, [r3, #1]
 80125ae:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80125b0:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80125b2:	68ba      	ldr	r2, [r7, #8]
 80125b4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80125b6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80125b8:	68bb      	ldr	r3, [r7, #8]
 80125ba:	781b      	ldrb	r3, [r3, #0]
 80125bc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80125be:	4313      	orrs	r3, r2
 80125c0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	22ca      	movs	r2, #202	@ 0xca
 80125c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	2253      	movs	r2, #83	@ 0x53
 80125d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80125d2:	68f8      	ldr	r0, [r7, #12]
 80125d4:	f000 f9cc 	bl	8012970 <RTC_EnterInitMode>
 80125d8:	4603      	mov	r3, r0
 80125da:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80125dc:	7cfb      	ldrb	r3, [r7, #19]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d10c      	bne.n	80125fc <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	681a      	ldr	r2, [r3, #0]
 80125e6:	697b      	ldr	r3, [r7, #20]
 80125e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80125ec:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80125f0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80125f2:	68f8      	ldr	r0, [r7, #12]
 80125f4:	f000 f9f0 	bl	80129d8 <RTC_ExitInitMode>
 80125f8:	4603      	mov	r3, r0
 80125fa:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	22ff      	movs	r2, #255	@ 0xff
 8012602:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8012604:	7cfb      	ldrb	r3, [r7, #19]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d103      	bne.n	8012612 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	2201      	movs	r2, #1
 801260e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	2200      	movs	r2, #0
 8012616:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 801261a:	7cfb      	ldrb	r3, [r7, #19]
}
 801261c:	4618      	mov	r0, r3
 801261e:	371c      	adds	r7, #28
 8012620:	46bd      	mov	sp, r7
 8012622:	bd90      	pop	{r4, r7, pc}

08012624 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8012624:	b590      	push	{r4, r7, lr}
 8012626:	b089      	sub	sp, #36	@ 0x24
 8012628:	af00      	add	r7, sp, #0
 801262a:	60f8      	str	r0, [r7, #12]
 801262c:	60b9      	str	r1, [r7, #8]
 801262e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012636:	2b01      	cmp	r3, #1
 8012638:	d101      	bne.n	801263e <HAL_RTC_SetAlarm_IT+0x1a>
 801263a:	2302      	movs	r3, #2
 801263c:	e127      	b.n	801288e <HAL_RTC_SetAlarm_IT+0x26a>
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	2201      	movs	r2, #1
 8012642:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	2202      	movs	r2, #2
 801264a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	2b00      	cmp	r3, #0
 8012652:	d137      	bne.n	80126c4 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	689b      	ldr	r3, [r3, #8]
 801265a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801265e:	2b00      	cmp	r3, #0
 8012660:	d102      	bne.n	8012668 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8012662:	68bb      	ldr	r3, [r7, #8]
 8012664:	2200      	movs	r2, #0
 8012666:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8012668:	68bb      	ldr	r3, [r7, #8]
 801266a:	781b      	ldrb	r3, [r3, #0]
 801266c:	4618      	mov	r0, r3
 801266e:	f000 f9f1 	bl	8012a54 <RTC_ByteToBcd2>
 8012672:	4603      	mov	r3, r0
 8012674:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8012676:	68bb      	ldr	r3, [r7, #8]
 8012678:	785b      	ldrb	r3, [r3, #1]
 801267a:	4618      	mov	r0, r3
 801267c:	f000 f9ea 	bl	8012a54 <RTC_ByteToBcd2>
 8012680:	4603      	mov	r3, r0
 8012682:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8012684:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8012686:	68bb      	ldr	r3, [r7, #8]
 8012688:	789b      	ldrb	r3, [r3, #2]
 801268a:	4618      	mov	r0, r3
 801268c:	f000 f9e2 	bl	8012a54 <RTC_ByteToBcd2>
 8012690:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8012692:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8012696:	68bb      	ldr	r3, [r7, #8]
 8012698:	78db      	ldrb	r3, [r3, #3]
 801269a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801269c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80126a0:	68bb      	ldr	r3, [r7, #8]
 80126a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80126a6:	4618      	mov	r0, r3
 80126a8:	f000 f9d4 	bl	8012a54 <RTC_ByteToBcd2>
 80126ac:	4603      	mov	r3, r0
 80126ae:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80126b0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80126b4:	68bb      	ldr	r3, [r7, #8]
 80126b6:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80126b8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80126ba:	68bb      	ldr	r3, [r7, #8]
 80126bc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80126be:	4313      	orrs	r3, r2
 80126c0:	61fb      	str	r3, [r7, #28]
 80126c2:	e023      	b.n	801270c <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	689b      	ldr	r3, [r3, #8]
 80126ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d102      	bne.n	80126d8 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	2200      	movs	r2, #0
 80126d6:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80126d8:	68bb      	ldr	r3, [r7, #8]
 80126da:	781b      	ldrb	r3, [r3, #0]
 80126dc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80126de:	68bb      	ldr	r3, [r7, #8]
 80126e0:	785b      	ldrb	r3, [r3, #1]
 80126e2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80126e4:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80126e6:	68ba      	ldr	r2, [r7, #8]
 80126e8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80126ea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80126ec:	68bb      	ldr	r3, [r7, #8]
 80126ee:	78db      	ldrb	r3, [r3, #3]
 80126f0:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80126f2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80126f4:	68bb      	ldr	r3, [r7, #8]
 80126f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80126fa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80126fc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80126fe:	68bb      	ldr	r3, [r7, #8]
 8012700:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8012702:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8012704:	68bb      	ldr	r3, [r7, #8]
 8012706:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8012708:	4313      	orrs	r3, r2
 801270a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 801270c:	68bb      	ldr	r3, [r7, #8]
 801270e:	685a      	ldr	r2, [r3, #4]
 8012710:	68bb      	ldr	r3, [r7, #8]
 8012712:	69db      	ldr	r3, [r3, #28]
 8012714:	4313      	orrs	r3, r2
 8012716:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	22ca      	movs	r2, #202	@ 0xca
 801271e:	625a      	str	r2, [r3, #36]	@ 0x24
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	2253      	movs	r2, #83	@ 0x53
 8012726:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8012728:	68bb      	ldr	r3, [r7, #8]
 801272a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801272c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012730:	d14a      	bne.n	80127c8 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	689a      	ldr	r2, [r3, #8]
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8012740:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	68db      	ldr	r3, [r3, #12]
 8012748:	b2da      	uxtb	r2, r3
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8012752:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8012754:	f7f9 fd8e 	bl	800c274 <HAL_GetTick>
 8012758:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 801275a:	e015      	b.n	8012788 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 801275c:	f7f9 fd8a 	bl	800c274 <HAL_GetTick>
 8012760:	4602      	mov	r2, r0
 8012762:	693b      	ldr	r3, [r7, #16]
 8012764:	1ad3      	subs	r3, r2, r3
 8012766:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801276a:	d90d      	bls.n	8012788 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	22ff      	movs	r2, #255	@ 0xff
 8012772:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	2203      	movs	r2, #3
 8012778:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	2200      	movs	r2, #0
 8012780:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8012784:	2303      	movs	r3, #3
 8012786:	e082      	b.n	801288e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	68db      	ldr	r3, [r3, #12]
 801278e:	f003 0301 	and.w	r3, r3, #1
 8012792:	2b00      	cmp	r3, #0
 8012794:	d0e2      	beq.n	801275c <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	69fa      	ldr	r2, [r7, #28]
 801279c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	69ba      	ldr	r2, [r7, #24]
 80127a4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	689a      	ldr	r2, [r3, #8]
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80127b4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	689a      	ldr	r2, [r3, #8]
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80127c4:	609a      	str	r2, [r3, #8]
 80127c6:	e049      	b.n	801285c <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80127c8:	68fb      	ldr	r3, [r7, #12]
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	689a      	ldr	r2, [r3, #8]
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	681b      	ldr	r3, [r3, #0]
 80127d2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80127d6:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	68db      	ldr	r3, [r3, #12]
 80127de:	b2da      	uxtb	r2, r3
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80127e8:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 80127ea:	f7f9 fd43 	bl	800c274 <HAL_GetTick>
 80127ee:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80127f0:	e015      	b.n	801281e <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80127f2:	f7f9 fd3f 	bl	800c274 <HAL_GetTick>
 80127f6:	4602      	mov	r2, r0
 80127f8:	697b      	ldr	r3, [r7, #20]
 80127fa:	1ad3      	subs	r3, r2, r3
 80127fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012800:	d90d      	bls.n	801281e <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	22ff      	movs	r2, #255	@ 0xff
 8012808:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	2203      	movs	r2, #3
 801280e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	2200      	movs	r2, #0
 8012816:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 801281a:	2303      	movs	r3, #3
 801281c:	e037      	b.n	801288e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	68db      	ldr	r3, [r3, #12]
 8012824:	f003 0302 	and.w	r3, r3, #2
 8012828:	2b00      	cmp	r3, #0
 801282a:	d0e2      	beq.n	80127f2 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	69fa      	ldr	r2, [r7, #28]
 8012832:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8012834:	68fb      	ldr	r3, [r7, #12]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	69ba      	ldr	r2, [r7, #24]
 801283a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	689a      	ldr	r2, [r3, #8]
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801284a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 801284c:	68fb      	ldr	r3, [r7, #12]
 801284e:	681b      	ldr	r3, [r3, #0]
 8012850:	689a      	ldr	r2, [r3, #8]
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801285a:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 801285c:	4b0e      	ldr	r3, [pc, #56]	@ (8012898 <HAL_RTC_SetAlarm_IT+0x274>)
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	4a0d      	ldr	r2, [pc, #52]	@ (8012898 <HAL_RTC_SetAlarm_IT+0x274>)
 8012862:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8012866:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8012868:	4b0b      	ldr	r3, [pc, #44]	@ (8012898 <HAL_RTC_SetAlarm_IT+0x274>)
 801286a:	689b      	ldr	r3, [r3, #8]
 801286c:	4a0a      	ldr	r2, [pc, #40]	@ (8012898 <HAL_RTC_SetAlarm_IT+0x274>)
 801286e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8012872:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	22ff      	movs	r2, #255	@ 0xff
 801287a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	2201      	movs	r2, #1
 8012880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	2200      	movs	r2, #0
 8012888:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 801288c:	2300      	movs	r3, #0
}
 801288e:	4618      	mov	r0, r3
 8012890:	3724      	adds	r7, #36	@ 0x24
 8012892:	46bd      	mov	sp, r7
 8012894:	bd90      	pop	{r4, r7, pc}
 8012896:	bf00      	nop
 8012898:	40010400 	.word	0x40010400

0801289c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b082      	sub	sp, #8
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80128a4:	4b1f      	ldr	r3, [pc, #124]	@ (8012924 <HAL_RTC_AlarmIRQHandler+0x88>)
 80128a6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80128aa:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	689b      	ldr	r3, [r3, #8]
 80128b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d012      	beq.n	80128e0 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	68db      	ldr	r3, [r3, #12]
 80128c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d00b      	beq.n	80128e0 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	68db      	ldr	r3, [r3, #12]
 80128ce:	b2da      	uxtb	r2, r3
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80128d8:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80128da:	6878      	ldr	r0, [r7, #4]
 80128dc:	f7f0 fe0a 	bl	80034f4 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	689b      	ldr	r3, [r3, #8]
 80128e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d012      	beq.n	8012914 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	68db      	ldr	r3, [r3, #12]
 80128f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d00b      	beq.n	8012914 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	68db      	ldr	r3, [r3, #12]
 8012902:	b2da      	uxtb	r2, r3
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	f462 7220 	orn	r2, r2, #640	@ 0x280
 801290c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 801290e:	6878      	ldr	r0, [r7, #4]
 8012910:	f000 f8da 	bl	8012ac8 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	2201      	movs	r2, #1
 8012918:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 801291c:	bf00      	nop
 801291e:	3708      	adds	r7, #8
 8012920:	46bd      	mov	sp, r7
 8012922:	bd80      	pop	{r7, pc}
 8012924:	40010400 	.word	0x40010400

08012928 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b084      	sub	sp, #16
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	4a0d      	ldr	r2, [pc, #52]	@ (801296c <HAL_RTC_WaitForSynchro+0x44>)
 8012936:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8012938:	f7f9 fc9c 	bl	800c274 <HAL_GetTick>
 801293c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 801293e:	e009      	b.n	8012954 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8012940:	f7f9 fc98 	bl	800c274 <HAL_GetTick>
 8012944:	4602      	mov	r2, r0
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	1ad3      	subs	r3, r2, r3
 801294a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801294e:	d901      	bls.n	8012954 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8012950:	2303      	movs	r3, #3
 8012952:	e007      	b.n	8012964 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	681b      	ldr	r3, [r3, #0]
 8012958:	68db      	ldr	r3, [r3, #12]
 801295a:	f003 0320 	and.w	r3, r3, #32
 801295e:	2b00      	cmp	r3, #0
 8012960:	d0ee      	beq.n	8012940 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8012962:	2300      	movs	r3, #0
}
 8012964:	4618      	mov	r0, r3
 8012966:	3710      	adds	r7, #16
 8012968:	46bd      	mov	sp, r7
 801296a:	bd80      	pop	{r7, pc}
 801296c:	0003ff5f 	.word	0x0003ff5f

08012970 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8012970:	b580      	push	{r7, lr}
 8012972:	b084      	sub	sp, #16
 8012974:	af00      	add	r7, sp, #0
 8012976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8012978:	2300      	movs	r3, #0
 801297a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	68db      	ldr	r3, [r3, #12]
 8012982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012986:	2b00      	cmp	r3, #0
 8012988:	d120      	bne.n	80129cc <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	f04f 32ff 	mov.w	r2, #4294967295
 8012992:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8012994:	f7f9 fc6e 	bl	800c274 <HAL_GetTick>
 8012998:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 801299a:	e00d      	b.n	80129b8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 801299c:	f7f9 fc6a 	bl	800c274 <HAL_GetTick>
 80129a0:	4602      	mov	r2, r0
 80129a2:	68bb      	ldr	r3, [r7, #8]
 80129a4:	1ad3      	subs	r3, r2, r3
 80129a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80129aa:	d905      	bls.n	80129b8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80129ac:	2303      	movs	r3, #3
 80129ae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	2203      	movs	r2, #3
 80129b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	681b      	ldr	r3, [r3, #0]
 80129bc:	68db      	ldr	r3, [r3, #12]
 80129be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d102      	bne.n	80129cc <RTC_EnterInitMode+0x5c>
 80129c6:	7bfb      	ldrb	r3, [r7, #15]
 80129c8:	2b03      	cmp	r3, #3
 80129ca:	d1e7      	bne.n	801299c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80129cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	3710      	adds	r7, #16
 80129d2:	46bd      	mov	sp, r7
 80129d4:	bd80      	pop	{r7, pc}
	...

080129d8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b084      	sub	sp, #16
 80129dc:	af00      	add	r7, sp, #0
 80129de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80129e0:	2300      	movs	r3, #0
 80129e2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80129e4:	4b1a      	ldr	r3, [pc, #104]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 80129e6:	68db      	ldr	r3, [r3, #12]
 80129e8:	4a19      	ldr	r2, [pc, #100]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 80129ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80129ee:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80129f0:	4b17      	ldr	r3, [pc, #92]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 80129f2:	689b      	ldr	r3, [r3, #8]
 80129f4:	f003 0320 	and.w	r3, r3, #32
 80129f8:	2b00      	cmp	r3, #0
 80129fa:	d10c      	bne.n	8012a16 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80129fc:	6878      	ldr	r0, [r7, #4]
 80129fe:	f7ff ff93 	bl	8012928 <HAL_RTC_WaitForSynchro>
 8012a02:	4603      	mov	r3, r0
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d01e      	beq.n	8012a46 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	2203      	movs	r2, #3
 8012a0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8012a10:	2303      	movs	r3, #3
 8012a12:	73fb      	strb	r3, [r7, #15]
 8012a14:	e017      	b.n	8012a46 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8012a16:	4b0e      	ldr	r3, [pc, #56]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 8012a18:	689b      	ldr	r3, [r3, #8]
 8012a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 8012a1c:	f023 0320 	bic.w	r3, r3, #32
 8012a20:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8012a22:	6878      	ldr	r0, [r7, #4]
 8012a24:	f7ff ff80 	bl	8012928 <HAL_RTC_WaitForSynchro>
 8012a28:	4603      	mov	r3, r0
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d005      	beq.n	8012a3a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2203      	movs	r2, #3
 8012a32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8012a36:	2303      	movs	r3, #3
 8012a38:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8012a3a:	4b05      	ldr	r3, [pc, #20]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 8012a3c:	689b      	ldr	r3, [r3, #8]
 8012a3e:	4a04      	ldr	r2, [pc, #16]	@ (8012a50 <RTC_ExitInitMode+0x78>)
 8012a40:	f043 0320 	orr.w	r3, r3, #32
 8012a44:	6093      	str	r3, [r2, #8]
  }

  return status;
 8012a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3710      	adds	r7, #16
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	bd80      	pop	{r7, pc}
 8012a50:	40002800 	.word	0x40002800

08012a54 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8012a54:	b480      	push	{r7}
 8012a56:	b085      	sub	sp, #20
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8012a5e:	2300      	movs	r3, #0
 8012a60:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8012a62:	79fb      	ldrb	r3, [r7, #7]
 8012a64:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8012a66:	e005      	b.n	8012a74 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	3301      	adds	r3, #1
 8012a6c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8012a6e:	7afb      	ldrb	r3, [r7, #11]
 8012a70:	3b0a      	subs	r3, #10
 8012a72:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8012a74:	7afb      	ldrb	r3, [r7, #11]
 8012a76:	2b09      	cmp	r3, #9
 8012a78:	d8f6      	bhi.n	8012a68 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8012a7a:	68fb      	ldr	r3, [r7, #12]
 8012a7c:	b2db      	uxtb	r3, r3
 8012a7e:	011b      	lsls	r3, r3, #4
 8012a80:	b2da      	uxtb	r2, r3
 8012a82:	7afb      	ldrb	r3, [r7, #11]
 8012a84:	4313      	orrs	r3, r2
 8012a86:	b2db      	uxtb	r3, r3
}
 8012a88:	4618      	mov	r0, r3
 8012a8a:	3714      	adds	r7, #20
 8012a8c:	46bd      	mov	sp, r7
 8012a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a92:	4770      	bx	lr

08012a94 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8012a94:	b480      	push	{r7}
 8012a96:	b085      	sub	sp, #20
 8012a98:	af00      	add	r7, sp, #0
 8012a9a:	4603      	mov	r3, r0
 8012a9c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8012a9e:	79fb      	ldrb	r3, [r7, #7]
 8012aa0:	091b      	lsrs	r3, r3, #4
 8012aa2:	b2db      	uxtb	r3, r3
 8012aa4:	461a      	mov	r2, r3
 8012aa6:	0092      	lsls	r2, r2, #2
 8012aa8:	4413      	add	r3, r2
 8012aaa:	005b      	lsls	r3, r3, #1
 8012aac:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8012aae:	79fb      	ldrb	r3, [r7, #7]
 8012ab0:	f003 030f 	and.w	r3, r3, #15
 8012ab4:	b2da      	uxtb	r2, r3
 8012ab6:	7bfb      	ldrb	r3, [r7, #15]
 8012ab8:	4413      	add	r3, r2
 8012aba:	b2db      	uxtb	r3, r3
}
 8012abc:	4618      	mov	r0, r3
 8012abe:	3714      	adds	r7, #20
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac6:	4770      	bx	lr

08012ac8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b083      	sub	sp, #12
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8012ad0:	bf00      	nop
 8012ad2:	370c      	adds	r7, #12
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ada:	4770      	bx	lr

08012adc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b084      	sub	sp, #16
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d101      	bne.n	8012aee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012aea:	2301      	movs	r3, #1
 8012aec:	e095      	b.n	8012c1a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d108      	bne.n	8012b08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	685b      	ldr	r3, [r3, #4]
 8012afa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012afe:	d009      	beq.n	8012b14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	2200      	movs	r2, #0
 8012b04:	61da      	str	r2, [r3, #28]
 8012b06:	e005      	b.n	8012b14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	2200      	movs	r2, #0
 8012b0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	2200      	movs	r2, #0
 8012b12:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	2200      	movs	r2, #0
 8012b18:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8012b20:	b2db      	uxtb	r3, r3
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d106      	bne.n	8012b34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	2200      	movs	r2, #0
 8012b2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012b2e:	6878      	ldr	r0, [r7, #4]
 8012b30:	f7f5 fe18 	bl	8008764 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	2202      	movs	r2, #2
 8012b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	681a      	ldr	r2, [r3, #0]
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012b4a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	68db      	ldr	r3, [r3, #12]
 8012b50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8012b54:	d902      	bls.n	8012b5c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8012b56:	2300      	movs	r3, #0
 8012b58:	60fb      	str	r3, [r7, #12]
 8012b5a:	e002      	b.n	8012b62 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8012b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012b60:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	68db      	ldr	r3, [r3, #12]
 8012b66:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8012b6a:	d007      	beq.n	8012b7c <HAL_SPI_Init+0xa0>
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	68db      	ldr	r3, [r3, #12]
 8012b70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8012b74:	d002      	beq.n	8012b7c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	2200      	movs	r2, #0
 8012b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	685b      	ldr	r3, [r3, #4]
 8012b80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	689b      	ldr	r3, [r3, #8]
 8012b88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8012b8c:	431a      	orrs	r2, r3
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	691b      	ldr	r3, [r3, #16]
 8012b92:	f003 0302 	and.w	r3, r3, #2
 8012b96:	431a      	orrs	r2, r3
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	695b      	ldr	r3, [r3, #20]
 8012b9c:	f003 0301 	and.w	r3, r3, #1
 8012ba0:	431a      	orrs	r2, r3
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	699b      	ldr	r3, [r3, #24]
 8012ba6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012baa:	431a      	orrs	r2, r3
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	69db      	ldr	r3, [r3, #28]
 8012bb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012bb4:	431a      	orrs	r2, r3
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	6a1b      	ldr	r3, [r3, #32]
 8012bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012bbe:	ea42 0103 	orr.w	r1, r2, r3
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012bc6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	430a      	orrs	r2, r1
 8012bd0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	699b      	ldr	r3, [r3, #24]
 8012bd6:	0c1b      	lsrs	r3, r3, #16
 8012bd8:	f003 0204 	and.w	r2, r3, #4
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012be0:	f003 0310 	and.w	r3, r3, #16
 8012be4:	431a      	orrs	r2, r3
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012bea:	f003 0308 	and.w	r3, r3, #8
 8012bee:	431a      	orrs	r2, r3
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	68db      	ldr	r3, [r3, #12]
 8012bf4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8012bf8:	ea42 0103 	orr.w	r1, r2, r3
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	430a      	orrs	r2, r1
 8012c08:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	2201      	movs	r2, #1
 8012c14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8012c18:	2300      	movs	r3, #0
}
 8012c1a:	4618      	mov	r0, r3
 8012c1c:	3710      	adds	r7, #16
 8012c1e:	46bd      	mov	sp, r7
 8012c20:	bd80      	pop	{r7, pc}

08012c22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012c22:	b580      	push	{r7, lr}
 8012c24:	b088      	sub	sp, #32
 8012c26:	af00      	add	r7, sp, #0
 8012c28:	60f8      	str	r0, [r7, #12]
 8012c2a:	60b9      	str	r1, [r7, #8]
 8012c2c:	603b      	str	r3, [r7, #0]
 8012c2e:	4613      	mov	r3, r2
 8012c30:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012c32:	f7f9 fb1f 	bl	800c274 <HAL_GetTick>
 8012c36:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8012c38:	88fb      	ldrh	r3, [r7, #6]
 8012c3a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8012c42:	b2db      	uxtb	r3, r3
 8012c44:	2b01      	cmp	r3, #1
 8012c46:	d001      	beq.n	8012c4c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8012c48:	2302      	movs	r3, #2
 8012c4a:	e15c      	b.n	8012f06 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8012c4c:	68bb      	ldr	r3, [r7, #8]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d002      	beq.n	8012c58 <HAL_SPI_Transmit+0x36>
 8012c52:	88fb      	ldrh	r3, [r7, #6]
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d101      	bne.n	8012c5c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8012c58:	2301      	movs	r3, #1
 8012c5a:	e154      	b.n	8012f06 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8012c62:	2b01      	cmp	r3, #1
 8012c64:	d101      	bne.n	8012c6a <HAL_SPI_Transmit+0x48>
 8012c66:	2302      	movs	r3, #2
 8012c68:	e14d      	b.n	8012f06 <HAL_SPI_Transmit+0x2e4>
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2201      	movs	r2, #1
 8012c6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	2203      	movs	r2, #3
 8012c76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	2200      	movs	r2, #0
 8012c7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	68ba      	ldr	r2, [r7, #8]
 8012c84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	88fa      	ldrh	r2, [r7, #6]
 8012c8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	88fa      	ldrh	r2, [r7, #6]
 8012c90:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	2200      	movs	r2, #0
 8012c96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	2200      	movs	r2, #0
 8012cac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	2200      	movs	r2, #0
 8012cb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	689b      	ldr	r3, [r3, #8]
 8012cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012cbc:	d10f      	bne.n	8012cde <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	681a      	ldr	r2, [r3, #0]
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012ccc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	681a      	ldr	r2, [r3, #0]
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	681b      	ldr	r3, [r3, #0]
 8012cd8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012cdc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012ce8:	2b40      	cmp	r3, #64	@ 0x40
 8012cea:	d007      	beq.n	8012cfc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	681a      	ldr	r2, [r3, #0]
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012cfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	68db      	ldr	r3, [r3, #12]
 8012d00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8012d04:	d952      	bls.n	8012dac <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	685b      	ldr	r3, [r3, #4]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d002      	beq.n	8012d14 <HAL_SPI_Transmit+0xf2>
 8012d0e:	8b7b      	ldrh	r3, [r7, #26]
 8012d10:	2b01      	cmp	r3, #1
 8012d12:	d145      	bne.n	8012da0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d18:	881a      	ldrh	r2, [r3, #0]
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d24:	1c9a      	adds	r2, r3, #2
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012d2e:	b29b      	uxth	r3, r3
 8012d30:	3b01      	subs	r3, #1
 8012d32:	b29a      	uxth	r2, r3
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8012d38:	e032      	b.n	8012da0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	689b      	ldr	r3, [r3, #8]
 8012d40:	f003 0302 	and.w	r3, r3, #2
 8012d44:	2b02      	cmp	r3, #2
 8012d46:	d112      	bne.n	8012d6e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d4c:	881a      	ldrh	r2, [r3, #0]
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012d54:	68fb      	ldr	r3, [r7, #12]
 8012d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d58:	1c9a      	adds	r2, r3, #2
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012d62:	b29b      	uxth	r3, r3
 8012d64:	3b01      	subs	r3, #1
 8012d66:	b29a      	uxth	r2, r3
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8012d6c:	e018      	b.n	8012da0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012d6e:	f7f9 fa81 	bl	800c274 <HAL_GetTick>
 8012d72:	4602      	mov	r2, r0
 8012d74:	69fb      	ldr	r3, [r7, #28]
 8012d76:	1ad3      	subs	r3, r2, r3
 8012d78:	683a      	ldr	r2, [r7, #0]
 8012d7a:	429a      	cmp	r2, r3
 8012d7c:	d803      	bhi.n	8012d86 <HAL_SPI_Transmit+0x164>
 8012d7e:	683b      	ldr	r3, [r7, #0]
 8012d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d84:	d102      	bne.n	8012d8c <HAL_SPI_Transmit+0x16a>
 8012d86:	683b      	ldr	r3, [r7, #0]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d109      	bne.n	8012da0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	2201      	movs	r2, #1
 8012d90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	2200      	movs	r2, #0
 8012d98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8012d9c:	2303      	movs	r3, #3
 8012d9e:	e0b2      	b.n	8012f06 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012da4:	b29b      	uxth	r3, r3
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d1c7      	bne.n	8012d3a <HAL_SPI_Transmit+0x118>
 8012daa:	e083      	b.n	8012eb4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	685b      	ldr	r3, [r3, #4]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d002      	beq.n	8012dba <HAL_SPI_Transmit+0x198>
 8012db4:	8b7b      	ldrh	r3, [r7, #26]
 8012db6:	2b01      	cmp	r3, #1
 8012db8:	d177      	bne.n	8012eaa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012dbe:	b29b      	uxth	r3, r3
 8012dc0:	2b01      	cmp	r3, #1
 8012dc2:	d912      	bls.n	8012dea <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012dc8:	881a      	ldrh	r2, [r3, #0]
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012dd4:	1c9a      	adds	r2, r3, #2
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012dde:	b29b      	uxth	r3, r3
 8012de0:	3b02      	subs	r3, #2
 8012de2:	b29a      	uxth	r2, r3
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8012de8:	e05f      	b.n	8012eaa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	330c      	adds	r3, #12
 8012df4:	7812      	ldrb	r2, [r2, #0]
 8012df6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012dfc:	1c5a      	adds	r2, r3, #1
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8012e02:	68fb      	ldr	r3, [r7, #12]
 8012e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012e06:	b29b      	uxth	r3, r3
 8012e08:	3b01      	subs	r3, #1
 8012e0a:	b29a      	uxth	r2, r3
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8012e10:	e04b      	b.n	8012eaa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	689b      	ldr	r3, [r3, #8]
 8012e18:	f003 0302 	and.w	r3, r3, #2
 8012e1c:	2b02      	cmp	r3, #2
 8012e1e:	d12b      	bne.n	8012e78 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012e24:	b29b      	uxth	r3, r3
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	d912      	bls.n	8012e50 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e2e:	881a      	ldrh	r2, [r3, #0]
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e3a:	1c9a      	adds	r2, r3, #2
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012e44:	b29b      	uxth	r3, r3
 8012e46:	3b02      	subs	r3, #2
 8012e48:	b29a      	uxth	r2, r3
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8012e4e:	e02c      	b.n	8012eaa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8012e50:	68fb      	ldr	r3, [r7, #12]
 8012e52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	330c      	adds	r3, #12
 8012e5a:	7812      	ldrb	r2, [r2, #0]
 8012e5c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e62:	1c5a      	adds	r2, r3, #1
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012e6c:	b29b      	uxth	r3, r3
 8012e6e:	3b01      	subs	r3, #1
 8012e70:	b29a      	uxth	r2, r3
 8012e72:	68fb      	ldr	r3, [r7, #12]
 8012e74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8012e76:	e018      	b.n	8012eaa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012e78:	f7f9 f9fc 	bl	800c274 <HAL_GetTick>
 8012e7c:	4602      	mov	r2, r0
 8012e7e:	69fb      	ldr	r3, [r7, #28]
 8012e80:	1ad3      	subs	r3, r2, r3
 8012e82:	683a      	ldr	r2, [r7, #0]
 8012e84:	429a      	cmp	r2, r3
 8012e86:	d803      	bhi.n	8012e90 <HAL_SPI_Transmit+0x26e>
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e8e:	d102      	bne.n	8012e96 <HAL_SPI_Transmit+0x274>
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d109      	bne.n	8012eaa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	2201      	movs	r2, #1
 8012e9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	2200      	movs	r2, #0
 8012ea2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8012ea6:	2303      	movs	r3, #3
 8012ea8:	e02d      	b.n	8012f06 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8012eaa:	68fb      	ldr	r3, [r7, #12]
 8012eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8012eae:	b29b      	uxth	r3, r3
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d1ae      	bne.n	8012e12 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012eb4:	69fa      	ldr	r2, [r7, #28]
 8012eb6:	6839      	ldr	r1, [r7, #0]
 8012eb8:	68f8      	ldr	r0, [r7, #12]
 8012eba:	f000 fcf5 	bl	80138a8 <SPI_EndRxTxTransaction>
 8012ebe:	4603      	mov	r3, r0
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d002      	beq.n	8012eca <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012ec4:	68fb      	ldr	r3, [r7, #12]
 8012ec6:	2220      	movs	r2, #32
 8012ec8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	689b      	ldr	r3, [r3, #8]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d10a      	bne.n	8012ee8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012ed2:	2300      	movs	r3, #0
 8012ed4:	617b      	str	r3, [r7, #20]
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	68db      	ldr	r3, [r3, #12]
 8012edc:	617b      	str	r3, [r7, #20]
 8012ede:	68fb      	ldr	r3, [r7, #12]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	689b      	ldr	r3, [r3, #8]
 8012ee4:	617b      	str	r3, [r7, #20]
 8012ee6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8012ee8:	68fb      	ldr	r3, [r7, #12]
 8012eea:	2201      	movs	r2, #1
 8012eec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	2200      	movs	r2, #0
 8012ef4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d001      	beq.n	8012f04 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8012f00:	2301      	movs	r3, #1
 8012f02:	e000      	b.n	8012f06 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8012f04:	2300      	movs	r3, #0
  }
}
 8012f06:	4618      	mov	r0, r3
 8012f08:	3720      	adds	r7, #32
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}

08012f0e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012f0e:	b580      	push	{r7, lr}
 8012f10:	b088      	sub	sp, #32
 8012f12:	af02      	add	r7, sp, #8
 8012f14:	60f8      	str	r0, [r7, #12]
 8012f16:	60b9      	str	r1, [r7, #8]
 8012f18:	603b      	str	r3, [r7, #0]
 8012f1a:	4613      	mov	r3, r2
 8012f1c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8012f24:	b2db      	uxtb	r3, r3
 8012f26:	2b01      	cmp	r3, #1
 8012f28:	d001      	beq.n	8012f2e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8012f2a:	2302      	movs	r3, #2
 8012f2c:	e123      	b.n	8013176 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8012f2e:	68fb      	ldr	r3, [r7, #12]
 8012f30:	685b      	ldr	r3, [r3, #4]
 8012f32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8012f36:	d112      	bne.n	8012f5e <HAL_SPI_Receive+0x50>
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	689b      	ldr	r3, [r3, #8]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d10e      	bne.n	8012f5e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	2204      	movs	r2, #4
 8012f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8012f48:	88fa      	ldrh	r2, [r7, #6]
 8012f4a:	683b      	ldr	r3, [r7, #0]
 8012f4c:	9300      	str	r3, [sp, #0]
 8012f4e:	4613      	mov	r3, r2
 8012f50:	68ba      	ldr	r2, [r7, #8]
 8012f52:	68b9      	ldr	r1, [r7, #8]
 8012f54:	68f8      	ldr	r0, [r7, #12]
 8012f56:	f000 f912 	bl	801317e <HAL_SPI_TransmitReceive>
 8012f5a:	4603      	mov	r3, r0
 8012f5c:	e10b      	b.n	8013176 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012f5e:	f7f9 f989 	bl	800c274 <HAL_GetTick>
 8012f62:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8012f64:	68bb      	ldr	r3, [r7, #8]
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d002      	beq.n	8012f70 <HAL_SPI_Receive+0x62>
 8012f6a:	88fb      	ldrh	r3, [r7, #6]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d101      	bne.n	8012f74 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8012f70:	2301      	movs	r3, #1
 8012f72:	e100      	b.n	8013176 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8012f7a:	2b01      	cmp	r3, #1
 8012f7c:	d101      	bne.n	8012f82 <HAL_SPI_Receive+0x74>
 8012f7e:	2302      	movs	r3, #2
 8012f80:	e0f9      	b.n	8013176 <HAL_SPI_Receive+0x268>
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	2201      	movs	r2, #1
 8012f86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	2204      	movs	r2, #4
 8012f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	2200      	movs	r2, #0
 8012f96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	68ba      	ldr	r2, [r7, #8]
 8012f9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	88fa      	ldrh	r2, [r7, #6]
 8012fa2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	88fa      	ldrh	r2, [r7, #6]
 8012faa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8012fae:	68fb      	ldr	r3, [r7, #12]
 8012fb0:	2200      	movs	r2, #0
 8012fb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	2200      	movs	r2, #0
 8012fb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	2200      	movs	r2, #0
 8012fbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8012fc0:	68fb      	ldr	r3, [r7, #12]
 8012fc2:	2200      	movs	r2, #0
 8012fc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	2200      	movs	r2, #0
 8012fca:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	68db      	ldr	r3, [r3, #12]
 8012fd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8012fd4:	d908      	bls.n	8012fe8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8012fd6:	68fb      	ldr	r3, [r7, #12]
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	685a      	ldr	r2, [r3, #4]
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8012fe4:	605a      	str	r2, [r3, #4]
 8012fe6:	e007      	b.n	8012ff8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	685a      	ldr	r2, [r3, #4]
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8012ff6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	689b      	ldr	r3, [r3, #8]
 8012ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013000:	d10f      	bne.n	8013022 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8013002:	68fb      	ldr	r3, [r7, #12]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	681a      	ldr	r2, [r3, #0]
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	681b      	ldr	r3, [r3, #0]
 801300c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013010:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8013012:	68fb      	ldr	r3, [r7, #12]
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	681a      	ldr	r2, [r3, #0]
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8013020:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801302c:	2b40      	cmp	r3, #64	@ 0x40
 801302e:	d007      	beq.n	8013040 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	68fb      	ldr	r3, [r7, #12]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801303e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	68db      	ldr	r3, [r3, #12]
 8013044:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8013048:	d875      	bhi.n	8013136 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 801304a:	e037      	b.n	80130bc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 801304c:	68fb      	ldr	r3, [r7, #12]
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	689b      	ldr	r3, [r3, #8]
 8013052:	f003 0301 	and.w	r3, r3, #1
 8013056:	2b01      	cmp	r3, #1
 8013058:	d117      	bne.n	801308a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	f103 020c 	add.w	r2, r3, #12
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013066:	7812      	ldrb	r2, [r2, #0]
 8013068:	b2d2      	uxtb	r2, r2
 801306a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013070:	1c5a      	adds	r2, r3, #1
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801307c:	b29b      	uxth	r3, r3
 801307e:	3b01      	subs	r3, #1
 8013080:	b29a      	uxth	r2, r3
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8013088:	e018      	b.n	80130bc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801308a:	f7f9 f8f3 	bl	800c274 <HAL_GetTick>
 801308e:	4602      	mov	r2, r0
 8013090:	697b      	ldr	r3, [r7, #20]
 8013092:	1ad3      	subs	r3, r2, r3
 8013094:	683a      	ldr	r2, [r7, #0]
 8013096:	429a      	cmp	r2, r3
 8013098:	d803      	bhi.n	80130a2 <HAL_SPI_Receive+0x194>
 801309a:	683b      	ldr	r3, [r7, #0]
 801309c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130a0:	d102      	bne.n	80130a8 <HAL_SPI_Receive+0x19a>
 80130a2:	683b      	ldr	r3, [r7, #0]
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d109      	bne.n	80130bc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	2201      	movs	r2, #1
 80130ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	2200      	movs	r2, #0
 80130b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80130b8:	2303      	movs	r3, #3
 80130ba:	e05c      	b.n	8013176 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80130c2:	b29b      	uxth	r3, r3
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d1c1      	bne.n	801304c <HAL_SPI_Receive+0x13e>
 80130c8:	e03b      	b.n	8013142 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80130ca:	68fb      	ldr	r3, [r7, #12]
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	689b      	ldr	r3, [r3, #8]
 80130d0:	f003 0301 	and.w	r3, r3, #1
 80130d4:	2b01      	cmp	r3, #1
 80130d6:	d115      	bne.n	8013104 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	68da      	ldr	r2, [r3, #12]
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130e2:	b292      	uxth	r2, r2
 80130e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80130ea:	1c9a      	adds	r2, r3, #2
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80130f0:	68fb      	ldr	r3, [r7, #12]
 80130f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80130f6:	b29b      	uxth	r3, r3
 80130f8:	3b01      	subs	r3, #1
 80130fa:	b29a      	uxth	r2, r3
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8013102:	e018      	b.n	8013136 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013104:	f7f9 f8b6 	bl	800c274 <HAL_GetTick>
 8013108:	4602      	mov	r2, r0
 801310a:	697b      	ldr	r3, [r7, #20]
 801310c:	1ad3      	subs	r3, r2, r3
 801310e:	683a      	ldr	r2, [r7, #0]
 8013110:	429a      	cmp	r2, r3
 8013112:	d803      	bhi.n	801311c <HAL_SPI_Receive+0x20e>
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	f1b3 3fff 	cmp.w	r3, #4294967295
 801311a:	d102      	bne.n	8013122 <HAL_SPI_Receive+0x214>
 801311c:	683b      	ldr	r3, [r7, #0]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d109      	bne.n	8013136 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	2201      	movs	r2, #1
 8013126:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	2200      	movs	r2, #0
 801312e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8013132:	2303      	movs	r3, #3
 8013134:	e01f      	b.n	8013176 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801313c:	b29b      	uxth	r3, r3
 801313e:	2b00      	cmp	r3, #0
 8013140:	d1c3      	bne.n	80130ca <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013142:	697a      	ldr	r2, [r7, #20]
 8013144:	6839      	ldr	r1, [r7, #0]
 8013146:	68f8      	ldr	r0, [r7, #12]
 8013148:	f000 fb56 	bl	80137f8 <SPI_EndRxTransaction>
 801314c:	4603      	mov	r3, r0
 801314e:	2b00      	cmp	r3, #0
 8013150:	d002      	beq.n	8013158 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	2220      	movs	r2, #32
 8013156:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8013158:	68fb      	ldr	r3, [r7, #12]
 801315a:	2201      	movs	r2, #1
 801315c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	2200      	movs	r2, #0
 8013164:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801316c:	2b00      	cmp	r3, #0
 801316e:	d001      	beq.n	8013174 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8013170:	2301      	movs	r3, #1
 8013172:	e000      	b.n	8013176 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8013174:	2300      	movs	r3, #0
  }
}
 8013176:	4618      	mov	r0, r3
 8013178:	3718      	adds	r7, #24
 801317a:	46bd      	mov	sp, r7
 801317c:	bd80      	pop	{r7, pc}

0801317e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 801317e:	b580      	push	{r7, lr}
 8013180:	b08a      	sub	sp, #40	@ 0x28
 8013182:	af00      	add	r7, sp, #0
 8013184:	60f8      	str	r0, [r7, #12]
 8013186:	60b9      	str	r1, [r7, #8]
 8013188:	607a      	str	r2, [r7, #4]
 801318a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801318c:	2301      	movs	r3, #1
 801318e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013190:	f7f9 f870 	bl	800c274 <HAL_GetTick>
 8013194:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801319c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	685b      	ldr	r3, [r3, #4]
 80131a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80131a4:	887b      	ldrh	r3, [r7, #2]
 80131a6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80131a8:	887b      	ldrh	r3, [r7, #2]
 80131aa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80131ac:	7ffb      	ldrb	r3, [r7, #31]
 80131ae:	2b01      	cmp	r3, #1
 80131b0:	d00c      	beq.n	80131cc <HAL_SPI_TransmitReceive+0x4e>
 80131b2:	69bb      	ldr	r3, [r7, #24]
 80131b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80131b8:	d106      	bne.n	80131c8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	689b      	ldr	r3, [r3, #8]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d102      	bne.n	80131c8 <HAL_SPI_TransmitReceive+0x4a>
 80131c2:	7ffb      	ldrb	r3, [r7, #31]
 80131c4:	2b04      	cmp	r3, #4
 80131c6:	d001      	beq.n	80131cc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80131c8:	2302      	movs	r3, #2
 80131ca:	e1f3      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80131cc:	68bb      	ldr	r3, [r7, #8]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d005      	beq.n	80131de <HAL_SPI_TransmitReceive+0x60>
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d002      	beq.n	80131de <HAL_SPI_TransmitReceive+0x60>
 80131d8:	887b      	ldrh	r3, [r7, #2]
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d101      	bne.n	80131e2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80131de:	2301      	movs	r3, #1
 80131e0:	e1e8      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80131e8:	2b01      	cmp	r3, #1
 80131ea:	d101      	bne.n	80131f0 <HAL_SPI_TransmitReceive+0x72>
 80131ec:	2302      	movs	r3, #2
 80131ee:	e1e1      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	2201      	movs	r2, #1
 80131f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80131fe:	b2db      	uxtb	r3, r3
 8013200:	2b04      	cmp	r3, #4
 8013202:	d003      	beq.n	801320c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	2205      	movs	r2, #5
 8013208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	2200      	movs	r2, #0
 8013210:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	687a      	ldr	r2, [r7, #4]
 8013216:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	887a      	ldrh	r2, [r7, #2]
 801321c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	887a      	ldrh	r2, [r7, #2]
 8013224:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	68ba      	ldr	r2, [r7, #8]
 801322c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	887a      	ldrh	r2, [r7, #2]
 8013232:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	887a      	ldrh	r2, [r7, #2]
 8013238:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	2200      	movs	r2, #0
 801323e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	2200      	movs	r2, #0
 8013244:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	68db      	ldr	r3, [r3, #12]
 801324a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801324e:	d802      	bhi.n	8013256 <HAL_SPI_TransmitReceive+0xd8>
 8013250:	8abb      	ldrh	r3, [r7, #20]
 8013252:	2b01      	cmp	r3, #1
 8013254:	d908      	bls.n	8013268 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	685a      	ldr	r2, [r3, #4]
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8013264:	605a      	str	r2, [r3, #4]
 8013266:	e007      	b.n	8013278 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	685a      	ldr	r2, [r3, #4]
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8013276:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013282:	2b40      	cmp	r3, #64	@ 0x40
 8013284:	d007      	beq.n	8013296 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	681a      	ldr	r2, [r3, #0]
 801328c:	68fb      	ldr	r3, [r7, #12]
 801328e:	681b      	ldr	r3, [r3, #0]
 8013290:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013294:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	68db      	ldr	r3, [r3, #12]
 801329a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801329e:	f240 8083 	bls.w	80133a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	685b      	ldr	r3, [r3, #4]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d002      	beq.n	80132b0 <HAL_SPI_TransmitReceive+0x132>
 80132aa:	8afb      	ldrh	r3, [r7, #22]
 80132ac:	2b01      	cmp	r3, #1
 80132ae:	d16f      	bne.n	8013390 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80132b4:	881a      	ldrh	r2, [r3, #0]
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80132c0:	1c9a      	adds	r2, r3, #2
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80132ca:	b29b      	uxth	r3, r3
 80132cc:	3b01      	subs	r3, #1
 80132ce:	b29a      	uxth	r2, r3
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80132d4:	e05c      	b.n	8013390 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	689b      	ldr	r3, [r3, #8]
 80132dc:	f003 0302 	and.w	r3, r3, #2
 80132e0:	2b02      	cmp	r3, #2
 80132e2:	d11b      	bne.n	801331c <HAL_SPI_TransmitReceive+0x19e>
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80132e8:	b29b      	uxth	r3, r3
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d016      	beq.n	801331c <HAL_SPI_TransmitReceive+0x19e>
 80132ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132f0:	2b01      	cmp	r3, #1
 80132f2:	d113      	bne.n	801331c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80132f8:	881a      	ldrh	r2, [r3, #0]
 80132fa:	68fb      	ldr	r3, [r7, #12]
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013300:	68fb      	ldr	r3, [r7, #12]
 8013302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013304:	1c9a      	adds	r2, r3, #2
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801330a:	68fb      	ldr	r3, [r7, #12]
 801330c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801330e:	b29b      	uxth	r3, r3
 8013310:	3b01      	subs	r3, #1
 8013312:	b29a      	uxth	r2, r3
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013318:	2300      	movs	r3, #0
 801331a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	689b      	ldr	r3, [r3, #8]
 8013322:	f003 0301 	and.w	r3, r3, #1
 8013326:	2b01      	cmp	r3, #1
 8013328:	d11c      	bne.n	8013364 <HAL_SPI_TransmitReceive+0x1e6>
 801332a:	68fb      	ldr	r3, [r7, #12]
 801332c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013330:	b29b      	uxth	r3, r3
 8013332:	2b00      	cmp	r3, #0
 8013334:	d016      	beq.n	8013364 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	68da      	ldr	r2, [r3, #12]
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013340:	b292      	uxth	r2, r2
 8013342:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013348:	1c9a      	adds	r2, r3, #2
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013354:	b29b      	uxth	r3, r3
 8013356:	3b01      	subs	r3, #1
 8013358:	b29a      	uxth	r2, r3
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013360:	2301      	movs	r3, #1
 8013362:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8013364:	f7f8 ff86 	bl	800c274 <HAL_GetTick>
 8013368:	4602      	mov	r2, r0
 801336a:	6a3b      	ldr	r3, [r7, #32]
 801336c:	1ad3      	subs	r3, r2, r3
 801336e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013370:	429a      	cmp	r2, r3
 8013372:	d80d      	bhi.n	8013390 <HAL_SPI_TransmitReceive+0x212>
 8013374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013376:	f1b3 3fff 	cmp.w	r3, #4294967295
 801337a:	d009      	beq.n	8013390 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	2201      	movs	r2, #1
 8013380:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	2200      	movs	r2, #0
 8013388:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 801338c:	2303      	movs	r3, #3
 801338e:	e111      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013394:	b29b      	uxth	r3, r3
 8013396:	2b00      	cmp	r3, #0
 8013398:	d19d      	bne.n	80132d6 <HAL_SPI_TransmitReceive+0x158>
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80133a0:	b29b      	uxth	r3, r3
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d197      	bne.n	80132d6 <HAL_SPI_TransmitReceive+0x158>
 80133a6:	e0e5      	b.n	8013574 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	685b      	ldr	r3, [r3, #4]
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d003      	beq.n	80133b8 <HAL_SPI_TransmitReceive+0x23a>
 80133b0:	8afb      	ldrh	r3, [r7, #22]
 80133b2:	2b01      	cmp	r3, #1
 80133b4:	f040 80d1 	bne.w	801355a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80133bc:	b29b      	uxth	r3, r3
 80133be:	2b01      	cmp	r3, #1
 80133c0:	d912      	bls.n	80133e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133c6:	881a      	ldrh	r2, [r3, #0]
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133d2:	1c9a      	adds	r2, r3, #2
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80133d8:	68fb      	ldr	r3, [r7, #12]
 80133da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80133dc:	b29b      	uxth	r3, r3
 80133de:	3b02      	subs	r3, #2
 80133e0:	b29a      	uxth	r2, r3
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80133e6:	e0b8      	b.n	801355a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	330c      	adds	r3, #12
 80133f2:	7812      	ldrb	r2, [r2, #0]
 80133f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133fa:	1c5a      	adds	r2, r3, #1
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013404:	b29b      	uxth	r3, r3
 8013406:	3b01      	subs	r3, #1
 8013408:	b29a      	uxth	r2, r3
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801340e:	e0a4      	b.n	801355a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	689b      	ldr	r3, [r3, #8]
 8013416:	f003 0302 	and.w	r3, r3, #2
 801341a:	2b02      	cmp	r3, #2
 801341c:	d134      	bne.n	8013488 <HAL_SPI_TransmitReceive+0x30a>
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013422:	b29b      	uxth	r3, r3
 8013424:	2b00      	cmp	r3, #0
 8013426:	d02f      	beq.n	8013488 <HAL_SPI_TransmitReceive+0x30a>
 8013428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801342a:	2b01      	cmp	r3, #1
 801342c:	d12c      	bne.n	8013488 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013432:	b29b      	uxth	r3, r3
 8013434:	2b01      	cmp	r3, #1
 8013436:	d912      	bls.n	801345e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801343c:	881a      	ldrh	r2, [r3, #0]
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013448:	1c9a      	adds	r2, r3, #2
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 801344e:	68fb      	ldr	r3, [r7, #12]
 8013450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8013452:	b29b      	uxth	r3, r3
 8013454:	3b02      	subs	r3, #2
 8013456:	b29a      	uxth	r2, r3
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 801345c:	e012      	b.n	8013484 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	330c      	adds	r3, #12
 8013468:	7812      	ldrb	r2, [r2, #0]
 801346a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013470:	1c5a      	adds	r2, r3, #1
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801347a:	b29b      	uxth	r3, r3
 801347c:	3b01      	subs	r3, #1
 801347e:	b29a      	uxth	r2, r3
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013484:	2300      	movs	r3, #0
 8013486:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	689b      	ldr	r3, [r3, #8]
 801348e:	f003 0301 	and.w	r3, r3, #1
 8013492:	2b01      	cmp	r3, #1
 8013494:	d148      	bne.n	8013528 <HAL_SPI_TransmitReceive+0x3aa>
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801349c:	b29b      	uxth	r3, r3
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d042      	beq.n	8013528 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80134a8:	b29b      	uxth	r3, r3
 80134aa:	2b01      	cmp	r3, #1
 80134ac:	d923      	bls.n	80134f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	68da      	ldr	r2, [r3, #12]
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80134b8:	b292      	uxth	r2, r2
 80134ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80134c0:	1c9a      	adds	r2, r3, #2
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80134c6:	68fb      	ldr	r3, [r7, #12]
 80134c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80134cc:	b29b      	uxth	r3, r3
 80134ce:	3b02      	subs	r3, #2
 80134d0:	b29a      	uxth	r2, r3
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80134de:	b29b      	uxth	r3, r3
 80134e0:	2b01      	cmp	r3, #1
 80134e2:	d81f      	bhi.n	8013524 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	685a      	ldr	r2, [r3, #4]
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80134f2:	605a      	str	r2, [r3, #4]
 80134f4:	e016      	b.n	8013524 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80134f6:	68fb      	ldr	r3, [r7, #12]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	f103 020c 	add.w	r2, r3, #12
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013502:	7812      	ldrb	r2, [r2, #0]
 8013504:	b2d2      	uxtb	r2, r2
 8013506:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801350c:	1c5a      	adds	r2, r3, #1
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8013518:	b29b      	uxth	r3, r3
 801351a:	3b01      	subs	r3, #1
 801351c:	b29a      	uxth	r2, r3
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013524:	2301      	movs	r3, #1
 8013526:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8013528:	f7f8 fea4 	bl	800c274 <HAL_GetTick>
 801352c:	4602      	mov	r2, r0
 801352e:	6a3b      	ldr	r3, [r7, #32]
 8013530:	1ad3      	subs	r3, r2, r3
 8013532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013534:	429a      	cmp	r2, r3
 8013536:	d803      	bhi.n	8013540 <HAL_SPI_TransmitReceive+0x3c2>
 8013538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801353a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801353e:	d102      	bne.n	8013546 <HAL_SPI_TransmitReceive+0x3c8>
 8013540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013542:	2b00      	cmp	r3, #0
 8013544:	d109      	bne.n	801355a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	2201      	movs	r2, #1
 801354a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	2200      	movs	r2, #0
 8013552:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8013556:	2303      	movs	r3, #3
 8013558:	e02c      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801355e:	b29b      	uxth	r3, r3
 8013560:	2b00      	cmp	r3, #0
 8013562:	f47f af55 	bne.w	8013410 <HAL_SPI_TransmitReceive+0x292>
 8013566:	68fb      	ldr	r3, [r7, #12]
 8013568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801356c:	b29b      	uxth	r3, r3
 801356e:	2b00      	cmp	r3, #0
 8013570:	f47f af4e 	bne.w	8013410 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013574:	6a3a      	ldr	r2, [r7, #32]
 8013576:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013578:	68f8      	ldr	r0, [r7, #12]
 801357a:	f000 f995 	bl	80138a8 <SPI_EndRxTxTransaction>
 801357e:	4603      	mov	r3, r0
 8013580:	2b00      	cmp	r3, #0
 8013582:	d008      	beq.n	8013596 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	2220      	movs	r2, #32
 8013588:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	2200      	movs	r2, #0
 801358e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8013592:	2301      	movs	r3, #1
 8013594:	e00e      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	2201      	movs	r2, #1
 801359a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801359e:	68fb      	ldr	r3, [r7, #12]
 80135a0:	2200      	movs	r2, #0
 80135a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d001      	beq.n	80135b2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80135ae:	2301      	movs	r3, #1
 80135b0:	e000      	b.n	80135b4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80135b2:	2300      	movs	r3, #0
  }
}
 80135b4:	4618      	mov	r0, r3
 80135b6:	3728      	adds	r7, #40	@ 0x28
 80135b8:	46bd      	mov	sp, r7
 80135ba:	bd80      	pop	{r7, pc}

080135bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80135bc:	b580      	push	{r7, lr}
 80135be:	b088      	sub	sp, #32
 80135c0:	af00      	add	r7, sp, #0
 80135c2:	60f8      	str	r0, [r7, #12]
 80135c4:	60b9      	str	r1, [r7, #8]
 80135c6:	603b      	str	r3, [r7, #0]
 80135c8:	4613      	mov	r3, r2
 80135ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80135cc:	f7f8 fe52 	bl	800c274 <HAL_GetTick>
 80135d0:	4602      	mov	r2, r0
 80135d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135d4:	1a9b      	subs	r3, r3, r2
 80135d6:	683a      	ldr	r2, [r7, #0]
 80135d8:	4413      	add	r3, r2
 80135da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80135dc:	f7f8 fe4a 	bl	800c274 <HAL_GetTick>
 80135e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80135e2:	4b39      	ldr	r3, [pc, #228]	@ (80136c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80135e4:	681b      	ldr	r3, [r3, #0]
 80135e6:	015b      	lsls	r3, r3, #5
 80135e8:	0d1b      	lsrs	r3, r3, #20
 80135ea:	69fa      	ldr	r2, [r7, #28]
 80135ec:	fb02 f303 	mul.w	r3, r2, r3
 80135f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80135f2:	e054      	b.n	801369e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80135f4:	683b      	ldr	r3, [r7, #0]
 80135f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135fa:	d050      	beq.n	801369e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80135fc:	f7f8 fe3a 	bl	800c274 <HAL_GetTick>
 8013600:	4602      	mov	r2, r0
 8013602:	69bb      	ldr	r3, [r7, #24]
 8013604:	1ad3      	subs	r3, r2, r3
 8013606:	69fa      	ldr	r2, [r7, #28]
 8013608:	429a      	cmp	r2, r3
 801360a:	d902      	bls.n	8013612 <SPI_WaitFlagStateUntilTimeout+0x56>
 801360c:	69fb      	ldr	r3, [r7, #28]
 801360e:	2b00      	cmp	r3, #0
 8013610:	d13d      	bne.n	801368e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	685a      	ldr	r2, [r3, #4]
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8013620:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013622:	68fb      	ldr	r3, [r7, #12]
 8013624:	685b      	ldr	r3, [r3, #4]
 8013626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801362a:	d111      	bne.n	8013650 <SPI_WaitFlagStateUntilTimeout+0x94>
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	689b      	ldr	r3, [r3, #8]
 8013630:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013634:	d004      	beq.n	8013640 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8013636:	68fb      	ldr	r3, [r7, #12]
 8013638:	689b      	ldr	r3, [r3, #8]
 801363a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801363e:	d107      	bne.n	8013650 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8013640:	68fb      	ldr	r3, [r7, #12]
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	681a      	ldr	r2, [r3, #0]
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	681b      	ldr	r3, [r3, #0]
 801364a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801364e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013654:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013658:	d10f      	bne.n	801367a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	681a      	ldr	r2, [r3, #0]
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8013668:	601a      	str	r2, [r3, #0]
 801366a:	68fb      	ldr	r3, [r7, #12]
 801366c:	681b      	ldr	r3, [r3, #0]
 801366e:	681a      	ldr	r2, [r3, #0]
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8013678:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	2201      	movs	r2, #1
 801367e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	2200      	movs	r2, #0
 8013686:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 801368a:	2303      	movs	r3, #3
 801368c:	e017      	b.n	80136be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 801368e:	697b      	ldr	r3, [r7, #20]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d101      	bne.n	8013698 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8013694:	2300      	movs	r3, #0
 8013696:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8013698:	697b      	ldr	r3, [r7, #20]
 801369a:	3b01      	subs	r3, #1
 801369c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	681b      	ldr	r3, [r3, #0]
 80136a2:	689a      	ldr	r2, [r3, #8]
 80136a4:	68bb      	ldr	r3, [r7, #8]
 80136a6:	4013      	ands	r3, r2
 80136a8:	68ba      	ldr	r2, [r7, #8]
 80136aa:	429a      	cmp	r2, r3
 80136ac:	bf0c      	ite	eq
 80136ae:	2301      	moveq	r3, #1
 80136b0:	2300      	movne	r3, #0
 80136b2:	b2db      	uxtb	r3, r3
 80136b4:	461a      	mov	r2, r3
 80136b6:	79fb      	ldrb	r3, [r7, #7]
 80136b8:	429a      	cmp	r2, r3
 80136ba:	d19b      	bne.n	80135f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80136bc:	2300      	movs	r3, #0
}
 80136be:	4618      	mov	r0, r3
 80136c0:	3720      	adds	r7, #32
 80136c2:	46bd      	mov	sp, r7
 80136c4:	bd80      	pop	{r7, pc}
 80136c6:	bf00      	nop
 80136c8:	20000000 	.word	0x20000000

080136cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b08a      	sub	sp, #40	@ 0x28
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	60f8      	str	r0, [r7, #12]
 80136d4:	60b9      	str	r1, [r7, #8]
 80136d6:	607a      	str	r2, [r7, #4]
 80136d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80136da:	2300      	movs	r3, #0
 80136dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80136de:	f7f8 fdc9 	bl	800c274 <HAL_GetTick>
 80136e2:	4602      	mov	r2, r0
 80136e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136e6:	1a9b      	subs	r3, r3, r2
 80136e8:	683a      	ldr	r2, [r7, #0]
 80136ea:	4413      	add	r3, r2
 80136ec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80136ee:	f7f8 fdc1 	bl	800c274 <HAL_GetTick>
 80136f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80136f4:	68fb      	ldr	r3, [r7, #12]
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	330c      	adds	r3, #12
 80136fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80136fc:	4b3d      	ldr	r3, [pc, #244]	@ (80137f4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80136fe:	681a      	ldr	r2, [r3, #0]
 8013700:	4613      	mov	r3, r2
 8013702:	009b      	lsls	r3, r3, #2
 8013704:	4413      	add	r3, r2
 8013706:	00da      	lsls	r2, r3, #3
 8013708:	1ad3      	subs	r3, r2, r3
 801370a:	0d1b      	lsrs	r3, r3, #20
 801370c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801370e:	fb02 f303 	mul.w	r3, r2, r3
 8013712:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8013714:	e060      	b.n	80137d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8013716:	68bb      	ldr	r3, [r7, #8]
 8013718:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801371c:	d107      	bne.n	801372e <SPI_WaitFifoStateUntilTimeout+0x62>
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	2b00      	cmp	r3, #0
 8013722:	d104      	bne.n	801372e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8013724:	69fb      	ldr	r3, [r7, #28]
 8013726:	781b      	ldrb	r3, [r3, #0]
 8013728:	b2db      	uxtb	r3, r3
 801372a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 801372c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 801372e:	683b      	ldr	r3, [r7, #0]
 8013730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013734:	d050      	beq.n	80137d8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8013736:	f7f8 fd9d 	bl	800c274 <HAL_GetTick>
 801373a:	4602      	mov	r2, r0
 801373c:	6a3b      	ldr	r3, [r7, #32]
 801373e:	1ad3      	subs	r3, r2, r3
 8013740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013742:	429a      	cmp	r2, r3
 8013744:	d902      	bls.n	801374c <SPI_WaitFifoStateUntilTimeout+0x80>
 8013746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013748:	2b00      	cmp	r3, #0
 801374a:	d13d      	bne.n	80137c8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	685a      	ldr	r2, [r3, #4]
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	681b      	ldr	r3, [r3, #0]
 8013756:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 801375a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	685b      	ldr	r3, [r3, #4]
 8013760:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8013764:	d111      	bne.n	801378a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	689b      	ldr	r3, [r3, #8]
 801376a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801376e:	d004      	beq.n	801377a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	689b      	ldr	r3, [r3, #8]
 8013774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013778:	d107      	bne.n	801378a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	681a      	ldr	r2, [r3, #0]
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	681b      	ldr	r3, [r3, #0]
 8013784:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013788:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801378a:	68fb      	ldr	r3, [r7, #12]
 801378c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801378e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013792:	d10f      	bne.n	80137b4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	681a      	ldr	r2, [r3, #0]
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	681b      	ldr	r3, [r3, #0]
 801379e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80137a2:	601a      	str	r2, [r3, #0]
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	681a      	ldr	r2, [r3, #0]
 80137aa:	68fb      	ldr	r3, [r7, #12]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80137b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	2201      	movs	r2, #1
 80137b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	2200      	movs	r2, #0
 80137c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80137c4:	2303      	movs	r3, #3
 80137c6:	e010      	b.n	80137ea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80137c8:	69bb      	ldr	r3, [r7, #24]
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d101      	bne.n	80137d2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80137ce:	2300      	movs	r3, #0
 80137d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80137d2:	69bb      	ldr	r3, [r7, #24]
 80137d4:	3b01      	subs	r3, #1
 80137d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	689a      	ldr	r2, [r3, #8]
 80137de:	68bb      	ldr	r3, [r7, #8]
 80137e0:	4013      	ands	r3, r2
 80137e2:	687a      	ldr	r2, [r7, #4]
 80137e4:	429a      	cmp	r2, r3
 80137e6:	d196      	bne.n	8013716 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80137e8:	2300      	movs	r3, #0
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3728      	adds	r7, #40	@ 0x28
 80137ee:	46bd      	mov	sp, r7
 80137f0:	bd80      	pop	{r7, pc}
 80137f2:	bf00      	nop
 80137f4:	20000000 	.word	0x20000000

080137f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80137f8:	b580      	push	{r7, lr}
 80137fa:	b086      	sub	sp, #24
 80137fc:	af02      	add	r7, sp, #8
 80137fe:	60f8      	str	r0, [r7, #12]
 8013800:	60b9      	str	r1, [r7, #8]
 8013802:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	685b      	ldr	r3, [r3, #4]
 8013808:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801380c:	d111      	bne.n	8013832 <SPI_EndRxTransaction+0x3a>
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	689b      	ldr	r3, [r3, #8]
 8013812:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013816:	d004      	beq.n	8013822 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	689b      	ldr	r3, [r3, #8]
 801381c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013820:	d107      	bne.n	8013832 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	681b      	ldr	r3, [r3, #0]
 8013826:	681a      	ldr	r2, [r3, #0]
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013830:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	9300      	str	r3, [sp, #0]
 8013836:	68bb      	ldr	r3, [r7, #8]
 8013838:	2200      	movs	r2, #0
 801383a:	2180      	movs	r1, #128	@ 0x80
 801383c:	68f8      	ldr	r0, [r7, #12]
 801383e:	f7ff febd 	bl	80135bc <SPI_WaitFlagStateUntilTimeout>
 8013842:	4603      	mov	r3, r0
 8013844:	2b00      	cmp	r3, #0
 8013846:	d007      	beq.n	8013858 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801384c:	f043 0220 	orr.w	r2, r3, #32
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8013854:	2303      	movs	r3, #3
 8013856:	e023      	b.n	80138a0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	685b      	ldr	r3, [r3, #4]
 801385c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8013860:	d11d      	bne.n	801389e <SPI_EndRxTransaction+0xa6>
 8013862:	68fb      	ldr	r3, [r7, #12]
 8013864:	689b      	ldr	r3, [r3, #8]
 8013866:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801386a:	d004      	beq.n	8013876 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	689b      	ldr	r3, [r3, #8]
 8013870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013874:	d113      	bne.n	801389e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	9300      	str	r3, [sp, #0]
 801387a:	68bb      	ldr	r3, [r7, #8]
 801387c:	2200      	movs	r2, #0
 801387e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8013882:	68f8      	ldr	r0, [r7, #12]
 8013884:	f7ff ff22 	bl	80136cc <SPI_WaitFifoStateUntilTimeout>
 8013888:	4603      	mov	r3, r0
 801388a:	2b00      	cmp	r3, #0
 801388c:	d007      	beq.n	801389e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8013892:	f043 0220 	orr.w	r2, r3, #32
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 801389a:	2303      	movs	r3, #3
 801389c:	e000      	b.n	80138a0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 801389e:	2300      	movs	r3, #0
}
 80138a0:	4618      	mov	r0, r3
 80138a2:	3710      	adds	r7, #16
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bd80      	pop	{r7, pc}

080138a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80138a8:	b580      	push	{r7, lr}
 80138aa:	b086      	sub	sp, #24
 80138ac:	af02      	add	r7, sp, #8
 80138ae:	60f8      	str	r0, [r7, #12]
 80138b0:	60b9      	str	r1, [r7, #8]
 80138b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	9300      	str	r3, [sp, #0]
 80138b8:	68bb      	ldr	r3, [r7, #8]
 80138ba:	2200      	movs	r2, #0
 80138bc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80138c0:	68f8      	ldr	r0, [r7, #12]
 80138c2:	f7ff ff03 	bl	80136cc <SPI_WaitFifoStateUntilTimeout>
 80138c6:	4603      	mov	r3, r0
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d007      	beq.n	80138dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80138cc:	68fb      	ldr	r3, [r7, #12]
 80138ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80138d0:	f043 0220 	orr.w	r2, r3, #32
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80138d8:	2303      	movs	r3, #3
 80138da:	e027      	b.n	801392c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	9300      	str	r3, [sp, #0]
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	2200      	movs	r2, #0
 80138e4:	2180      	movs	r1, #128	@ 0x80
 80138e6:	68f8      	ldr	r0, [r7, #12]
 80138e8:	f7ff fe68 	bl	80135bc <SPI_WaitFlagStateUntilTimeout>
 80138ec:	4603      	mov	r3, r0
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d007      	beq.n	8013902 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80138f6:	f043 0220 	orr.w	r2, r3, #32
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80138fe:	2303      	movs	r3, #3
 8013900:	e014      	b.n	801392c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	9300      	str	r3, [sp, #0]
 8013906:	68bb      	ldr	r3, [r7, #8]
 8013908:	2200      	movs	r2, #0
 801390a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801390e:	68f8      	ldr	r0, [r7, #12]
 8013910:	f7ff fedc 	bl	80136cc <SPI_WaitFifoStateUntilTimeout>
 8013914:	4603      	mov	r3, r0
 8013916:	2b00      	cmp	r3, #0
 8013918:	d007      	beq.n	801392a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801391e:	f043 0220 	orr.w	r2, r3, #32
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8013926:	2303      	movs	r3, #3
 8013928:	e000      	b.n	801392c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 801392a:	2300      	movs	r3, #0
}
 801392c:	4618      	mov	r0, r3
 801392e:	3710      	adds	r7, #16
 8013930:	46bd      	mov	sp, r7
 8013932:	bd80      	pop	{r7, pc}

08013934 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b082      	sub	sp, #8
 8013938:	af00      	add	r7, sp, #0
 801393a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	2b00      	cmp	r3, #0
 8013940:	d101      	bne.n	8013946 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8013942:	2301      	movs	r3, #1
 8013944:	e049      	b.n	80139da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801394c:	b2db      	uxtb	r3, r3
 801394e:	2b00      	cmp	r3, #0
 8013950:	d106      	bne.n	8013960 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	2200      	movs	r2, #0
 8013956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801395a:	6878      	ldr	r0, [r7, #4]
 801395c:	f7f4 ffe2 	bl	8008924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	2202      	movs	r2, #2
 8013964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	681a      	ldr	r2, [r3, #0]
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	3304      	adds	r3, #4
 8013970:	4619      	mov	r1, r3
 8013972:	4610      	mov	r0, r2
 8013974:	f001 f9e0 	bl	8014d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	2201      	movs	r2, #1
 801397c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	2201      	movs	r2, #1
 8013984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	2201      	movs	r2, #1
 801398c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	2201      	movs	r2, #1
 8013994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	2201      	movs	r2, #1
 801399c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	2201      	movs	r2, #1
 80139a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	2201      	movs	r2, #1
 80139ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2201      	movs	r2, #1
 80139b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2201      	movs	r2, #1
 80139bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	2201      	movs	r2, #1
 80139c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	2201      	movs	r2, #1
 80139cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	2201      	movs	r2, #1
 80139d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80139d8:	2300      	movs	r3, #0
}
 80139da:	4618      	mov	r0, r3
 80139dc:	3708      	adds	r7, #8
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}
	...

080139e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80139e4:	b480      	push	{r7}
 80139e6:	b085      	sub	sp, #20
 80139e8:	af00      	add	r7, sp, #0
 80139ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80139f2:	b2db      	uxtb	r3, r3
 80139f4:	2b01      	cmp	r3, #1
 80139f6:	d001      	beq.n	80139fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80139f8:	2301      	movs	r3, #1
 80139fa:	e047      	b.n	8013a8c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	2202      	movs	r2, #2
 8013a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	4a23      	ldr	r2, [pc, #140]	@ (8013a98 <HAL_TIM_Base_Start+0xb4>)
 8013a0a:	4293      	cmp	r3, r2
 8013a0c:	d01d      	beq.n	8013a4a <HAL_TIM_Base_Start+0x66>
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	681b      	ldr	r3, [r3, #0]
 8013a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013a16:	d018      	beq.n	8013a4a <HAL_TIM_Base_Start+0x66>
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8013a9c <HAL_TIM_Base_Start+0xb8>)
 8013a1e:	4293      	cmp	r3, r2
 8013a20:	d013      	beq.n	8013a4a <HAL_TIM_Base_Start+0x66>
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	4a1e      	ldr	r2, [pc, #120]	@ (8013aa0 <HAL_TIM_Base_Start+0xbc>)
 8013a28:	4293      	cmp	r3, r2
 8013a2a:	d00e      	beq.n	8013a4a <HAL_TIM_Base_Start+0x66>
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	4a1c      	ldr	r2, [pc, #112]	@ (8013aa4 <HAL_TIM_Base_Start+0xc0>)
 8013a32:	4293      	cmp	r3, r2
 8013a34:	d009      	beq.n	8013a4a <HAL_TIM_Base_Start+0x66>
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	681b      	ldr	r3, [r3, #0]
 8013a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8013aa8 <HAL_TIM_Base_Start+0xc4>)
 8013a3c:	4293      	cmp	r3, r2
 8013a3e:	d004      	beq.n	8013a4a <HAL_TIM_Base_Start+0x66>
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	681b      	ldr	r3, [r3, #0]
 8013a44:	4a19      	ldr	r2, [pc, #100]	@ (8013aac <HAL_TIM_Base_Start+0xc8>)
 8013a46:	4293      	cmp	r3, r2
 8013a48:	d115      	bne.n	8013a76 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	689a      	ldr	r2, [r3, #8]
 8013a50:	4b17      	ldr	r3, [pc, #92]	@ (8013ab0 <HAL_TIM_Base_Start+0xcc>)
 8013a52:	4013      	ands	r3, r2
 8013a54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	2b06      	cmp	r3, #6
 8013a5a:	d015      	beq.n	8013a88 <HAL_TIM_Base_Start+0xa4>
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013a62:	d011      	beq.n	8013a88 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	681a      	ldr	r2, [r3, #0]
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	f042 0201 	orr.w	r2, r2, #1
 8013a72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013a74:	e008      	b.n	8013a88 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	681b      	ldr	r3, [r3, #0]
 8013a7a:	681a      	ldr	r2, [r3, #0]
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	f042 0201 	orr.w	r2, r2, #1
 8013a84:	601a      	str	r2, [r3, #0]
 8013a86:	e000      	b.n	8013a8a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013a88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013a8a:	2300      	movs	r3, #0
}
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	3714      	adds	r7, #20
 8013a90:	46bd      	mov	sp, r7
 8013a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a96:	4770      	bx	lr
 8013a98:	40012c00 	.word	0x40012c00
 8013a9c:	40000400 	.word	0x40000400
 8013aa0:	40000800 	.word	0x40000800
 8013aa4:	40000c00 	.word	0x40000c00
 8013aa8:	40013400 	.word	0x40013400
 8013aac:	40014000 	.word	0x40014000
 8013ab0:	00010007 	.word	0x00010007

08013ab4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8013ab4:	b480      	push	{r7}
 8013ab6:	b083      	sub	sp, #12
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	6a1a      	ldr	r2, [r3, #32]
 8013ac2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013ac6:	4013      	ands	r3, r2
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d10f      	bne.n	8013aec <HAL_TIM_Base_Stop+0x38>
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	6a1a      	ldr	r2, [r3, #32]
 8013ad2:	f240 4344 	movw	r3, #1092	@ 0x444
 8013ad6:	4013      	ands	r3, r2
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d107      	bne.n	8013aec <HAL_TIM_Base_Stop+0x38>
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	681b      	ldr	r3, [r3, #0]
 8013ae0:	681a      	ldr	r2, [r3, #0]
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	f022 0201 	bic.w	r2, r2, #1
 8013aea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	2201      	movs	r2, #1
 8013af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8013af4:	2300      	movs	r3, #0
}
 8013af6:	4618      	mov	r0, r3
 8013af8:	370c      	adds	r7, #12
 8013afa:	46bd      	mov	sp, r7
 8013afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b00:	4770      	bx	lr

08013b02 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8013b02:	b580      	push	{r7, lr}
 8013b04:	b082      	sub	sp, #8
 8013b06:	af00      	add	r7, sp, #0
 8013b08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d101      	bne.n	8013b14 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8013b10:	2301      	movs	r3, #1
 8013b12:	e049      	b.n	8013ba8 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013b1a:	b2db      	uxtb	r3, r3
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d106      	bne.n	8013b2e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	2200      	movs	r2, #0
 8013b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8013b28:	6878      	ldr	r0, [r7, #4]
 8013b2a:	f000 f841 	bl	8013bb0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	2202      	movs	r2, #2
 8013b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	681a      	ldr	r2, [r3, #0]
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	3304      	adds	r3, #4
 8013b3e:	4619      	mov	r1, r3
 8013b40:	4610      	mov	r0, r2
 8013b42:	f001 f8f9 	bl	8014d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	2201      	movs	r2, #1
 8013b4a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	2201      	movs	r2, #1
 8013b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	2201      	movs	r2, #1
 8013b5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	2201      	movs	r2, #1
 8013b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	2201      	movs	r2, #1
 8013b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	2201      	movs	r2, #1
 8013b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	2201      	movs	r2, #1
 8013b7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	2201      	movs	r2, #1
 8013b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	2201      	movs	r2, #1
 8013b8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	2201      	movs	r2, #1
 8013b92:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	2201      	movs	r2, #1
 8013b9a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	2201      	movs	r2, #1
 8013ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8013ba6:	2300      	movs	r3, #0
}
 8013ba8:	4618      	mov	r0, r3
 8013baa:	3708      	adds	r7, #8
 8013bac:	46bd      	mov	sp, r7
 8013bae:	bd80      	pop	{r7, pc}

08013bb0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8013bb0:	b480      	push	{r7}
 8013bb2:	b083      	sub	sp, #12
 8013bb4:	af00      	add	r7, sp, #0
 8013bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8013bb8:	bf00      	nop
 8013bba:	370c      	adds	r7, #12
 8013bbc:	46bd      	mov	sp, r7
 8013bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc2:	4770      	bx	lr

08013bc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b082      	sub	sp, #8
 8013bc8:	af00      	add	r7, sp, #0
 8013bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d101      	bne.n	8013bd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	e049      	b.n	8013c6a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013bdc:	b2db      	uxtb	r3, r3
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	d106      	bne.n	8013bf0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	2200      	movs	r2, #0
 8013be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f7f4 fe32 	bl	8008854 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	2202      	movs	r2, #2
 8013bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	681a      	ldr	r2, [r3, #0]
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	3304      	adds	r3, #4
 8013c00:	4619      	mov	r1, r3
 8013c02:	4610      	mov	r0, r2
 8013c04:	f001 f898 	bl	8014d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	2201      	movs	r2, #1
 8013c0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	2201      	movs	r2, #1
 8013c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	2201      	movs	r2, #1
 8013c1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	2201      	movs	r2, #1
 8013c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	2201      	movs	r2, #1
 8013c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	2201      	movs	r2, #1
 8013c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	2201      	movs	r2, #1
 8013c3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	2201      	movs	r2, #1
 8013c44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	2201      	movs	r2, #1
 8013c4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	2201      	movs	r2, #1
 8013c54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	2201      	movs	r2, #1
 8013c5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	2201      	movs	r2, #1
 8013c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8013c68:	2300      	movs	r3, #0
}
 8013c6a:	4618      	mov	r0, r3
 8013c6c:	3708      	adds	r7, #8
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	bd80      	pop	{r7, pc}
	...

08013c74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013c74:	b580      	push	{r7, lr}
 8013c76:	b084      	sub	sp, #16
 8013c78:	af00      	add	r7, sp, #0
 8013c7a:	6078      	str	r0, [r7, #4]
 8013c7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8013c7e:	683b      	ldr	r3, [r7, #0]
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d109      	bne.n	8013c98 <HAL_TIM_PWM_Start+0x24>
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8013c8a:	b2db      	uxtb	r3, r3
 8013c8c:	2b01      	cmp	r3, #1
 8013c8e:	bf14      	ite	ne
 8013c90:	2301      	movne	r3, #1
 8013c92:	2300      	moveq	r3, #0
 8013c94:	b2db      	uxtb	r3, r3
 8013c96:	e03c      	b.n	8013d12 <HAL_TIM_PWM_Start+0x9e>
 8013c98:	683b      	ldr	r3, [r7, #0]
 8013c9a:	2b04      	cmp	r3, #4
 8013c9c:	d109      	bne.n	8013cb2 <HAL_TIM_PWM_Start+0x3e>
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8013ca4:	b2db      	uxtb	r3, r3
 8013ca6:	2b01      	cmp	r3, #1
 8013ca8:	bf14      	ite	ne
 8013caa:	2301      	movne	r3, #1
 8013cac:	2300      	moveq	r3, #0
 8013cae:	b2db      	uxtb	r3, r3
 8013cb0:	e02f      	b.n	8013d12 <HAL_TIM_PWM_Start+0x9e>
 8013cb2:	683b      	ldr	r3, [r7, #0]
 8013cb4:	2b08      	cmp	r3, #8
 8013cb6:	d109      	bne.n	8013ccc <HAL_TIM_PWM_Start+0x58>
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8013cbe:	b2db      	uxtb	r3, r3
 8013cc0:	2b01      	cmp	r3, #1
 8013cc2:	bf14      	ite	ne
 8013cc4:	2301      	movne	r3, #1
 8013cc6:	2300      	moveq	r3, #0
 8013cc8:	b2db      	uxtb	r3, r3
 8013cca:	e022      	b.n	8013d12 <HAL_TIM_PWM_Start+0x9e>
 8013ccc:	683b      	ldr	r3, [r7, #0]
 8013cce:	2b0c      	cmp	r3, #12
 8013cd0:	d109      	bne.n	8013ce6 <HAL_TIM_PWM_Start+0x72>
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013cd8:	b2db      	uxtb	r3, r3
 8013cda:	2b01      	cmp	r3, #1
 8013cdc:	bf14      	ite	ne
 8013cde:	2301      	movne	r3, #1
 8013ce0:	2300      	moveq	r3, #0
 8013ce2:	b2db      	uxtb	r3, r3
 8013ce4:	e015      	b.n	8013d12 <HAL_TIM_PWM_Start+0x9e>
 8013ce6:	683b      	ldr	r3, [r7, #0]
 8013ce8:	2b10      	cmp	r3, #16
 8013cea:	d109      	bne.n	8013d00 <HAL_TIM_PWM_Start+0x8c>
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013cf2:	b2db      	uxtb	r3, r3
 8013cf4:	2b01      	cmp	r3, #1
 8013cf6:	bf14      	ite	ne
 8013cf8:	2301      	movne	r3, #1
 8013cfa:	2300      	moveq	r3, #0
 8013cfc:	b2db      	uxtb	r3, r3
 8013cfe:	e008      	b.n	8013d12 <HAL_TIM_PWM_Start+0x9e>
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013d06:	b2db      	uxtb	r3, r3
 8013d08:	2b01      	cmp	r3, #1
 8013d0a:	bf14      	ite	ne
 8013d0c:	2301      	movne	r3, #1
 8013d0e:	2300      	moveq	r3, #0
 8013d10:	b2db      	uxtb	r3, r3
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d001      	beq.n	8013d1a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8013d16:	2301      	movs	r3, #1
 8013d18:	e09c      	b.n	8013e54 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8013d1a:	683b      	ldr	r3, [r7, #0]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d104      	bne.n	8013d2a <HAL_TIM_PWM_Start+0xb6>
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	2202      	movs	r2, #2
 8013d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013d28:	e023      	b.n	8013d72 <HAL_TIM_PWM_Start+0xfe>
 8013d2a:	683b      	ldr	r3, [r7, #0]
 8013d2c:	2b04      	cmp	r3, #4
 8013d2e:	d104      	bne.n	8013d3a <HAL_TIM_PWM_Start+0xc6>
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	2202      	movs	r2, #2
 8013d34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013d38:	e01b      	b.n	8013d72 <HAL_TIM_PWM_Start+0xfe>
 8013d3a:	683b      	ldr	r3, [r7, #0]
 8013d3c:	2b08      	cmp	r3, #8
 8013d3e:	d104      	bne.n	8013d4a <HAL_TIM_PWM_Start+0xd6>
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	2202      	movs	r2, #2
 8013d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013d48:	e013      	b.n	8013d72 <HAL_TIM_PWM_Start+0xfe>
 8013d4a:	683b      	ldr	r3, [r7, #0]
 8013d4c:	2b0c      	cmp	r3, #12
 8013d4e:	d104      	bne.n	8013d5a <HAL_TIM_PWM_Start+0xe6>
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	2202      	movs	r2, #2
 8013d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013d58:	e00b      	b.n	8013d72 <HAL_TIM_PWM_Start+0xfe>
 8013d5a:	683b      	ldr	r3, [r7, #0]
 8013d5c:	2b10      	cmp	r3, #16
 8013d5e:	d104      	bne.n	8013d6a <HAL_TIM_PWM_Start+0xf6>
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	2202      	movs	r2, #2
 8013d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013d68:	e003      	b.n	8013d72 <HAL_TIM_PWM_Start+0xfe>
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	2202      	movs	r2, #2
 8013d6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	2201      	movs	r2, #1
 8013d78:	6839      	ldr	r1, [r7, #0]
 8013d7a:	4618      	mov	r0, r3
 8013d7c:	f001 fdaa 	bl	80158d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	4a35      	ldr	r2, [pc, #212]	@ (8013e5c <HAL_TIM_PWM_Start+0x1e8>)
 8013d86:	4293      	cmp	r3, r2
 8013d88:	d013      	beq.n	8013db2 <HAL_TIM_PWM_Start+0x13e>
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	4a34      	ldr	r2, [pc, #208]	@ (8013e60 <HAL_TIM_PWM_Start+0x1ec>)
 8013d90:	4293      	cmp	r3, r2
 8013d92:	d00e      	beq.n	8013db2 <HAL_TIM_PWM_Start+0x13e>
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	681b      	ldr	r3, [r3, #0]
 8013d98:	4a32      	ldr	r2, [pc, #200]	@ (8013e64 <HAL_TIM_PWM_Start+0x1f0>)
 8013d9a:	4293      	cmp	r3, r2
 8013d9c:	d009      	beq.n	8013db2 <HAL_TIM_PWM_Start+0x13e>
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	681b      	ldr	r3, [r3, #0]
 8013da2:	4a31      	ldr	r2, [pc, #196]	@ (8013e68 <HAL_TIM_PWM_Start+0x1f4>)
 8013da4:	4293      	cmp	r3, r2
 8013da6:	d004      	beq.n	8013db2 <HAL_TIM_PWM_Start+0x13e>
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	4a2f      	ldr	r2, [pc, #188]	@ (8013e6c <HAL_TIM_PWM_Start+0x1f8>)
 8013dae:	4293      	cmp	r3, r2
 8013db0:	d101      	bne.n	8013db6 <HAL_TIM_PWM_Start+0x142>
 8013db2:	2301      	movs	r3, #1
 8013db4:	e000      	b.n	8013db8 <HAL_TIM_PWM_Start+0x144>
 8013db6:	2300      	movs	r3, #0
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d007      	beq.n	8013dcc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8013dca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	4a22      	ldr	r2, [pc, #136]	@ (8013e5c <HAL_TIM_PWM_Start+0x1e8>)
 8013dd2:	4293      	cmp	r3, r2
 8013dd4:	d01d      	beq.n	8013e12 <HAL_TIM_PWM_Start+0x19e>
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013dde:	d018      	beq.n	8013e12 <HAL_TIM_PWM_Start+0x19e>
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	4a22      	ldr	r2, [pc, #136]	@ (8013e70 <HAL_TIM_PWM_Start+0x1fc>)
 8013de6:	4293      	cmp	r3, r2
 8013de8:	d013      	beq.n	8013e12 <HAL_TIM_PWM_Start+0x19e>
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	4a21      	ldr	r2, [pc, #132]	@ (8013e74 <HAL_TIM_PWM_Start+0x200>)
 8013df0:	4293      	cmp	r3, r2
 8013df2:	d00e      	beq.n	8013e12 <HAL_TIM_PWM_Start+0x19e>
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	4a1f      	ldr	r2, [pc, #124]	@ (8013e78 <HAL_TIM_PWM_Start+0x204>)
 8013dfa:	4293      	cmp	r3, r2
 8013dfc:	d009      	beq.n	8013e12 <HAL_TIM_PWM_Start+0x19e>
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	4a17      	ldr	r2, [pc, #92]	@ (8013e60 <HAL_TIM_PWM_Start+0x1ec>)
 8013e04:	4293      	cmp	r3, r2
 8013e06:	d004      	beq.n	8013e12 <HAL_TIM_PWM_Start+0x19e>
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	4a15      	ldr	r2, [pc, #84]	@ (8013e64 <HAL_TIM_PWM_Start+0x1f0>)
 8013e0e:	4293      	cmp	r3, r2
 8013e10:	d115      	bne.n	8013e3e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	689a      	ldr	r2, [r3, #8]
 8013e18:	4b18      	ldr	r3, [pc, #96]	@ (8013e7c <HAL_TIM_PWM_Start+0x208>)
 8013e1a:	4013      	ands	r3, r2
 8013e1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	2b06      	cmp	r3, #6
 8013e22:	d015      	beq.n	8013e50 <HAL_TIM_PWM_Start+0x1dc>
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013e2a:	d011      	beq.n	8013e50 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	681a      	ldr	r2, [r3, #0]
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	f042 0201 	orr.w	r2, r2, #1
 8013e3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013e3c:	e008      	b.n	8013e50 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	681a      	ldr	r2, [r3, #0]
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	681b      	ldr	r3, [r3, #0]
 8013e48:	f042 0201 	orr.w	r2, r2, #1
 8013e4c:	601a      	str	r2, [r3, #0]
 8013e4e:	e000      	b.n	8013e52 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013e50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013e52:	2300      	movs	r3, #0
}
 8013e54:	4618      	mov	r0, r3
 8013e56:	3710      	adds	r7, #16
 8013e58:	46bd      	mov	sp, r7
 8013e5a:	bd80      	pop	{r7, pc}
 8013e5c:	40012c00 	.word	0x40012c00
 8013e60:	40013400 	.word	0x40013400
 8013e64:	40014000 	.word	0x40014000
 8013e68:	40014400 	.word	0x40014400
 8013e6c:	40014800 	.word	0x40014800
 8013e70:	40000400 	.word	0x40000400
 8013e74:	40000800 	.word	0x40000800
 8013e78:	40000c00 	.word	0x40000c00
 8013e7c:	00010007 	.word	0x00010007

08013e80 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b082      	sub	sp, #8
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	6078      	str	r0, [r7, #4]
 8013e88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	2200      	movs	r2, #0
 8013e90:	6839      	ldr	r1, [r7, #0]
 8013e92:	4618      	mov	r0, r3
 8013e94:	f001 fd1e 	bl	80158d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	4a3e      	ldr	r2, [pc, #248]	@ (8013f98 <HAL_TIM_PWM_Stop+0x118>)
 8013e9e:	4293      	cmp	r3, r2
 8013ea0:	d013      	beq.n	8013eca <HAL_TIM_PWM_Stop+0x4a>
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	4a3d      	ldr	r2, [pc, #244]	@ (8013f9c <HAL_TIM_PWM_Stop+0x11c>)
 8013ea8:	4293      	cmp	r3, r2
 8013eaa:	d00e      	beq.n	8013eca <HAL_TIM_PWM_Stop+0x4a>
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8013fa0 <HAL_TIM_PWM_Stop+0x120>)
 8013eb2:	4293      	cmp	r3, r2
 8013eb4:	d009      	beq.n	8013eca <HAL_TIM_PWM_Stop+0x4a>
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	4a3a      	ldr	r2, [pc, #232]	@ (8013fa4 <HAL_TIM_PWM_Stop+0x124>)
 8013ebc:	4293      	cmp	r3, r2
 8013ebe:	d004      	beq.n	8013eca <HAL_TIM_PWM_Stop+0x4a>
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	4a38      	ldr	r2, [pc, #224]	@ (8013fa8 <HAL_TIM_PWM_Stop+0x128>)
 8013ec6:	4293      	cmp	r3, r2
 8013ec8:	d101      	bne.n	8013ece <HAL_TIM_PWM_Stop+0x4e>
 8013eca:	2301      	movs	r3, #1
 8013ecc:	e000      	b.n	8013ed0 <HAL_TIM_PWM_Stop+0x50>
 8013ece:	2300      	movs	r3, #0
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	d017      	beq.n	8013f04 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	6a1a      	ldr	r2, [r3, #32]
 8013eda:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013ede:	4013      	ands	r3, r2
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d10f      	bne.n	8013f04 <HAL_TIM_PWM_Stop+0x84>
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	6a1a      	ldr	r2, [r3, #32]
 8013eea:	f240 4344 	movw	r3, #1092	@ 0x444
 8013eee:	4013      	ands	r3, r2
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d107      	bne.n	8013f04 <HAL_TIM_PWM_Stop+0x84>
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	681b      	ldr	r3, [r3, #0]
 8013efe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013f02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	6a1a      	ldr	r2, [r3, #32]
 8013f0a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013f0e:	4013      	ands	r3, r2
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d10f      	bne.n	8013f34 <HAL_TIM_PWM_Stop+0xb4>
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	681b      	ldr	r3, [r3, #0]
 8013f18:	6a1a      	ldr	r2, [r3, #32]
 8013f1a:	f240 4344 	movw	r3, #1092	@ 0x444
 8013f1e:	4013      	ands	r3, r2
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d107      	bne.n	8013f34 <HAL_TIM_PWM_Stop+0xb4>
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	681b      	ldr	r3, [r3, #0]
 8013f28:	681a      	ldr	r2, [r3, #0]
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	f022 0201 	bic.w	r2, r2, #1
 8013f32:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013f34:	683b      	ldr	r3, [r7, #0]
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d104      	bne.n	8013f44 <HAL_TIM_PWM_Stop+0xc4>
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	2201      	movs	r2, #1
 8013f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013f42:	e023      	b.n	8013f8c <HAL_TIM_PWM_Stop+0x10c>
 8013f44:	683b      	ldr	r3, [r7, #0]
 8013f46:	2b04      	cmp	r3, #4
 8013f48:	d104      	bne.n	8013f54 <HAL_TIM_PWM_Stop+0xd4>
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	2201      	movs	r2, #1
 8013f4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013f52:	e01b      	b.n	8013f8c <HAL_TIM_PWM_Stop+0x10c>
 8013f54:	683b      	ldr	r3, [r7, #0]
 8013f56:	2b08      	cmp	r3, #8
 8013f58:	d104      	bne.n	8013f64 <HAL_TIM_PWM_Stop+0xe4>
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	2201      	movs	r2, #1
 8013f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013f62:	e013      	b.n	8013f8c <HAL_TIM_PWM_Stop+0x10c>
 8013f64:	683b      	ldr	r3, [r7, #0]
 8013f66:	2b0c      	cmp	r3, #12
 8013f68:	d104      	bne.n	8013f74 <HAL_TIM_PWM_Stop+0xf4>
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	2201      	movs	r2, #1
 8013f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8013f72:	e00b      	b.n	8013f8c <HAL_TIM_PWM_Stop+0x10c>
 8013f74:	683b      	ldr	r3, [r7, #0]
 8013f76:	2b10      	cmp	r3, #16
 8013f78:	d104      	bne.n	8013f84 <HAL_TIM_PWM_Stop+0x104>
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	2201      	movs	r2, #1
 8013f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013f82:	e003      	b.n	8013f8c <HAL_TIM_PWM_Stop+0x10c>
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	2201      	movs	r2, #1
 8013f88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8013f8c:	2300      	movs	r3, #0
}
 8013f8e:	4618      	mov	r0, r3
 8013f90:	3708      	adds	r7, #8
 8013f92:	46bd      	mov	sp, r7
 8013f94:	bd80      	pop	{r7, pc}
 8013f96:	bf00      	nop
 8013f98:	40012c00 	.word	0x40012c00
 8013f9c:	40013400 	.word	0x40013400
 8013fa0:	40014000 	.word	0x40014000
 8013fa4:	40014400 	.word	0x40014400
 8013fa8:	40014800 	.word	0x40014800

08013fac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8013fac:	b580      	push	{r7, lr}
 8013fae:	b082      	sub	sp, #8
 8013fb0:	af00      	add	r7, sp, #0
 8013fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d101      	bne.n	8013fbe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8013fba:	2301      	movs	r3, #1
 8013fbc:	e049      	b.n	8014052 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013fc4:	b2db      	uxtb	r3, r3
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d106      	bne.n	8013fd8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	2200      	movs	r2, #0
 8013fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8013fd2:	6878      	ldr	r0, [r7, #4]
 8013fd4:	f7f4 fc5e 	bl	8008894 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	2202      	movs	r2, #2
 8013fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	681a      	ldr	r2, [r3, #0]
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	3304      	adds	r3, #4
 8013fe8:	4619      	mov	r1, r3
 8013fea:	4610      	mov	r0, r2
 8013fec:	f000 fea4 	bl	8014d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2201      	movs	r2, #1
 8013ff4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	2201      	movs	r2, #1
 8013ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	2201      	movs	r2, #1
 8014004:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	2201      	movs	r2, #1
 801400c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	2201      	movs	r2, #1
 8014014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	2201      	movs	r2, #1
 801401c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	2201      	movs	r2, #1
 8014024:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	2201      	movs	r2, #1
 801402c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	2201      	movs	r2, #1
 8014034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	2201      	movs	r2, #1
 801403c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	2201      	movs	r2, #1
 8014044:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	2201      	movs	r2, #1
 801404c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8014050:	2300      	movs	r3, #0
}
 8014052:	4618      	mov	r0, r3
 8014054:	3708      	adds	r7, #8
 8014056:	46bd      	mov	sp, r7
 8014058:	bd80      	pop	{r7, pc}
	...

0801405c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b084      	sub	sp, #16
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
 8014064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014066:	2300      	movs	r3, #0
 8014068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801406a:	683b      	ldr	r3, [r7, #0]
 801406c:	2b00      	cmp	r3, #0
 801406e:	d104      	bne.n	801407a <HAL_TIM_IC_Start_IT+0x1e>
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8014076:	b2db      	uxtb	r3, r3
 8014078:	e023      	b.n	80140c2 <HAL_TIM_IC_Start_IT+0x66>
 801407a:	683b      	ldr	r3, [r7, #0]
 801407c:	2b04      	cmp	r3, #4
 801407e:	d104      	bne.n	801408a <HAL_TIM_IC_Start_IT+0x2e>
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8014086:	b2db      	uxtb	r3, r3
 8014088:	e01b      	b.n	80140c2 <HAL_TIM_IC_Start_IT+0x66>
 801408a:	683b      	ldr	r3, [r7, #0]
 801408c:	2b08      	cmp	r3, #8
 801408e:	d104      	bne.n	801409a <HAL_TIM_IC_Start_IT+0x3e>
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014096:	b2db      	uxtb	r3, r3
 8014098:	e013      	b.n	80140c2 <HAL_TIM_IC_Start_IT+0x66>
 801409a:	683b      	ldr	r3, [r7, #0]
 801409c:	2b0c      	cmp	r3, #12
 801409e:	d104      	bne.n	80140aa <HAL_TIM_IC_Start_IT+0x4e>
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80140a6:	b2db      	uxtb	r3, r3
 80140a8:	e00b      	b.n	80140c2 <HAL_TIM_IC_Start_IT+0x66>
 80140aa:	683b      	ldr	r3, [r7, #0]
 80140ac:	2b10      	cmp	r3, #16
 80140ae:	d104      	bne.n	80140ba <HAL_TIM_IC_Start_IT+0x5e>
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80140b6:	b2db      	uxtb	r3, r3
 80140b8:	e003      	b.n	80140c2 <HAL_TIM_IC_Start_IT+0x66>
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80140c0:	b2db      	uxtb	r3, r3
 80140c2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80140c4:	683b      	ldr	r3, [r7, #0]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d104      	bne.n	80140d4 <HAL_TIM_IC_Start_IT+0x78>
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80140d0:	b2db      	uxtb	r3, r3
 80140d2:	e013      	b.n	80140fc <HAL_TIM_IC_Start_IT+0xa0>
 80140d4:	683b      	ldr	r3, [r7, #0]
 80140d6:	2b04      	cmp	r3, #4
 80140d8:	d104      	bne.n	80140e4 <HAL_TIM_IC_Start_IT+0x88>
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80140e0:	b2db      	uxtb	r3, r3
 80140e2:	e00b      	b.n	80140fc <HAL_TIM_IC_Start_IT+0xa0>
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	2b08      	cmp	r3, #8
 80140e8:	d104      	bne.n	80140f4 <HAL_TIM_IC_Start_IT+0x98>
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80140f0:	b2db      	uxtb	r3, r3
 80140f2:	e003      	b.n	80140fc <HAL_TIM_IC_Start_IT+0xa0>
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80140fa:	b2db      	uxtb	r3, r3
 80140fc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80140fe:	7bbb      	ldrb	r3, [r7, #14]
 8014100:	2b01      	cmp	r3, #1
 8014102:	d102      	bne.n	801410a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8014104:	7b7b      	ldrb	r3, [r7, #13]
 8014106:	2b01      	cmp	r3, #1
 8014108:	d001      	beq.n	801410e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 801410a:	2301      	movs	r3, #1
 801410c:	e0dd      	b.n	80142ca <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801410e:	683b      	ldr	r3, [r7, #0]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d104      	bne.n	801411e <HAL_TIM_IC_Start_IT+0xc2>
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	2202      	movs	r2, #2
 8014118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801411c:	e023      	b.n	8014166 <HAL_TIM_IC_Start_IT+0x10a>
 801411e:	683b      	ldr	r3, [r7, #0]
 8014120:	2b04      	cmp	r3, #4
 8014122:	d104      	bne.n	801412e <HAL_TIM_IC_Start_IT+0xd2>
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	2202      	movs	r2, #2
 8014128:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801412c:	e01b      	b.n	8014166 <HAL_TIM_IC_Start_IT+0x10a>
 801412e:	683b      	ldr	r3, [r7, #0]
 8014130:	2b08      	cmp	r3, #8
 8014132:	d104      	bne.n	801413e <HAL_TIM_IC_Start_IT+0xe2>
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	2202      	movs	r2, #2
 8014138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801413c:	e013      	b.n	8014166 <HAL_TIM_IC_Start_IT+0x10a>
 801413e:	683b      	ldr	r3, [r7, #0]
 8014140:	2b0c      	cmp	r3, #12
 8014142:	d104      	bne.n	801414e <HAL_TIM_IC_Start_IT+0xf2>
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	2202      	movs	r2, #2
 8014148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801414c:	e00b      	b.n	8014166 <HAL_TIM_IC_Start_IT+0x10a>
 801414e:	683b      	ldr	r3, [r7, #0]
 8014150:	2b10      	cmp	r3, #16
 8014152:	d104      	bne.n	801415e <HAL_TIM_IC_Start_IT+0x102>
 8014154:	687b      	ldr	r3, [r7, #4]
 8014156:	2202      	movs	r2, #2
 8014158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801415c:	e003      	b.n	8014166 <HAL_TIM_IC_Start_IT+0x10a>
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2202      	movs	r2, #2
 8014162:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8014166:	683b      	ldr	r3, [r7, #0]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d104      	bne.n	8014176 <HAL_TIM_IC_Start_IT+0x11a>
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	2202      	movs	r2, #2
 8014170:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014174:	e013      	b.n	801419e <HAL_TIM_IC_Start_IT+0x142>
 8014176:	683b      	ldr	r3, [r7, #0]
 8014178:	2b04      	cmp	r3, #4
 801417a:	d104      	bne.n	8014186 <HAL_TIM_IC_Start_IT+0x12a>
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2202      	movs	r2, #2
 8014180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014184:	e00b      	b.n	801419e <HAL_TIM_IC_Start_IT+0x142>
 8014186:	683b      	ldr	r3, [r7, #0]
 8014188:	2b08      	cmp	r3, #8
 801418a:	d104      	bne.n	8014196 <HAL_TIM_IC_Start_IT+0x13a>
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	2202      	movs	r2, #2
 8014190:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8014194:	e003      	b.n	801419e <HAL_TIM_IC_Start_IT+0x142>
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	2202      	movs	r2, #2
 801419a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 801419e:	683b      	ldr	r3, [r7, #0]
 80141a0:	2b0c      	cmp	r3, #12
 80141a2:	d841      	bhi.n	8014228 <HAL_TIM_IC_Start_IT+0x1cc>
 80141a4:	a201      	add	r2, pc, #4	@ (adr r2, 80141ac <HAL_TIM_IC_Start_IT+0x150>)
 80141a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141aa:	bf00      	nop
 80141ac:	080141e1 	.word	0x080141e1
 80141b0:	08014229 	.word	0x08014229
 80141b4:	08014229 	.word	0x08014229
 80141b8:	08014229 	.word	0x08014229
 80141bc:	080141f3 	.word	0x080141f3
 80141c0:	08014229 	.word	0x08014229
 80141c4:	08014229 	.word	0x08014229
 80141c8:	08014229 	.word	0x08014229
 80141cc:	08014205 	.word	0x08014205
 80141d0:	08014229 	.word	0x08014229
 80141d4:	08014229 	.word	0x08014229
 80141d8:	08014229 	.word	0x08014229
 80141dc:	08014217 	.word	0x08014217
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	68da      	ldr	r2, [r3, #12]
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	f042 0202 	orr.w	r2, r2, #2
 80141ee:	60da      	str	r2, [r3, #12]
      break;
 80141f0:	e01d      	b.n	801422e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	68da      	ldr	r2, [r3, #12]
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	f042 0204 	orr.w	r2, r2, #4
 8014200:	60da      	str	r2, [r3, #12]
      break;
 8014202:	e014      	b.n	801422e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	681b      	ldr	r3, [r3, #0]
 8014208:	68da      	ldr	r2, [r3, #12]
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	f042 0208 	orr.w	r2, r2, #8
 8014212:	60da      	str	r2, [r3, #12]
      break;
 8014214:	e00b      	b.n	801422e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	68da      	ldr	r2, [r3, #12]
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	681b      	ldr	r3, [r3, #0]
 8014220:	f042 0210 	orr.w	r2, r2, #16
 8014224:	60da      	str	r2, [r3, #12]
      break;
 8014226:	e002      	b.n	801422e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8014228:	2301      	movs	r3, #1
 801422a:	73fb      	strb	r3, [r7, #15]
      break;
 801422c:	bf00      	nop
  }

  if (status == HAL_OK)
 801422e:	7bfb      	ldrb	r3, [r7, #15]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d149      	bne.n	80142c8 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	681b      	ldr	r3, [r3, #0]
 8014238:	2201      	movs	r2, #1
 801423a:	6839      	ldr	r1, [r7, #0]
 801423c:	4618      	mov	r0, r3
 801423e:	f001 fb49 	bl	80158d4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	4a23      	ldr	r2, [pc, #140]	@ (80142d4 <HAL_TIM_IC_Start_IT+0x278>)
 8014248:	4293      	cmp	r3, r2
 801424a:	d01d      	beq.n	8014288 <HAL_TIM_IC_Start_IT+0x22c>
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014254:	d018      	beq.n	8014288 <HAL_TIM_IC_Start_IT+0x22c>
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	4a1f      	ldr	r2, [pc, #124]	@ (80142d8 <HAL_TIM_IC_Start_IT+0x27c>)
 801425c:	4293      	cmp	r3, r2
 801425e:	d013      	beq.n	8014288 <HAL_TIM_IC_Start_IT+0x22c>
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	4a1d      	ldr	r2, [pc, #116]	@ (80142dc <HAL_TIM_IC_Start_IT+0x280>)
 8014266:	4293      	cmp	r3, r2
 8014268:	d00e      	beq.n	8014288 <HAL_TIM_IC_Start_IT+0x22c>
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	4a1c      	ldr	r2, [pc, #112]	@ (80142e0 <HAL_TIM_IC_Start_IT+0x284>)
 8014270:	4293      	cmp	r3, r2
 8014272:	d009      	beq.n	8014288 <HAL_TIM_IC_Start_IT+0x22c>
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	681b      	ldr	r3, [r3, #0]
 8014278:	4a1a      	ldr	r2, [pc, #104]	@ (80142e4 <HAL_TIM_IC_Start_IT+0x288>)
 801427a:	4293      	cmp	r3, r2
 801427c:	d004      	beq.n	8014288 <HAL_TIM_IC_Start_IT+0x22c>
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	681b      	ldr	r3, [r3, #0]
 8014282:	4a19      	ldr	r2, [pc, #100]	@ (80142e8 <HAL_TIM_IC_Start_IT+0x28c>)
 8014284:	4293      	cmp	r3, r2
 8014286:	d115      	bne.n	80142b4 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	689a      	ldr	r2, [r3, #8]
 801428e:	4b17      	ldr	r3, [pc, #92]	@ (80142ec <HAL_TIM_IC_Start_IT+0x290>)
 8014290:	4013      	ands	r3, r2
 8014292:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014294:	68bb      	ldr	r3, [r7, #8]
 8014296:	2b06      	cmp	r3, #6
 8014298:	d015      	beq.n	80142c6 <HAL_TIM_IC_Start_IT+0x26a>
 801429a:	68bb      	ldr	r3, [r7, #8]
 801429c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80142a0:	d011      	beq.n	80142c6 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	681a      	ldr	r2, [r3, #0]
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	f042 0201 	orr.w	r2, r2, #1
 80142b0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80142b2:	e008      	b.n	80142c6 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	681a      	ldr	r2, [r3, #0]
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	f042 0201 	orr.w	r2, r2, #1
 80142c2:	601a      	str	r2, [r3, #0]
 80142c4:	e000      	b.n	80142c8 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80142c6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80142c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80142ca:	4618      	mov	r0, r3
 80142cc:	3710      	adds	r7, #16
 80142ce:	46bd      	mov	sp, r7
 80142d0:	bd80      	pop	{r7, pc}
 80142d2:	bf00      	nop
 80142d4:	40012c00 	.word	0x40012c00
 80142d8:	40000400 	.word	0x40000400
 80142dc:	40000800 	.word	0x40000800
 80142e0:	40000c00 	.word	0x40000c00
 80142e4:	40013400 	.word	0x40013400
 80142e8:	40014000 	.word	0x40014000
 80142ec:	00010007 	.word	0x00010007

080142f0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b084      	sub	sp, #16
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
 80142f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80142fa:	2300      	movs	r3, #0
 80142fc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80142fe:	683b      	ldr	r3, [r7, #0]
 8014300:	2b0c      	cmp	r3, #12
 8014302:	d841      	bhi.n	8014388 <HAL_TIM_IC_Stop_IT+0x98>
 8014304:	a201      	add	r2, pc, #4	@ (adr r2, 801430c <HAL_TIM_IC_Stop_IT+0x1c>)
 8014306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801430a:	bf00      	nop
 801430c:	08014341 	.word	0x08014341
 8014310:	08014389 	.word	0x08014389
 8014314:	08014389 	.word	0x08014389
 8014318:	08014389 	.word	0x08014389
 801431c:	08014353 	.word	0x08014353
 8014320:	08014389 	.word	0x08014389
 8014324:	08014389 	.word	0x08014389
 8014328:	08014389 	.word	0x08014389
 801432c:	08014365 	.word	0x08014365
 8014330:	08014389 	.word	0x08014389
 8014334:	08014389 	.word	0x08014389
 8014338:	08014389 	.word	0x08014389
 801433c:	08014377 	.word	0x08014377
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	68da      	ldr	r2, [r3, #12]
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	f022 0202 	bic.w	r2, r2, #2
 801434e:	60da      	str	r2, [r3, #12]
      break;
 8014350:	e01d      	b.n	801438e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	681b      	ldr	r3, [r3, #0]
 8014356:	68da      	ldr	r2, [r3, #12]
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	f022 0204 	bic.w	r2, r2, #4
 8014360:	60da      	str	r2, [r3, #12]
      break;
 8014362:	e014      	b.n	801438e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	68da      	ldr	r2, [r3, #12]
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	681b      	ldr	r3, [r3, #0]
 801436e:	f022 0208 	bic.w	r2, r2, #8
 8014372:	60da      	str	r2, [r3, #12]
      break;
 8014374:	e00b      	b.n	801438e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	68da      	ldr	r2, [r3, #12]
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	f022 0210 	bic.w	r2, r2, #16
 8014384:	60da      	str	r2, [r3, #12]
      break;
 8014386:	e002      	b.n	801438e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8014388:	2301      	movs	r3, #1
 801438a:	73fb      	strb	r3, [r7, #15]
      break;
 801438c:	bf00      	nop
  }

  if (status == HAL_OK)
 801438e:	7bfb      	ldrb	r3, [r7, #15]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d166      	bne.n	8014462 <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	2200      	movs	r2, #0
 801439a:	6839      	ldr	r1, [r7, #0]
 801439c:	4618      	mov	r0, r3
 801439e:	f001 fa99 	bl	80158d4 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	6a1a      	ldr	r2, [r3, #32]
 80143a8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80143ac:	4013      	ands	r3, r2
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d10f      	bne.n	80143d2 <HAL_TIM_IC_Stop_IT+0xe2>
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	681b      	ldr	r3, [r3, #0]
 80143b6:	6a1a      	ldr	r2, [r3, #32]
 80143b8:	f240 4344 	movw	r3, #1092	@ 0x444
 80143bc:	4013      	ands	r3, r2
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d107      	bne.n	80143d2 <HAL_TIM_IC_Stop_IT+0xe2>
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	681a      	ldr	r2, [r3, #0]
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	f022 0201 	bic.w	r2, r2, #1
 80143d0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80143d2:	683b      	ldr	r3, [r7, #0]
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	d104      	bne.n	80143e2 <HAL_TIM_IC_Stop_IT+0xf2>
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	2201      	movs	r2, #1
 80143dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80143e0:	e023      	b.n	801442a <HAL_TIM_IC_Stop_IT+0x13a>
 80143e2:	683b      	ldr	r3, [r7, #0]
 80143e4:	2b04      	cmp	r3, #4
 80143e6:	d104      	bne.n	80143f2 <HAL_TIM_IC_Stop_IT+0x102>
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	2201      	movs	r2, #1
 80143ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80143f0:	e01b      	b.n	801442a <HAL_TIM_IC_Stop_IT+0x13a>
 80143f2:	683b      	ldr	r3, [r7, #0]
 80143f4:	2b08      	cmp	r3, #8
 80143f6:	d104      	bne.n	8014402 <HAL_TIM_IC_Stop_IT+0x112>
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	2201      	movs	r2, #1
 80143fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014400:	e013      	b.n	801442a <HAL_TIM_IC_Stop_IT+0x13a>
 8014402:	683b      	ldr	r3, [r7, #0]
 8014404:	2b0c      	cmp	r3, #12
 8014406:	d104      	bne.n	8014412 <HAL_TIM_IC_Stop_IT+0x122>
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	2201      	movs	r2, #1
 801440c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8014410:	e00b      	b.n	801442a <HAL_TIM_IC_Stop_IT+0x13a>
 8014412:	683b      	ldr	r3, [r7, #0]
 8014414:	2b10      	cmp	r3, #16
 8014416:	d104      	bne.n	8014422 <HAL_TIM_IC_Stop_IT+0x132>
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	2201      	movs	r2, #1
 801441c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8014420:	e003      	b.n	801442a <HAL_TIM_IC_Stop_IT+0x13a>
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	2201      	movs	r2, #1
 8014426:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801442a:	683b      	ldr	r3, [r7, #0]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d104      	bne.n	801443a <HAL_TIM_IC_Stop_IT+0x14a>
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	2201      	movs	r2, #1
 8014434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014438:	e013      	b.n	8014462 <HAL_TIM_IC_Stop_IT+0x172>
 801443a:	683b      	ldr	r3, [r7, #0]
 801443c:	2b04      	cmp	r3, #4
 801443e:	d104      	bne.n	801444a <HAL_TIM_IC_Stop_IT+0x15a>
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	2201      	movs	r2, #1
 8014444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014448:	e00b      	b.n	8014462 <HAL_TIM_IC_Stop_IT+0x172>
 801444a:	683b      	ldr	r3, [r7, #0]
 801444c:	2b08      	cmp	r3, #8
 801444e:	d104      	bne.n	801445a <HAL_TIM_IC_Stop_IT+0x16a>
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	2201      	movs	r2, #1
 8014454:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8014458:	e003      	b.n	8014462 <HAL_TIM_IC_Stop_IT+0x172>
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	2201      	movs	r2, #1
 801445e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 8014462:	7bfb      	ldrb	r3, [r7, #15]
}
 8014464:	4618      	mov	r0, r3
 8014466:	3710      	adds	r7, #16
 8014468:	46bd      	mov	sp, r7
 801446a:	bd80      	pop	{r7, pc}

0801446c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801446c:	b580      	push	{r7, lr}
 801446e:	b084      	sub	sp, #16
 8014470:	af00      	add	r7, sp, #0
 8014472:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	68db      	ldr	r3, [r3, #12]
 801447a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	681b      	ldr	r3, [r3, #0]
 8014480:	691b      	ldr	r3, [r3, #16]
 8014482:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8014484:	68bb      	ldr	r3, [r7, #8]
 8014486:	f003 0302 	and.w	r3, r3, #2
 801448a:	2b00      	cmp	r3, #0
 801448c:	d020      	beq.n	80144d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	f003 0302 	and.w	r3, r3, #2
 8014494:	2b00      	cmp	r3, #0
 8014496:	d01b      	beq.n	80144d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	f06f 0202 	mvn.w	r2, #2
 80144a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	2201      	movs	r2, #1
 80144a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	699b      	ldr	r3, [r3, #24]
 80144ae:	f003 0303 	and.w	r3, r3, #3
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d003      	beq.n	80144be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80144b6:	6878      	ldr	r0, [r7, #4]
 80144b8:	f7ee fe90 	bl	80031dc <HAL_TIM_IC_CaptureCallback>
 80144bc:	e005      	b.n	80144ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80144be:	6878      	ldr	r0, [r7, #4]
 80144c0:	f000 fc1b 	bl	8014cfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80144c4:	6878      	ldr	r0, [r7, #4]
 80144c6:	f000 fc22 	bl	8014d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	2200      	movs	r2, #0
 80144ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80144d0:	68bb      	ldr	r3, [r7, #8]
 80144d2:	f003 0304 	and.w	r3, r3, #4
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d020      	beq.n	801451c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80144da:	68fb      	ldr	r3, [r7, #12]
 80144dc:	f003 0304 	and.w	r3, r3, #4
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d01b      	beq.n	801451c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	f06f 0204 	mvn.w	r2, #4
 80144ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	2202      	movs	r2, #2
 80144f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	699b      	ldr	r3, [r3, #24]
 80144fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d003      	beq.n	801450a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014502:	6878      	ldr	r0, [r7, #4]
 8014504:	f7ee fe6a 	bl	80031dc <HAL_TIM_IC_CaptureCallback>
 8014508:	e005      	b.n	8014516 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801450a:	6878      	ldr	r0, [r7, #4]
 801450c:	f000 fbf5 	bl	8014cfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014510:	6878      	ldr	r0, [r7, #4]
 8014512:	f000 fbfc 	bl	8014d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	2200      	movs	r2, #0
 801451a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801451c:	68bb      	ldr	r3, [r7, #8]
 801451e:	f003 0308 	and.w	r3, r3, #8
 8014522:	2b00      	cmp	r3, #0
 8014524:	d020      	beq.n	8014568 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	f003 0308 	and.w	r3, r3, #8
 801452c:	2b00      	cmp	r3, #0
 801452e:	d01b      	beq.n	8014568 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	681b      	ldr	r3, [r3, #0]
 8014534:	f06f 0208 	mvn.w	r2, #8
 8014538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	2204      	movs	r2, #4
 801453e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	69db      	ldr	r3, [r3, #28]
 8014546:	f003 0303 	and.w	r3, r3, #3
 801454a:	2b00      	cmp	r3, #0
 801454c:	d003      	beq.n	8014556 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801454e:	6878      	ldr	r0, [r7, #4]
 8014550:	f7ee fe44 	bl	80031dc <HAL_TIM_IC_CaptureCallback>
 8014554:	e005      	b.n	8014562 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014556:	6878      	ldr	r0, [r7, #4]
 8014558:	f000 fbcf 	bl	8014cfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801455c:	6878      	ldr	r0, [r7, #4]
 801455e:	f000 fbd6 	bl	8014d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	2200      	movs	r2, #0
 8014566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8014568:	68bb      	ldr	r3, [r7, #8]
 801456a:	f003 0310 	and.w	r3, r3, #16
 801456e:	2b00      	cmp	r3, #0
 8014570:	d020      	beq.n	80145b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8014572:	68fb      	ldr	r3, [r7, #12]
 8014574:	f003 0310 	and.w	r3, r3, #16
 8014578:	2b00      	cmp	r3, #0
 801457a:	d01b      	beq.n	80145b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	f06f 0210 	mvn.w	r2, #16
 8014584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	2208      	movs	r2, #8
 801458a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	681b      	ldr	r3, [r3, #0]
 8014590:	69db      	ldr	r3, [r3, #28]
 8014592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8014596:	2b00      	cmp	r3, #0
 8014598:	d003      	beq.n	80145a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801459a:	6878      	ldr	r0, [r7, #4]
 801459c:	f7ee fe1e 	bl	80031dc <HAL_TIM_IC_CaptureCallback>
 80145a0:	e005      	b.n	80145ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80145a2:	6878      	ldr	r0, [r7, #4]
 80145a4:	f000 fba9 	bl	8014cfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80145a8:	6878      	ldr	r0, [r7, #4]
 80145aa:	f000 fbb0 	bl	8014d0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	2200      	movs	r2, #0
 80145b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80145b4:	68bb      	ldr	r3, [r7, #8]
 80145b6:	f003 0301 	and.w	r3, r3, #1
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d00c      	beq.n	80145d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80145be:	68fb      	ldr	r3, [r7, #12]
 80145c0:	f003 0301 	and.w	r3, r3, #1
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d007      	beq.n	80145d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	f06f 0201 	mvn.w	r2, #1
 80145d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80145d2:	6878      	ldr	r0, [r7, #4]
 80145d4:	f000 fb87 	bl	8014ce6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80145d8:	68bb      	ldr	r3, [r7, #8]
 80145da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d104      	bne.n	80145ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80145e2:	68bb      	ldr	r3, [r7, #8]
 80145e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d00c      	beq.n	8014606 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80145ec:	68fb      	ldr	r3, [r7, #12]
 80145ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d007      	beq.n	8014606 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80145fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8014600:	6878      	ldr	r0, [r7, #4]
 8014602:	f001 fa9d 	bl	8015b40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8014606:	68bb      	ldr	r3, [r7, #8]
 8014608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801460c:	2b00      	cmp	r3, #0
 801460e:	d00c      	beq.n	801462a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014616:	2b00      	cmp	r3, #0
 8014618:	d007      	beq.n	801462a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8014622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8014624:	6878      	ldr	r0, [r7, #4]
 8014626:	f001 fa95 	bl	8015b54 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801462a:	68bb      	ldr	r3, [r7, #8]
 801462c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014630:	2b00      	cmp	r3, #0
 8014632:	d00c      	beq.n	801464e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801463a:	2b00      	cmp	r3, #0
 801463c:	d007      	beq.n	801464e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8014646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8014648:	6878      	ldr	r0, [r7, #4]
 801464a:	f000 fb6a 	bl	8014d22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801464e:	68bb      	ldr	r3, [r7, #8]
 8014650:	f003 0320 	and.w	r3, r3, #32
 8014654:	2b00      	cmp	r3, #0
 8014656:	d00c      	beq.n	8014672 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8014658:	68fb      	ldr	r3, [r7, #12]
 801465a:	f003 0320 	and.w	r3, r3, #32
 801465e:	2b00      	cmp	r3, #0
 8014660:	d007      	beq.n	8014672 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	f06f 0220 	mvn.w	r2, #32
 801466a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801466c:	6878      	ldr	r0, [r7, #4]
 801466e:	f001 fa5d 	bl	8015b2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8014672:	bf00      	nop
 8014674:	3710      	adds	r7, #16
 8014676:	46bd      	mov	sp, r7
 8014678:	bd80      	pop	{r7, pc}
	...

0801467c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 801467c:	b580      	push	{r7, lr}
 801467e:	b086      	sub	sp, #24
 8014680:	af00      	add	r7, sp, #0
 8014682:	60f8      	str	r0, [r7, #12]
 8014684:	60b9      	str	r1, [r7, #8]
 8014686:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8014688:	2300      	movs	r3, #0
 801468a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 801468c:	68fb      	ldr	r3, [r7, #12]
 801468e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014692:	2b01      	cmp	r3, #1
 8014694:	d101      	bne.n	801469a <HAL_TIM_OC_ConfigChannel+0x1e>
 8014696:	2302      	movs	r3, #2
 8014698:	e066      	b.n	8014768 <HAL_TIM_OC_ConfigChannel+0xec>
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	2201      	movs	r2, #1
 801469e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	2b14      	cmp	r3, #20
 80146a6:	d857      	bhi.n	8014758 <HAL_TIM_OC_ConfigChannel+0xdc>
 80146a8:	a201      	add	r2, pc, #4	@ (adr r2, 80146b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80146aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146ae:	bf00      	nop
 80146b0:	08014705 	.word	0x08014705
 80146b4:	08014759 	.word	0x08014759
 80146b8:	08014759 	.word	0x08014759
 80146bc:	08014759 	.word	0x08014759
 80146c0:	08014713 	.word	0x08014713
 80146c4:	08014759 	.word	0x08014759
 80146c8:	08014759 	.word	0x08014759
 80146cc:	08014759 	.word	0x08014759
 80146d0:	08014721 	.word	0x08014721
 80146d4:	08014759 	.word	0x08014759
 80146d8:	08014759 	.word	0x08014759
 80146dc:	08014759 	.word	0x08014759
 80146e0:	0801472f 	.word	0x0801472f
 80146e4:	08014759 	.word	0x08014759
 80146e8:	08014759 	.word	0x08014759
 80146ec:	08014759 	.word	0x08014759
 80146f0:	0801473d 	.word	0x0801473d
 80146f4:	08014759 	.word	0x08014759
 80146f8:	08014759 	.word	0x08014759
 80146fc:	08014759 	.word	0x08014759
 8014700:	0801474b 	.word	0x0801474b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8014704:	68fb      	ldr	r3, [r7, #12]
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	68b9      	ldr	r1, [r7, #8]
 801470a:	4618      	mov	r0, r3
 801470c:	f000 fbba 	bl	8014e84 <TIM_OC1_SetConfig>
      break;
 8014710:	e025      	b.n	801475e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	68b9      	ldr	r1, [r7, #8]
 8014718:	4618      	mov	r0, r3
 801471a:	f000 fc43 	bl	8014fa4 <TIM_OC2_SetConfig>
      break;
 801471e:	e01e      	b.n	801475e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	681b      	ldr	r3, [r3, #0]
 8014724:	68b9      	ldr	r1, [r7, #8]
 8014726:	4618      	mov	r0, r3
 8014728:	f000 fcc6 	bl	80150b8 <TIM_OC3_SetConfig>
      break;
 801472c:	e017      	b.n	801475e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	68b9      	ldr	r1, [r7, #8]
 8014734:	4618      	mov	r0, r3
 8014736:	f000 fd47 	bl	80151c8 <TIM_OC4_SetConfig>
      break;
 801473a:	e010      	b.n	801475e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	68b9      	ldr	r1, [r7, #8]
 8014742:	4618      	mov	r0, r3
 8014744:	f000 fdaa 	bl	801529c <TIM_OC5_SetConfig>
      break;
 8014748:	e009      	b.n	801475e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	681b      	ldr	r3, [r3, #0]
 801474e:	68b9      	ldr	r1, [r7, #8]
 8014750:	4618      	mov	r0, r3
 8014752:	f000 fe07 	bl	8015364 <TIM_OC6_SetConfig>
      break;
 8014756:	e002      	b.n	801475e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8014758:	2301      	movs	r3, #1
 801475a:	75fb      	strb	r3, [r7, #23]
      break;
 801475c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	2200      	movs	r2, #0
 8014762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8014766:	7dfb      	ldrb	r3, [r7, #23]
}
 8014768:	4618      	mov	r0, r3
 801476a:	3718      	adds	r7, #24
 801476c:	46bd      	mov	sp, r7
 801476e:	bd80      	pop	{r7, pc}

08014770 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8014770:	b580      	push	{r7, lr}
 8014772:	b086      	sub	sp, #24
 8014774:	af00      	add	r7, sp, #0
 8014776:	60f8      	str	r0, [r7, #12]
 8014778:	60b9      	str	r1, [r7, #8]
 801477a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801477c:	2300      	movs	r3, #0
 801477e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8014780:	68fb      	ldr	r3, [r7, #12]
 8014782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014786:	2b01      	cmp	r3, #1
 8014788:	d101      	bne.n	801478e <HAL_TIM_IC_ConfigChannel+0x1e>
 801478a:	2302      	movs	r3, #2
 801478c:	e088      	b.n	80148a0 <HAL_TIM_IC_ConfigChannel+0x130>
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	2201      	movs	r2, #1
 8014792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	2b00      	cmp	r3, #0
 801479a:	d11b      	bne.n	80147d4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80147a0:	68bb      	ldr	r3, [r7, #8]
 80147a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80147a4:	68bb      	ldr	r3, [r7, #8]
 80147a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80147a8:	68bb      	ldr	r3, [r7, #8]
 80147aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80147ac:	f000 fed4 	bl	8015558 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	699a      	ldr	r2, [r3, #24]
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	681b      	ldr	r3, [r3, #0]
 80147ba:	f022 020c 	bic.w	r2, r2, #12
 80147be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	6999      	ldr	r1, [r3, #24]
 80147c6:	68bb      	ldr	r3, [r7, #8]
 80147c8:	689a      	ldr	r2, [r3, #8]
 80147ca:	68fb      	ldr	r3, [r7, #12]
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	430a      	orrs	r2, r1
 80147d0:	619a      	str	r2, [r3, #24]
 80147d2:	e060      	b.n	8014896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	2b04      	cmp	r3, #4
 80147d8:	d11c      	bne.n	8014814 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80147de:	68bb      	ldr	r3, [r7, #8]
 80147e0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80147e2:	68bb      	ldr	r3, [r7, #8]
 80147e4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80147e6:	68bb      	ldr	r3, [r7, #8]
 80147e8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80147ea:	f000 ff52 	bl	8015692 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	699a      	ldr	r2, [r3, #24]
 80147f4:	68fb      	ldr	r3, [r7, #12]
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80147fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	6999      	ldr	r1, [r3, #24]
 8014804:	68bb      	ldr	r3, [r7, #8]
 8014806:	689b      	ldr	r3, [r3, #8]
 8014808:	021a      	lsls	r2, r3, #8
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	430a      	orrs	r2, r1
 8014810:	619a      	str	r2, [r3, #24]
 8014812:	e040      	b.n	8014896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	2b08      	cmp	r3, #8
 8014818:	d11b      	bne.n	8014852 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 801481a:	68fb      	ldr	r3, [r7, #12]
 801481c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 801481e:	68bb      	ldr	r3, [r7, #8]
 8014820:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8014822:	68bb      	ldr	r3, [r7, #8]
 8014824:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8014826:	68bb      	ldr	r3, [r7, #8]
 8014828:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 801482a:	f000 ff9f 	bl	801576c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	681b      	ldr	r3, [r3, #0]
 8014832:	69da      	ldr	r2, [r3, #28]
 8014834:	68fb      	ldr	r3, [r7, #12]
 8014836:	681b      	ldr	r3, [r3, #0]
 8014838:	f022 020c 	bic.w	r2, r2, #12
 801483c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	69d9      	ldr	r1, [r3, #28]
 8014844:	68bb      	ldr	r3, [r7, #8]
 8014846:	689a      	ldr	r2, [r3, #8]
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	430a      	orrs	r2, r1
 801484e:	61da      	str	r2, [r3, #28]
 8014850:	e021      	b.n	8014896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	2b0c      	cmp	r3, #12
 8014856:	d11c      	bne.n	8014892 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8014858:	68fb      	ldr	r3, [r7, #12]
 801485a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 801485c:	68bb      	ldr	r3, [r7, #8]
 801485e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8014860:	68bb      	ldr	r3, [r7, #8]
 8014862:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8014864:	68bb      	ldr	r3, [r7, #8]
 8014866:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8014868:	f000 ffbc 	bl	80157e4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 801486c:	68fb      	ldr	r3, [r7, #12]
 801486e:	681b      	ldr	r3, [r3, #0]
 8014870:	69da      	ldr	r2, [r3, #28]
 8014872:	68fb      	ldr	r3, [r7, #12]
 8014874:	681b      	ldr	r3, [r3, #0]
 8014876:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 801487a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	69d9      	ldr	r1, [r3, #28]
 8014882:	68bb      	ldr	r3, [r7, #8]
 8014884:	689b      	ldr	r3, [r3, #8]
 8014886:	021a      	lsls	r2, r3, #8
 8014888:	68fb      	ldr	r3, [r7, #12]
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	430a      	orrs	r2, r1
 801488e:	61da      	str	r2, [r3, #28]
 8014890:	e001      	b.n	8014896 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8014892:	2301      	movs	r3, #1
 8014894:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	2200      	movs	r2, #0
 801489a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801489e:	7dfb      	ldrb	r3, [r7, #23]
}
 80148a0:	4618      	mov	r0, r3
 80148a2:	3718      	adds	r7, #24
 80148a4:	46bd      	mov	sp, r7
 80148a6:	bd80      	pop	{r7, pc}

080148a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80148a8:	b580      	push	{r7, lr}
 80148aa:	b086      	sub	sp, #24
 80148ac:	af00      	add	r7, sp, #0
 80148ae:	60f8      	str	r0, [r7, #12]
 80148b0:	60b9      	str	r1, [r7, #8]
 80148b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80148b4:	2300      	movs	r3, #0
 80148b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80148be:	2b01      	cmp	r3, #1
 80148c0:	d101      	bne.n	80148c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80148c2:	2302      	movs	r3, #2
 80148c4:	e0ff      	b.n	8014ac6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	2201      	movs	r2, #1
 80148ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	2b14      	cmp	r3, #20
 80148d2:	f200 80f0 	bhi.w	8014ab6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80148d6:	a201      	add	r2, pc, #4	@ (adr r2, 80148dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80148d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148dc:	08014931 	.word	0x08014931
 80148e0:	08014ab7 	.word	0x08014ab7
 80148e4:	08014ab7 	.word	0x08014ab7
 80148e8:	08014ab7 	.word	0x08014ab7
 80148ec:	08014971 	.word	0x08014971
 80148f0:	08014ab7 	.word	0x08014ab7
 80148f4:	08014ab7 	.word	0x08014ab7
 80148f8:	08014ab7 	.word	0x08014ab7
 80148fc:	080149b3 	.word	0x080149b3
 8014900:	08014ab7 	.word	0x08014ab7
 8014904:	08014ab7 	.word	0x08014ab7
 8014908:	08014ab7 	.word	0x08014ab7
 801490c:	080149f3 	.word	0x080149f3
 8014910:	08014ab7 	.word	0x08014ab7
 8014914:	08014ab7 	.word	0x08014ab7
 8014918:	08014ab7 	.word	0x08014ab7
 801491c:	08014a35 	.word	0x08014a35
 8014920:	08014ab7 	.word	0x08014ab7
 8014924:	08014ab7 	.word	0x08014ab7
 8014928:	08014ab7 	.word	0x08014ab7
 801492c:	08014a75 	.word	0x08014a75
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	68b9      	ldr	r1, [r7, #8]
 8014936:	4618      	mov	r0, r3
 8014938:	f000 faa4 	bl	8014e84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801493c:	68fb      	ldr	r3, [r7, #12]
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	699a      	ldr	r2, [r3, #24]
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	f042 0208 	orr.w	r2, r2, #8
 801494a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801494c:	68fb      	ldr	r3, [r7, #12]
 801494e:	681b      	ldr	r3, [r3, #0]
 8014950:	699a      	ldr	r2, [r3, #24]
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	f022 0204 	bic.w	r2, r2, #4
 801495a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801495c:	68fb      	ldr	r3, [r7, #12]
 801495e:	681b      	ldr	r3, [r3, #0]
 8014960:	6999      	ldr	r1, [r3, #24]
 8014962:	68bb      	ldr	r3, [r7, #8]
 8014964:	691a      	ldr	r2, [r3, #16]
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	430a      	orrs	r2, r1
 801496c:	619a      	str	r2, [r3, #24]
      break;
 801496e:	e0a5      	b.n	8014abc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	681b      	ldr	r3, [r3, #0]
 8014974:	68b9      	ldr	r1, [r7, #8]
 8014976:	4618      	mov	r0, r3
 8014978:	f000 fb14 	bl	8014fa4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	699a      	ldr	r2, [r3, #24]
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	681b      	ldr	r3, [r3, #0]
 8014986:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801498a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	681b      	ldr	r3, [r3, #0]
 8014990:	699a      	ldr	r2, [r3, #24]
 8014992:	68fb      	ldr	r3, [r7, #12]
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801499a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801499c:	68fb      	ldr	r3, [r7, #12]
 801499e:	681b      	ldr	r3, [r3, #0]
 80149a0:	6999      	ldr	r1, [r3, #24]
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	691b      	ldr	r3, [r3, #16]
 80149a6:	021a      	lsls	r2, r3, #8
 80149a8:	68fb      	ldr	r3, [r7, #12]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	430a      	orrs	r2, r1
 80149ae:	619a      	str	r2, [r3, #24]
      break;
 80149b0:	e084      	b.n	8014abc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	68b9      	ldr	r1, [r7, #8]
 80149b8:	4618      	mov	r0, r3
 80149ba:	f000 fb7d 	bl	80150b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	681b      	ldr	r3, [r3, #0]
 80149c2:	69da      	ldr	r2, [r3, #28]
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	f042 0208 	orr.w	r2, r2, #8
 80149cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	681b      	ldr	r3, [r3, #0]
 80149d2:	69da      	ldr	r2, [r3, #28]
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	f022 0204 	bic.w	r2, r2, #4
 80149dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	69d9      	ldr	r1, [r3, #28]
 80149e4:	68bb      	ldr	r3, [r7, #8]
 80149e6:	691a      	ldr	r2, [r3, #16]
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	430a      	orrs	r2, r1
 80149ee:	61da      	str	r2, [r3, #28]
      break;
 80149f0:	e064      	b.n	8014abc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80149f2:	68fb      	ldr	r3, [r7, #12]
 80149f4:	681b      	ldr	r3, [r3, #0]
 80149f6:	68b9      	ldr	r1, [r7, #8]
 80149f8:	4618      	mov	r0, r3
 80149fa:	f000 fbe5 	bl	80151c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	69da      	ldr	r2, [r3, #28]
 8014a04:	68fb      	ldr	r3, [r7, #12]
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8014a0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8014a0e:	68fb      	ldr	r3, [r7, #12]
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	69da      	ldr	r2, [r3, #28]
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8014a1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	69d9      	ldr	r1, [r3, #28]
 8014a24:	68bb      	ldr	r3, [r7, #8]
 8014a26:	691b      	ldr	r3, [r3, #16]
 8014a28:	021a      	lsls	r2, r3, #8
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	681b      	ldr	r3, [r3, #0]
 8014a2e:	430a      	orrs	r2, r1
 8014a30:	61da      	str	r2, [r3, #28]
      break;
 8014a32:	e043      	b.n	8014abc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8014a34:	68fb      	ldr	r3, [r7, #12]
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	68b9      	ldr	r1, [r7, #8]
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	f000 fc2e 	bl	801529c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a46:	68fb      	ldr	r3, [r7, #12]
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	f042 0208 	orr.w	r2, r2, #8
 8014a4e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	681b      	ldr	r3, [r3, #0]
 8014a54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a56:	68fb      	ldr	r3, [r7, #12]
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	f022 0204 	bic.w	r2, r2, #4
 8014a5e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	681b      	ldr	r3, [r3, #0]
 8014a64:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8014a66:	68bb      	ldr	r3, [r7, #8]
 8014a68:	691a      	ldr	r2, [r3, #16]
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	681b      	ldr	r3, [r3, #0]
 8014a6e:	430a      	orrs	r2, r1
 8014a70:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8014a72:	e023      	b.n	8014abc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	681b      	ldr	r3, [r3, #0]
 8014a78:	68b9      	ldr	r1, [r7, #8]
 8014a7a:	4618      	mov	r0, r3
 8014a7c:	f000 fc72 	bl	8015364 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8014a80:	68fb      	ldr	r3, [r7, #12]
 8014a82:	681b      	ldr	r3, [r3, #0]
 8014a84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8014a8e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8014a90:	68fb      	ldr	r3, [r7, #12]
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014a96:	68fb      	ldr	r3, [r7, #12]
 8014a98:	681b      	ldr	r3, [r3, #0]
 8014a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8014a9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8014aa0:	68fb      	ldr	r3, [r7, #12]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8014aa6:	68bb      	ldr	r3, [r7, #8]
 8014aa8:	691b      	ldr	r3, [r3, #16]
 8014aaa:	021a      	lsls	r2, r3, #8
 8014aac:	68fb      	ldr	r3, [r7, #12]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	430a      	orrs	r2, r1
 8014ab2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8014ab4:	e002      	b.n	8014abc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8014ab6:	2301      	movs	r3, #1
 8014ab8:	75fb      	strb	r3, [r7, #23]
      break;
 8014aba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	2200      	movs	r2, #0
 8014ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8014ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ac6:	4618      	mov	r0, r3
 8014ac8:	3718      	adds	r7, #24
 8014aca:	46bd      	mov	sp, r7
 8014acc:	bd80      	pop	{r7, pc}
 8014ace:	bf00      	nop

08014ad0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8014ad0:	b580      	push	{r7, lr}
 8014ad2:	b084      	sub	sp, #16
 8014ad4:	af00      	add	r7, sp, #0
 8014ad6:	6078      	str	r0, [r7, #4]
 8014ad8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014ada:	2300      	movs	r3, #0
 8014adc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014ae4:	2b01      	cmp	r3, #1
 8014ae6:	d101      	bne.n	8014aec <HAL_TIM_ConfigClockSource+0x1c>
 8014ae8:	2302      	movs	r3, #2
 8014aea:	e0b6      	b.n	8014c5a <HAL_TIM_ConfigClockSource+0x18a>
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	2201      	movs	r2, #1
 8014af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	2202      	movs	r2, #2
 8014af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	689b      	ldr	r3, [r3, #8]
 8014b02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8014b04:	68bb      	ldr	r3, [r7, #8]
 8014b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8014b0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8014b0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014b10:	68bb      	ldr	r3, [r7, #8]
 8014b12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8014b16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	68ba      	ldr	r2, [r7, #8]
 8014b1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8014b20:	683b      	ldr	r3, [r7, #0]
 8014b22:	681b      	ldr	r3, [r3, #0]
 8014b24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014b28:	d03e      	beq.n	8014ba8 <HAL_TIM_ConfigClockSource+0xd8>
 8014b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014b2e:	f200 8087 	bhi.w	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014b36:	f000 8086 	beq.w	8014c46 <HAL_TIM_ConfigClockSource+0x176>
 8014b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014b3e:	d87f      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b40:	2b70      	cmp	r3, #112	@ 0x70
 8014b42:	d01a      	beq.n	8014b7a <HAL_TIM_ConfigClockSource+0xaa>
 8014b44:	2b70      	cmp	r3, #112	@ 0x70
 8014b46:	d87b      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b48:	2b60      	cmp	r3, #96	@ 0x60
 8014b4a:	d050      	beq.n	8014bee <HAL_TIM_ConfigClockSource+0x11e>
 8014b4c:	2b60      	cmp	r3, #96	@ 0x60
 8014b4e:	d877      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b50:	2b50      	cmp	r3, #80	@ 0x50
 8014b52:	d03c      	beq.n	8014bce <HAL_TIM_ConfigClockSource+0xfe>
 8014b54:	2b50      	cmp	r3, #80	@ 0x50
 8014b56:	d873      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b58:	2b40      	cmp	r3, #64	@ 0x40
 8014b5a:	d058      	beq.n	8014c0e <HAL_TIM_ConfigClockSource+0x13e>
 8014b5c:	2b40      	cmp	r3, #64	@ 0x40
 8014b5e:	d86f      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b60:	2b30      	cmp	r3, #48	@ 0x30
 8014b62:	d064      	beq.n	8014c2e <HAL_TIM_ConfigClockSource+0x15e>
 8014b64:	2b30      	cmp	r3, #48	@ 0x30
 8014b66:	d86b      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b68:	2b20      	cmp	r3, #32
 8014b6a:	d060      	beq.n	8014c2e <HAL_TIM_ConfigClockSource+0x15e>
 8014b6c:	2b20      	cmp	r3, #32
 8014b6e:	d867      	bhi.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d05c      	beq.n	8014c2e <HAL_TIM_ConfigClockSource+0x15e>
 8014b74:	2b10      	cmp	r3, #16
 8014b76:	d05a      	beq.n	8014c2e <HAL_TIM_ConfigClockSource+0x15e>
 8014b78:	e062      	b.n	8014c40 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8014b7e:	683b      	ldr	r3, [r7, #0]
 8014b80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8014b82:	683b      	ldr	r3, [r7, #0]
 8014b84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8014b86:	683b      	ldr	r3, [r7, #0]
 8014b88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8014b8a:	f000 fe83 	bl	8015894 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	689b      	ldr	r3, [r3, #8]
 8014b94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8014b96:	68bb      	ldr	r3, [r7, #8]
 8014b98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8014b9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	681b      	ldr	r3, [r3, #0]
 8014ba2:	68ba      	ldr	r2, [r7, #8]
 8014ba4:	609a      	str	r2, [r3, #8]
      break;
 8014ba6:	e04f      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8014bac:	683b      	ldr	r3, [r7, #0]
 8014bae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8014bb0:	683b      	ldr	r3, [r7, #0]
 8014bb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8014bb4:	683b      	ldr	r3, [r7, #0]
 8014bb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8014bb8:	f000 fe6c 	bl	8015894 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	689a      	ldr	r2, [r3, #8]
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8014bca:	609a      	str	r2, [r3, #8]
      break;
 8014bcc:	e03c      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8014bd2:	683b      	ldr	r3, [r7, #0]
 8014bd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8014bd6:	683b      	ldr	r3, [r7, #0]
 8014bd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014bda:	461a      	mov	r2, r3
 8014bdc:	f000 fd2a 	bl	8015634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	681b      	ldr	r3, [r3, #0]
 8014be4:	2150      	movs	r1, #80	@ 0x50
 8014be6:	4618      	mov	r0, r3
 8014be8:	f000 fe39 	bl	801585e <TIM_ITRx_SetConfig>
      break;
 8014bec:	e02c      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8014bf2:	683b      	ldr	r3, [r7, #0]
 8014bf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8014bf6:	683b      	ldr	r3, [r7, #0]
 8014bf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8014bfa:	461a      	mov	r2, r3
 8014bfc:	f000 fd86 	bl	801570c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	2160      	movs	r1, #96	@ 0x60
 8014c06:	4618      	mov	r0, r3
 8014c08:	f000 fe29 	bl	801585e <TIM_ITRx_SetConfig>
      break;
 8014c0c:	e01c      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8014c12:	683b      	ldr	r3, [r7, #0]
 8014c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8014c16:	683b      	ldr	r3, [r7, #0]
 8014c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014c1a:	461a      	mov	r2, r3
 8014c1c:	f000 fd0a 	bl	8015634 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	2140      	movs	r1, #64	@ 0x40
 8014c26:	4618      	mov	r0, r3
 8014c28:	f000 fe19 	bl	801585e <TIM_ITRx_SetConfig>
      break;
 8014c2c:	e00c      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	681a      	ldr	r2, [r3, #0]
 8014c32:	683b      	ldr	r3, [r7, #0]
 8014c34:	681b      	ldr	r3, [r3, #0]
 8014c36:	4619      	mov	r1, r3
 8014c38:	4610      	mov	r0, r2
 8014c3a:	f000 fe10 	bl	801585e <TIM_ITRx_SetConfig>
      break;
 8014c3e:	e003      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8014c40:	2301      	movs	r3, #1
 8014c42:	73fb      	strb	r3, [r7, #15]
      break;
 8014c44:	e000      	b.n	8014c48 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8014c46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	2201      	movs	r2, #1
 8014c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	2200      	movs	r2, #0
 8014c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8014c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	3710      	adds	r7, #16
 8014c5e:	46bd      	mov	sp, r7
 8014c60:	bd80      	pop	{r7, pc}

08014c62 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8014c62:	b580      	push	{r7, lr}
 8014c64:	b082      	sub	sp, #8
 8014c66:	af00      	add	r7, sp, #0
 8014c68:	6078      	str	r0, [r7, #4]
 8014c6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014c72:	2b01      	cmp	r3, #1
 8014c74:	d101      	bne.n	8014c7a <HAL_TIM_SlaveConfigSynchro+0x18>
 8014c76:	2302      	movs	r3, #2
 8014c78:	e031      	b.n	8014cde <HAL_TIM_SlaveConfigSynchro+0x7c>
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	2201      	movs	r2, #1
 8014c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	2202      	movs	r2, #2
 8014c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8014c8a:	6839      	ldr	r1, [r7, #0]
 8014c8c:	6878      	ldr	r0, [r7, #4]
 8014c8e:	f000 fbcf 	bl	8015430 <TIM_SlaveTimer_SetConfig>
 8014c92:	4603      	mov	r3, r0
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d009      	beq.n	8014cac <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	2201      	movs	r2, #1
 8014c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	2200      	movs	r2, #0
 8014ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8014ca8:	2301      	movs	r3, #1
 8014caa:	e018      	b.n	8014cde <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	68da      	ldr	r2, [r3, #12]
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8014cba:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	681b      	ldr	r3, [r3, #0]
 8014cc0:	68da      	ldr	r2, [r3, #12]
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	681b      	ldr	r3, [r3, #0]
 8014cc6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8014cca:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	2201      	movs	r2, #1
 8014cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	2200      	movs	r2, #0
 8014cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8014cdc:	2300      	movs	r3, #0
}
 8014cde:	4618      	mov	r0, r3
 8014ce0:	3708      	adds	r7, #8
 8014ce2:	46bd      	mov	sp, r7
 8014ce4:	bd80      	pop	{r7, pc}

08014ce6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8014ce6:	b480      	push	{r7}
 8014ce8:	b083      	sub	sp, #12
 8014cea:	af00      	add	r7, sp, #0
 8014cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8014cee:	bf00      	nop
 8014cf0:	370c      	adds	r7, #12
 8014cf2:	46bd      	mov	sp, r7
 8014cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cf8:	4770      	bx	lr

08014cfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8014cfa:	b480      	push	{r7}
 8014cfc:	b083      	sub	sp, #12
 8014cfe:	af00      	add	r7, sp, #0
 8014d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8014d02:	bf00      	nop
 8014d04:	370c      	adds	r7, #12
 8014d06:	46bd      	mov	sp, r7
 8014d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d0c:	4770      	bx	lr

08014d0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8014d0e:	b480      	push	{r7}
 8014d10:	b083      	sub	sp, #12
 8014d12:	af00      	add	r7, sp, #0
 8014d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8014d16:	bf00      	nop
 8014d18:	370c      	adds	r7, #12
 8014d1a:	46bd      	mov	sp, r7
 8014d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d20:	4770      	bx	lr

08014d22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8014d22:	b480      	push	{r7}
 8014d24:	b083      	sub	sp, #12
 8014d26:	af00      	add	r7, sp, #0
 8014d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8014d2a:	bf00      	nop
 8014d2c:	370c      	adds	r7, #12
 8014d2e:	46bd      	mov	sp, r7
 8014d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d34:	4770      	bx	lr
	...

08014d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8014d38:	b480      	push	{r7}
 8014d3a:	b085      	sub	sp, #20
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]
 8014d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	4a46      	ldr	r2, [pc, #280]	@ (8014e64 <TIM_Base_SetConfig+0x12c>)
 8014d4c:	4293      	cmp	r3, r2
 8014d4e:	d013      	beq.n	8014d78 <TIM_Base_SetConfig+0x40>
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014d56:	d00f      	beq.n	8014d78 <TIM_Base_SetConfig+0x40>
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	4a43      	ldr	r2, [pc, #268]	@ (8014e68 <TIM_Base_SetConfig+0x130>)
 8014d5c:	4293      	cmp	r3, r2
 8014d5e:	d00b      	beq.n	8014d78 <TIM_Base_SetConfig+0x40>
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	4a42      	ldr	r2, [pc, #264]	@ (8014e6c <TIM_Base_SetConfig+0x134>)
 8014d64:	4293      	cmp	r3, r2
 8014d66:	d007      	beq.n	8014d78 <TIM_Base_SetConfig+0x40>
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	4a41      	ldr	r2, [pc, #260]	@ (8014e70 <TIM_Base_SetConfig+0x138>)
 8014d6c:	4293      	cmp	r3, r2
 8014d6e:	d003      	beq.n	8014d78 <TIM_Base_SetConfig+0x40>
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	4a40      	ldr	r2, [pc, #256]	@ (8014e74 <TIM_Base_SetConfig+0x13c>)
 8014d74:	4293      	cmp	r3, r2
 8014d76:	d108      	bne.n	8014d8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014d7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8014d80:	683b      	ldr	r3, [r7, #0]
 8014d82:	685b      	ldr	r3, [r3, #4]
 8014d84:	68fa      	ldr	r2, [r7, #12]
 8014d86:	4313      	orrs	r3, r2
 8014d88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	4a35      	ldr	r2, [pc, #212]	@ (8014e64 <TIM_Base_SetConfig+0x12c>)
 8014d8e:	4293      	cmp	r3, r2
 8014d90:	d01f      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014d98:	d01b      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	4a32      	ldr	r2, [pc, #200]	@ (8014e68 <TIM_Base_SetConfig+0x130>)
 8014d9e:	4293      	cmp	r3, r2
 8014da0:	d017      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	4a31      	ldr	r2, [pc, #196]	@ (8014e6c <TIM_Base_SetConfig+0x134>)
 8014da6:	4293      	cmp	r3, r2
 8014da8:	d013      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014daa:	687b      	ldr	r3, [r7, #4]
 8014dac:	4a30      	ldr	r2, [pc, #192]	@ (8014e70 <TIM_Base_SetConfig+0x138>)
 8014dae:	4293      	cmp	r3, r2
 8014db0:	d00f      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	4a2f      	ldr	r2, [pc, #188]	@ (8014e74 <TIM_Base_SetConfig+0x13c>)
 8014db6:	4293      	cmp	r3, r2
 8014db8:	d00b      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	4a2e      	ldr	r2, [pc, #184]	@ (8014e78 <TIM_Base_SetConfig+0x140>)
 8014dbe:	4293      	cmp	r3, r2
 8014dc0:	d007      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8014e7c <TIM_Base_SetConfig+0x144>)
 8014dc6:	4293      	cmp	r3, r2
 8014dc8:	d003      	beq.n	8014dd2 <TIM_Base_SetConfig+0x9a>
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	4a2c      	ldr	r2, [pc, #176]	@ (8014e80 <TIM_Base_SetConfig+0x148>)
 8014dce:	4293      	cmp	r3, r2
 8014dd0:	d108      	bne.n	8014de4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8014dda:	683b      	ldr	r3, [r7, #0]
 8014ddc:	68db      	ldr	r3, [r3, #12]
 8014dde:	68fa      	ldr	r2, [r7, #12]
 8014de0:	4313      	orrs	r3, r2
 8014de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8014de4:	68fb      	ldr	r3, [r7, #12]
 8014de6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8014dea:	683b      	ldr	r3, [r7, #0]
 8014dec:	695b      	ldr	r3, [r3, #20]
 8014dee:	4313      	orrs	r3, r2
 8014df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	68fa      	ldr	r2, [r7, #12]
 8014df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8014df8:	683b      	ldr	r3, [r7, #0]
 8014dfa:	689a      	ldr	r2, [r3, #8]
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8014e00:	683b      	ldr	r3, [r7, #0]
 8014e02:	681a      	ldr	r2, [r3, #0]
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	4a16      	ldr	r2, [pc, #88]	@ (8014e64 <TIM_Base_SetConfig+0x12c>)
 8014e0c:	4293      	cmp	r3, r2
 8014e0e:	d00f      	beq.n	8014e30 <TIM_Base_SetConfig+0xf8>
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	4a18      	ldr	r2, [pc, #96]	@ (8014e74 <TIM_Base_SetConfig+0x13c>)
 8014e14:	4293      	cmp	r3, r2
 8014e16:	d00b      	beq.n	8014e30 <TIM_Base_SetConfig+0xf8>
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	4a17      	ldr	r2, [pc, #92]	@ (8014e78 <TIM_Base_SetConfig+0x140>)
 8014e1c:	4293      	cmp	r3, r2
 8014e1e:	d007      	beq.n	8014e30 <TIM_Base_SetConfig+0xf8>
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	4a16      	ldr	r2, [pc, #88]	@ (8014e7c <TIM_Base_SetConfig+0x144>)
 8014e24:	4293      	cmp	r3, r2
 8014e26:	d003      	beq.n	8014e30 <TIM_Base_SetConfig+0xf8>
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	4a15      	ldr	r2, [pc, #84]	@ (8014e80 <TIM_Base_SetConfig+0x148>)
 8014e2c:	4293      	cmp	r3, r2
 8014e2e:	d103      	bne.n	8014e38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8014e30:	683b      	ldr	r3, [r7, #0]
 8014e32:	691a      	ldr	r2, [r3, #16]
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	2201      	movs	r2, #1
 8014e3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	691b      	ldr	r3, [r3, #16]
 8014e42:	f003 0301 	and.w	r3, r3, #1
 8014e46:	2b01      	cmp	r3, #1
 8014e48:	d105      	bne.n	8014e56 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	691b      	ldr	r3, [r3, #16]
 8014e4e:	f023 0201 	bic.w	r2, r3, #1
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	611a      	str	r2, [r3, #16]
  }
}
 8014e56:	bf00      	nop
 8014e58:	3714      	adds	r7, #20
 8014e5a:	46bd      	mov	sp, r7
 8014e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e60:	4770      	bx	lr
 8014e62:	bf00      	nop
 8014e64:	40012c00 	.word	0x40012c00
 8014e68:	40000400 	.word	0x40000400
 8014e6c:	40000800 	.word	0x40000800
 8014e70:	40000c00 	.word	0x40000c00
 8014e74:	40013400 	.word	0x40013400
 8014e78:	40014000 	.word	0x40014000
 8014e7c:	40014400 	.word	0x40014400
 8014e80:	40014800 	.word	0x40014800

08014e84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014e84:	b480      	push	{r7}
 8014e86:	b087      	sub	sp, #28
 8014e88:	af00      	add	r7, sp, #0
 8014e8a:	6078      	str	r0, [r7, #4]
 8014e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	6a1b      	ldr	r3, [r3, #32]
 8014e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6a1b      	ldr	r3, [r3, #32]
 8014e98:	f023 0201 	bic.w	r2, r3, #1
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	685b      	ldr	r3, [r3, #4]
 8014ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	699b      	ldr	r3, [r3, #24]
 8014eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8014eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	f023 0303 	bic.w	r3, r3, #3
 8014ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8014ec0:	683b      	ldr	r3, [r7, #0]
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	68fa      	ldr	r2, [r7, #12]
 8014ec6:	4313      	orrs	r3, r2
 8014ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8014eca:	697b      	ldr	r3, [r7, #20]
 8014ecc:	f023 0302 	bic.w	r3, r3, #2
 8014ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8014ed2:	683b      	ldr	r3, [r7, #0]
 8014ed4:	689b      	ldr	r3, [r3, #8]
 8014ed6:	697a      	ldr	r2, [r7, #20]
 8014ed8:	4313      	orrs	r3, r2
 8014eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	4a2c      	ldr	r2, [pc, #176]	@ (8014f90 <TIM_OC1_SetConfig+0x10c>)
 8014ee0:	4293      	cmp	r3, r2
 8014ee2:	d00f      	beq.n	8014f04 <TIM_OC1_SetConfig+0x80>
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	4a2b      	ldr	r2, [pc, #172]	@ (8014f94 <TIM_OC1_SetConfig+0x110>)
 8014ee8:	4293      	cmp	r3, r2
 8014eea:	d00b      	beq.n	8014f04 <TIM_OC1_SetConfig+0x80>
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	4a2a      	ldr	r2, [pc, #168]	@ (8014f98 <TIM_OC1_SetConfig+0x114>)
 8014ef0:	4293      	cmp	r3, r2
 8014ef2:	d007      	beq.n	8014f04 <TIM_OC1_SetConfig+0x80>
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	4a29      	ldr	r2, [pc, #164]	@ (8014f9c <TIM_OC1_SetConfig+0x118>)
 8014ef8:	4293      	cmp	r3, r2
 8014efa:	d003      	beq.n	8014f04 <TIM_OC1_SetConfig+0x80>
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	4a28      	ldr	r2, [pc, #160]	@ (8014fa0 <TIM_OC1_SetConfig+0x11c>)
 8014f00:	4293      	cmp	r3, r2
 8014f02:	d10c      	bne.n	8014f1e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8014f04:	697b      	ldr	r3, [r7, #20]
 8014f06:	f023 0308 	bic.w	r3, r3, #8
 8014f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8014f0c:	683b      	ldr	r3, [r7, #0]
 8014f0e:	68db      	ldr	r3, [r3, #12]
 8014f10:	697a      	ldr	r2, [r7, #20]
 8014f12:	4313      	orrs	r3, r2
 8014f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8014f16:	697b      	ldr	r3, [r7, #20]
 8014f18:	f023 0304 	bic.w	r3, r3, #4
 8014f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	4a1b      	ldr	r2, [pc, #108]	@ (8014f90 <TIM_OC1_SetConfig+0x10c>)
 8014f22:	4293      	cmp	r3, r2
 8014f24:	d00f      	beq.n	8014f46 <TIM_OC1_SetConfig+0xc2>
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	4a1a      	ldr	r2, [pc, #104]	@ (8014f94 <TIM_OC1_SetConfig+0x110>)
 8014f2a:	4293      	cmp	r3, r2
 8014f2c:	d00b      	beq.n	8014f46 <TIM_OC1_SetConfig+0xc2>
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	4a19      	ldr	r2, [pc, #100]	@ (8014f98 <TIM_OC1_SetConfig+0x114>)
 8014f32:	4293      	cmp	r3, r2
 8014f34:	d007      	beq.n	8014f46 <TIM_OC1_SetConfig+0xc2>
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	4a18      	ldr	r2, [pc, #96]	@ (8014f9c <TIM_OC1_SetConfig+0x118>)
 8014f3a:	4293      	cmp	r3, r2
 8014f3c:	d003      	beq.n	8014f46 <TIM_OC1_SetConfig+0xc2>
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	4a17      	ldr	r2, [pc, #92]	@ (8014fa0 <TIM_OC1_SetConfig+0x11c>)
 8014f42:	4293      	cmp	r3, r2
 8014f44:	d111      	bne.n	8014f6a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8014f46:	693b      	ldr	r3, [r7, #16]
 8014f48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8014f4e:	693b      	ldr	r3, [r7, #16]
 8014f50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8014f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8014f56:	683b      	ldr	r3, [r7, #0]
 8014f58:	695b      	ldr	r3, [r3, #20]
 8014f5a:	693a      	ldr	r2, [r7, #16]
 8014f5c:	4313      	orrs	r3, r2
 8014f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8014f60:	683b      	ldr	r3, [r7, #0]
 8014f62:	699b      	ldr	r3, [r3, #24]
 8014f64:	693a      	ldr	r2, [r7, #16]
 8014f66:	4313      	orrs	r3, r2
 8014f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	693a      	ldr	r2, [r7, #16]
 8014f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	68fa      	ldr	r2, [r7, #12]
 8014f74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8014f76:	683b      	ldr	r3, [r7, #0]
 8014f78:	685a      	ldr	r2, [r3, #4]
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	697a      	ldr	r2, [r7, #20]
 8014f82:	621a      	str	r2, [r3, #32]
}
 8014f84:	bf00      	nop
 8014f86:	371c      	adds	r7, #28
 8014f88:	46bd      	mov	sp, r7
 8014f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f8e:	4770      	bx	lr
 8014f90:	40012c00 	.word	0x40012c00
 8014f94:	40013400 	.word	0x40013400
 8014f98:	40014000 	.word	0x40014000
 8014f9c:	40014400 	.word	0x40014400
 8014fa0:	40014800 	.word	0x40014800

08014fa4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8014fa4:	b480      	push	{r7}
 8014fa6:	b087      	sub	sp, #28
 8014fa8:	af00      	add	r7, sp, #0
 8014faa:	6078      	str	r0, [r7, #4]
 8014fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	6a1b      	ldr	r3, [r3, #32]
 8014fb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	6a1b      	ldr	r3, [r3, #32]
 8014fb8:	f023 0210 	bic.w	r2, r3, #16
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	685b      	ldr	r3, [r3, #4]
 8014fc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	699b      	ldr	r3, [r3, #24]
 8014fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8014fd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8014fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8014fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8014fe0:	683b      	ldr	r3, [r7, #0]
 8014fe2:	681b      	ldr	r3, [r3, #0]
 8014fe4:	021b      	lsls	r3, r3, #8
 8014fe6:	68fa      	ldr	r2, [r7, #12]
 8014fe8:	4313      	orrs	r3, r2
 8014fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8014fec:	697b      	ldr	r3, [r7, #20]
 8014fee:	f023 0320 	bic.w	r3, r3, #32
 8014ff2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8014ff4:	683b      	ldr	r3, [r7, #0]
 8014ff6:	689b      	ldr	r3, [r3, #8]
 8014ff8:	011b      	lsls	r3, r3, #4
 8014ffa:	697a      	ldr	r2, [r7, #20]
 8014ffc:	4313      	orrs	r3, r2
 8014ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	4a28      	ldr	r2, [pc, #160]	@ (80150a4 <TIM_OC2_SetConfig+0x100>)
 8015004:	4293      	cmp	r3, r2
 8015006:	d003      	beq.n	8015010 <TIM_OC2_SetConfig+0x6c>
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	4a27      	ldr	r2, [pc, #156]	@ (80150a8 <TIM_OC2_SetConfig+0x104>)
 801500c:	4293      	cmp	r3, r2
 801500e:	d10d      	bne.n	801502c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8015010:	697b      	ldr	r3, [r7, #20]
 8015012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015016:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8015018:	683b      	ldr	r3, [r7, #0]
 801501a:	68db      	ldr	r3, [r3, #12]
 801501c:	011b      	lsls	r3, r3, #4
 801501e:	697a      	ldr	r2, [r7, #20]
 8015020:	4313      	orrs	r3, r2
 8015022:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8015024:	697b      	ldr	r3, [r7, #20]
 8015026:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801502a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	4a1d      	ldr	r2, [pc, #116]	@ (80150a4 <TIM_OC2_SetConfig+0x100>)
 8015030:	4293      	cmp	r3, r2
 8015032:	d00f      	beq.n	8015054 <TIM_OC2_SetConfig+0xb0>
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	4a1c      	ldr	r2, [pc, #112]	@ (80150a8 <TIM_OC2_SetConfig+0x104>)
 8015038:	4293      	cmp	r3, r2
 801503a:	d00b      	beq.n	8015054 <TIM_OC2_SetConfig+0xb0>
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	4a1b      	ldr	r2, [pc, #108]	@ (80150ac <TIM_OC2_SetConfig+0x108>)
 8015040:	4293      	cmp	r3, r2
 8015042:	d007      	beq.n	8015054 <TIM_OC2_SetConfig+0xb0>
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	4a1a      	ldr	r2, [pc, #104]	@ (80150b0 <TIM_OC2_SetConfig+0x10c>)
 8015048:	4293      	cmp	r3, r2
 801504a:	d003      	beq.n	8015054 <TIM_OC2_SetConfig+0xb0>
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	4a19      	ldr	r2, [pc, #100]	@ (80150b4 <TIM_OC2_SetConfig+0x110>)
 8015050:	4293      	cmp	r3, r2
 8015052:	d113      	bne.n	801507c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8015054:	693b      	ldr	r3, [r7, #16]
 8015056:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801505a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801505c:	693b      	ldr	r3, [r7, #16]
 801505e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8015062:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8015064:	683b      	ldr	r3, [r7, #0]
 8015066:	695b      	ldr	r3, [r3, #20]
 8015068:	009b      	lsls	r3, r3, #2
 801506a:	693a      	ldr	r2, [r7, #16]
 801506c:	4313      	orrs	r3, r2
 801506e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8015070:	683b      	ldr	r3, [r7, #0]
 8015072:	699b      	ldr	r3, [r3, #24]
 8015074:	009b      	lsls	r3, r3, #2
 8015076:	693a      	ldr	r2, [r7, #16]
 8015078:	4313      	orrs	r3, r2
 801507a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	693a      	ldr	r2, [r7, #16]
 8015080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	68fa      	ldr	r2, [r7, #12]
 8015086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8015088:	683b      	ldr	r3, [r7, #0]
 801508a:	685a      	ldr	r2, [r3, #4]
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	697a      	ldr	r2, [r7, #20]
 8015094:	621a      	str	r2, [r3, #32]
}
 8015096:	bf00      	nop
 8015098:	371c      	adds	r7, #28
 801509a:	46bd      	mov	sp, r7
 801509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a0:	4770      	bx	lr
 80150a2:	bf00      	nop
 80150a4:	40012c00 	.word	0x40012c00
 80150a8:	40013400 	.word	0x40013400
 80150ac:	40014000 	.word	0x40014000
 80150b0:	40014400 	.word	0x40014400
 80150b4:	40014800 	.word	0x40014800

080150b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80150b8:	b480      	push	{r7}
 80150ba:	b087      	sub	sp, #28
 80150bc:	af00      	add	r7, sp, #0
 80150be:	6078      	str	r0, [r7, #4]
 80150c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	6a1b      	ldr	r3, [r3, #32]
 80150c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	6a1b      	ldr	r3, [r3, #32]
 80150cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	685b      	ldr	r3, [r3, #4]
 80150d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	69db      	ldr	r3, [r3, #28]
 80150de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80150e0:	68fb      	ldr	r3, [r7, #12]
 80150e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80150e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80150ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80150ec:	68fb      	ldr	r3, [r7, #12]
 80150ee:	f023 0303 	bic.w	r3, r3, #3
 80150f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80150f4:	683b      	ldr	r3, [r7, #0]
 80150f6:	681b      	ldr	r3, [r3, #0]
 80150f8:	68fa      	ldr	r2, [r7, #12]
 80150fa:	4313      	orrs	r3, r2
 80150fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80150fe:	697b      	ldr	r3, [r7, #20]
 8015100:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8015104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8015106:	683b      	ldr	r3, [r7, #0]
 8015108:	689b      	ldr	r3, [r3, #8]
 801510a:	021b      	lsls	r3, r3, #8
 801510c:	697a      	ldr	r2, [r7, #20]
 801510e:	4313      	orrs	r3, r2
 8015110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	4a27      	ldr	r2, [pc, #156]	@ (80151b4 <TIM_OC3_SetConfig+0xfc>)
 8015116:	4293      	cmp	r3, r2
 8015118:	d003      	beq.n	8015122 <TIM_OC3_SetConfig+0x6a>
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	4a26      	ldr	r2, [pc, #152]	@ (80151b8 <TIM_OC3_SetConfig+0x100>)
 801511e:	4293      	cmp	r3, r2
 8015120:	d10d      	bne.n	801513e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8015122:	697b      	ldr	r3, [r7, #20]
 8015124:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8015128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801512a:	683b      	ldr	r3, [r7, #0]
 801512c:	68db      	ldr	r3, [r3, #12]
 801512e:	021b      	lsls	r3, r3, #8
 8015130:	697a      	ldr	r2, [r7, #20]
 8015132:	4313      	orrs	r3, r2
 8015134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8015136:	697b      	ldr	r3, [r7, #20]
 8015138:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801513c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	4a1c      	ldr	r2, [pc, #112]	@ (80151b4 <TIM_OC3_SetConfig+0xfc>)
 8015142:	4293      	cmp	r3, r2
 8015144:	d00f      	beq.n	8015166 <TIM_OC3_SetConfig+0xae>
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	4a1b      	ldr	r2, [pc, #108]	@ (80151b8 <TIM_OC3_SetConfig+0x100>)
 801514a:	4293      	cmp	r3, r2
 801514c:	d00b      	beq.n	8015166 <TIM_OC3_SetConfig+0xae>
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	4a1a      	ldr	r2, [pc, #104]	@ (80151bc <TIM_OC3_SetConfig+0x104>)
 8015152:	4293      	cmp	r3, r2
 8015154:	d007      	beq.n	8015166 <TIM_OC3_SetConfig+0xae>
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	4a19      	ldr	r2, [pc, #100]	@ (80151c0 <TIM_OC3_SetConfig+0x108>)
 801515a:	4293      	cmp	r3, r2
 801515c:	d003      	beq.n	8015166 <TIM_OC3_SetConfig+0xae>
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	4a18      	ldr	r2, [pc, #96]	@ (80151c4 <TIM_OC3_SetConfig+0x10c>)
 8015162:	4293      	cmp	r3, r2
 8015164:	d113      	bne.n	801518e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8015166:	693b      	ldr	r3, [r7, #16]
 8015168:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801516c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801516e:	693b      	ldr	r3, [r7, #16]
 8015170:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8015174:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8015176:	683b      	ldr	r3, [r7, #0]
 8015178:	695b      	ldr	r3, [r3, #20]
 801517a:	011b      	lsls	r3, r3, #4
 801517c:	693a      	ldr	r2, [r7, #16]
 801517e:	4313      	orrs	r3, r2
 8015180:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8015182:	683b      	ldr	r3, [r7, #0]
 8015184:	699b      	ldr	r3, [r3, #24]
 8015186:	011b      	lsls	r3, r3, #4
 8015188:	693a      	ldr	r2, [r7, #16]
 801518a:	4313      	orrs	r3, r2
 801518c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	693a      	ldr	r2, [r7, #16]
 8015192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	68fa      	ldr	r2, [r7, #12]
 8015198:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801519a:	683b      	ldr	r3, [r7, #0]
 801519c:	685a      	ldr	r2, [r3, #4]
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	697a      	ldr	r2, [r7, #20]
 80151a6:	621a      	str	r2, [r3, #32]
}
 80151a8:	bf00      	nop
 80151aa:	371c      	adds	r7, #28
 80151ac:	46bd      	mov	sp, r7
 80151ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151b2:	4770      	bx	lr
 80151b4:	40012c00 	.word	0x40012c00
 80151b8:	40013400 	.word	0x40013400
 80151bc:	40014000 	.word	0x40014000
 80151c0:	40014400 	.word	0x40014400
 80151c4:	40014800 	.word	0x40014800

080151c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80151c8:	b480      	push	{r7}
 80151ca:	b087      	sub	sp, #28
 80151cc:	af00      	add	r7, sp, #0
 80151ce:	6078      	str	r0, [r7, #4]
 80151d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	6a1b      	ldr	r3, [r3, #32]
 80151d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	6a1b      	ldr	r3, [r3, #32]
 80151dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	685b      	ldr	r3, [r3, #4]
 80151e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	69db      	ldr	r3, [r3, #28]
 80151ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80151f0:	68fb      	ldr	r3, [r7, #12]
 80151f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80151f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80151fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80151fc:	68fb      	ldr	r3, [r7, #12]
 80151fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8015202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8015204:	683b      	ldr	r3, [r7, #0]
 8015206:	681b      	ldr	r3, [r3, #0]
 8015208:	021b      	lsls	r3, r3, #8
 801520a:	68fa      	ldr	r2, [r7, #12]
 801520c:	4313      	orrs	r3, r2
 801520e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8015210:	693b      	ldr	r3, [r7, #16]
 8015212:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8015216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8015218:	683b      	ldr	r3, [r7, #0]
 801521a:	689b      	ldr	r3, [r3, #8]
 801521c:	031b      	lsls	r3, r3, #12
 801521e:	693a      	ldr	r2, [r7, #16]
 8015220:	4313      	orrs	r3, r2
 8015222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	4a18      	ldr	r2, [pc, #96]	@ (8015288 <TIM_OC4_SetConfig+0xc0>)
 8015228:	4293      	cmp	r3, r2
 801522a:	d00f      	beq.n	801524c <TIM_OC4_SetConfig+0x84>
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	4a17      	ldr	r2, [pc, #92]	@ (801528c <TIM_OC4_SetConfig+0xc4>)
 8015230:	4293      	cmp	r3, r2
 8015232:	d00b      	beq.n	801524c <TIM_OC4_SetConfig+0x84>
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	4a16      	ldr	r2, [pc, #88]	@ (8015290 <TIM_OC4_SetConfig+0xc8>)
 8015238:	4293      	cmp	r3, r2
 801523a:	d007      	beq.n	801524c <TIM_OC4_SetConfig+0x84>
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	4a15      	ldr	r2, [pc, #84]	@ (8015294 <TIM_OC4_SetConfig+0xcc>)
 8015240:	4293      	cmp	r3, r2
 8015242:	d003      	beq.n	801524c <TIM_OC4_SetConfig+0x84>
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	4a14      	ldr	r2, [pc, #80]	@ (8015298 <TIM_OC4_SetConfig+0xd0>)
 8015248:	4293      	cmp	r3, r2
 801524a:	d109      	bne.n	8015260 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 801524c:	697b      	ldr	r3, [r7, #20]
 801524e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8015252:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8015254:	683b      	ldr	r3, [r7, #0]
 8015256:	695b      	ldr	r3, [r3, #20]
 8015258:	019b      	lsls	r3, r3, #6
 801525a:	697a      	ldr	r2, [r7, #20]
 801525c:	4313      	orrs	r3, r2
 801525e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	697a      	ldr	r2, [r7, #20]
 8015264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	68fa      	ldr	r2, [r7, #12]
 801526a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 801526c:	683b      	ldr	r3, [r7, #0]
 801526e:	685a      	ldr	r2, [r3, #4]
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	693a      	ldr	r2, [r7, #16]
 8015278:	621a      	str	r2, [r3, #32]
}
 801527a:	bf00      	nop
 801527c:	371c      	adds	r7, #28
 801527e:	46bd      	mov	sp, r7
 8015280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015284:	4770      	bx	lr
 8015286:	bf00      	nop
 8015288:	40012c00 	.word	0x40012c00
 801528c:	40013400 	.word	0x40013400
 8015290:	40014000 	.word	0x40014000
 8015294:	40014400 	.word	0x40014400
 8015298:	40014800 	.word	0x40014800

0801529c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801529c:	b480      	push	{r7}
 801529e:	b087      	sub	sp, #28
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
 80152a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	6a1b      	ldr	r3, [r3, #32]
 80152aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	6a1b      	ldr	r3, [r3, #32]
 80152b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	685b      	ldr	r3, [r3, #4]
 80152bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80152c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80152c4:	68fb      	ldr	r3, [r7, #12]
 80152c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80152ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80152ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80152d0:	683b      	ldr	r3, [r7, #0]
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	68fa      	ldr	r2, [r7, #12]
 80152d6:	4313      	orrs	r3, r2
 80152d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80152da:	693b      	ldr	r3, [r7, #16]
 80152dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80152e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80152e2:	683b      	ldr	r3, [r7, #0]
 80152e4:	689b      	ldr	r3, [r3, #8]
 80152e6:	041b      	lsls	r3, r3, #16
 80152e8:	693a      	ldr	r2, [r7, #16]
 80152ea:	4313      	orrs	r3, r2
 80152ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	4a17      	ldr	r2, [pc, #92]	@ (8015350 <TIM_OC5_SetConfig+0xb4>)
 80152f2:	4293      	cmp	r3, r2
 80152f4:	d00f      	beq.n	8015316 <TIM_OC5_SetConfig+0x7a>
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	4a16      	ldr	r2, [pc, #88]	@ (8015354 <TIM_OC5_SetConfig+0xb8>)
 80152fa:	4293      	cmp	r3, r2
 80152fc:	d00b      	beq.n	8015316 <TIM_OC5_SetConfig+0x7a>
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	4a15      	ldr	r2, [pc, #84]	@ (8015358 <TIM_OC5_SetConfig+0xbc>)
 8015302:	4293      	cmp	r3, r2
 8015304:	d007      	beq.n	8015316 <TIM_OC5_SetConfig+0x7a>
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	4a14      	ldr	r2, [pc, #80]	@ (801535c <TIM_OC5_SetConfig+0xc0>)
 801530a:	4293      	cmp	r3, r2
 801530c:	d003      	beq.n	8015316 <TIM_OC5_SetConfig+0x7a>
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	4a13      	ldr	r2, [pc, #76]	@ (8015360 <TIM_OC5_SetConfig+0xc4>)
 8015312:	4293      	cmp	r3, r2
 8015314:	d109      	bne.n	801532a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8015316:	697b      	ldr	r3, [r7, #20]
 8015318:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801531c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801531e:	683b      	ldr	r3, [r7, #0]
 8015320:	695b      	ldr	r3, [r3, #20]
 8015322:	021b      	lsls	r3, r3, #8
 8015324:	697a      	ldr	r2, [r7, #20]
 8015326:	4313      	orrs	r3, r2
 8015328:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	697a      	ldr	r2, [r7, #20]
 801532e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	68fa      	ldr	r2, [r7, #12]
 8015334:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8015336:	683b      	ldr	r3, [r7, #0]
 8015338:	685a      	ldr	r2, [r3, #4]
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	693a      	ldr	r2, [r7, #16]
 8015342:	621a      	str	r2, [r3, #32]
}
 8015344:	bf00      	nop
 8015346:	371c      	adds	r7, #28
 8015348:	46bd      	mov	sp, r7
 801534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801534e:	4770      	bx	lr
 8015350:	40012c00 	.word	0x40012c00
 8015354:	40013400 	.word	0x40013400
 8015358:	40014000 	.word	0x40014000
 801535c:	40014400 	.word	0x40014400
 8015360:	40014800 	.word	0x40014800

08015364 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8015364:	b480      	push	{r7}
 8015366:	b087      	sub	sp, #28
 8015368:	af00      	add	r7, sp, #0
 801536a:	6078      	str	r0, [r7, #4]
 801536c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	6a1b      	ldr	r3, [r3, #32]
 8015372:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	6a1b      	ldr	r3, [r3, #32]
 8015378:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	685b      	ldr	r3, [r3, #4]
 8015384:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801538a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 801538c:	68fb      	ldr	r3, [r7, #12]
 801538e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8015392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8015396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8015398:	683b      	ldr	r3, [r7, #0]
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	021b      	lsls	r3, r3, #8
 801539e:	68fa      	ldr	r2, [r7, #12]
 80153a0:	4313      	orrs	r3, r2
 80153a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80153a4:	693b      	ldr	r3, [r7, #16]
 80153a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80153aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	689b      	ldr	r3, [r3, #8]
 80153b0:	051b      	lsls	r3, r3, #20
 80153b2:	693a      	ldr	r2, [r7, #16]
 80153b4:	4313      	orrs	r3, r2
 80153b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	4a18      	ldr	r2, [pc, #96]	@ (801541c <TIM_OC6_SetConfig+0xb8>)
 80153bc:	4293      	cmp	r3, r2
 80153be:	d00f      	beq.n	80153e0 <TIM_OC6_SetConfig+0x7c>
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	4a17      	ldr	r2, [pc, #92]	@ (8015420 <TIM_OC6_SetConfig+0xbc>)
 80153c4:	4293      	cmp	r3, r2
 80153c6:	d00b      	beq.n	80153e0 <TIM_OC6_SetConfig+0x7c>
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	4a16      	ldr	r2, [pc, #88]	@ (8015424 <TIM_OC6_SetConfig+0xc0>)
 80153cc:	4293      	cmp	r3, r2
 80153ce:	d007      	beq.n	80153e0 <TIM_OC6_SetConfig+0x7c>
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	4a15      	ldr	r2, [pc, #84]	@ (8015428 <TIM_OC6_SetConfig+0xc4>)
 80153d4:	4293      	cmp	r3, r2
 80153d6:	d003      	beq.n	80153e0 <TIM_OC6_SetConfig+0x7c>
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	4a14      	ldr	r2, [pc, #80]	@ (801542c <TIM_OC6_SetConfig+0xc8>)
 80153dc:	4293      	cmp	r3, r2
 80153de:	d109      	bne.n	80153f4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80153e0:	697b      	ldr	r3, [r7, #20]
 80153e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80153e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80153e8:	683b      	ldr	r3, [r7, #0]
 80153ea:	695b      	ldr	r3, [r3, #20]
 80153ec:	029b      	lsls	r3, r3, #10
 80153ee:	697a      	ldr	r2, [r7, #20]
 80153f0:	4313      	orrs	r3, r2
 80153f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	697a      	ldr	r2, [r7, #20]
 80153f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	68fa      	ldr	r2, [r7, #12]
 80153fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8015400:	683b      	ldr	r3, [r7, #0]
 8015402:	685a      	ldr	r2, [r3, #4]
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	693a      	ldr	r2, [r7, #16]
 801540c:	621a      	str	r2, [r3, #32]
}
 801540e:	bf00      	nop
 8015410:	371c      	adds	r7, #28
 8015412:	46bd      	mov	sp, r7
 8015414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015418:	4770      	bx	lr
 801541a:	bf00      	nop
 801541c:	40012c00 	.word	0x40012c00
 8015420:	40013400 	.word	0x40013400
 8015424:	40014000 	.word	0x40014000
 8015428:	40014400 	.word	0x40014400
 801542c:	40014800 	.word	0x40014800

08015430 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8015430:	b580      	push	{r7, lr}
 8015432:	b086      	sub	sp, #24
 8015434:	af00      	add	r7, sp, #0
 8015436:	6078      	str	r0, [r7, #4]
 8015438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801543a:	2300      	movs	r3, #0
 801543c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	681b      	ldr	r3, [r3, #0]
 8015442:	689b      	ldr	r3, [r3, #8]
 8015444:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8015446:	693b      	ldr	r3, [r7, #16]
 8015448:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801544c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 801544e:	683b      	ldr	r3, [r7, #0]
 8015450:	685b      	ldr	r3, [r3, #4]
 8015452:	693a      	ldr	r2, [r7, #16]
 8015454:	4313      	orrs	r3, r2
 8015456:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8015458:	693b      	ldr	r3, [r7, #16]
 801545a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801545e:	f023 0307 	bic.w	r3, r3, #7
 8015462:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8015464:	683b      	ldr	r3, [r7, #0]
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	693a      	ldr	r2, [r7, #16]
 801546a:	4313      	orrs	r3, r2
 801546c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	681b      	ldr	r3, [r3, #0]
 8015472:	693a      	ldr	r2, [r7, #16]
 8015474:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8015476:	683b      	ldr	r3, [r7, #0]
 8015478:	685b      	ldr	r3, [r3, #4]
 801547a:	2b70      	cmp	r3, #112	@ 0x70
 801547c:	d01a      	beq.n	80154b4 <TIM_SlaveTimer_SetConfig+0x84>
 801547e:	2b70      	cmp	r3, #112	@ 0x70
 8015480:	d860      	bhi.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
 8015482:	2b60      	cmp	r3, #96	@ 0x60
 8015484:	d054      	beq.n	8015530 <TIM_SlaveTimer_SetConfig+0x100>
 8015486:	2b60      	cmp	r3, #96	@ 0x60
 8015488:	d85c      	bhi.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
 801548a:	2b50      	cmp	r3, #80	@ 0x50
 801548c:	d046      	beq.n	801551c <TIM_SlaveTimer_SetConfig+0xec>
 801548e:	2b50      	cmp	r3, #80	@ 0x50
 8015490:	d858      	bhi.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
 8015492:	2b40      	cmp	r3, #64	@ 0x40
 8015494:	d019      	beq.n	80154ca <TIM_SlaveTimer_SetConfig+0x9a>
 8015496:	2b40      	cmp	r3, #64	@ 0x40
 8015498:	d854      	bhi.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
 801549a:	2b30      	cmp	r3, #48	@ 0x30
 801549c:	d055      	beq.n	801554a <TIM_SlaveTimer_SetConfig+0x11a>
 801549e:	2b30      	cmp	r3, #48	@ 0x30
 80154a0:	d850      	bhi.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
 80154a2:	2b20      	cmp	r3, #32
 80154a4:	d051      	beq.n	801554a <TIM_SlaveTimer_SetConfig+0x11a>
 80154a6:	2b20      	cmp	r3, #32
 80154a8:	d84c      	bhi.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d04d      	beq.n	801554a <TIM_SlaveTimer_SetConfig+0x11a>
 80154ae:	2b10      	cmp	r3, #16
 80154b0:	d04b      	beq.n	801554a <TIM_SlaveTimer_SetConfig+0x11a>
 80154b2:	e047      	b.n	8015544 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80154b8:	683b      	ldr	r3, [r7, #0]
 80154ba:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80154bc:	683b      	ldr	r3, [r7, #0]
 80154be:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80154c0:	683b      	ldr	r3, [r7, #0]
 80154c2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80154c4:	f000 f9e6 	bl	8015894 <TIM_ETR_SetConfig>
      break;
 80154c8:	e040      	b.n	801554c <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80154ca:	683b      	ldr	r3, [r7, #0]
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	2b05      	cmp	r3, #5
 80154d0:	d101      	bne.n	80154d6 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80154d2:	2301      	movs	r3, #1
 80154d4:	e03b      	b.n	801554e <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	681b      	ldr	r3, [r3, #0]
 80154da:	6a1b      	ldr	r3, [r3, #32]
 80154dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	6a1a      	ldr	r2, [r3, #32]
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	681b      	ldr	r3, [r3, #0]
 80154e8:	f022 0201 	bic.w	r2, r2, #1
 80154ec:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	699b      	ldr	r3, [r3, #24]
 80154f4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80154f6:	68bb      	ldr	r3, [r7, #8]
 80154f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80154fc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80154fe:	683b      	ldr	r3, [r7, #0]
 8015500:	691b      	ldr	r3, [r3, #16]
 8015502:	011b      	lsls	r3, r3, #4
 8015504:	68ba      	ldr	r2, [r7, #8]
 8015506:	4313      	orrs	r3, r2
 8015508:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	68ba      	ldr	r2, [r7, #8]
 8015510:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	68fa      	ldr	r2, [r7, #12]
 8015518:	621a      	str	r2, [r3, #32]
      break;
 801551a:	e017      	b.n	801554c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8015520:	683b      	ldr	r3, [r7, #0]
 8015522:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8015524:	683b      	ldr	r3, [r7, #0]
 8015526:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8015528:	461a      	mov	r2, r3
 801552a:	f000 f883 	bl	8015634 <TIM_TI1_ConfigInputStage>
      break;
 801552e:	e00d      	b.n	801554c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8015534:	683b      	ldr	r3, [r7, #0]
 8015536:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8015538:	683b      	ldr	r3, [r7, #0]
 801553a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801553c:	461a      	mov	r2, r3
 801553e:	f000 f8e5 	bl	801570c <TIM_TI2_ConfigInputStage>
      break;
 8015542:	e003      	b.n	801554c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8015544:	2301      	movs	r3, #1
 8015546:	75fb      	strb	r3, [r7, #23]
      break;
 8015548:	e000      	b.n	801554c <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 801554a:	bf00      	nop
  }

  return status;
 801554c:	7dfb      	ldrb	r3, [r7, #23]
}
 801554e:	4618      	mov	r0, r3
 8015550:	3718      	adds	r7, #24
 8015552:	46bd      	mov	sp, r7
 8015554:	bd80      	pop	{r7, pc}
	...

08015558 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8015558:	b480      	push	{r7}
 801555a:	b087      	sub	sp, #28
 801555c:	af00      	add	r7, sp, #0
 801555e:	60f8      	str	r0, [r7, #12]
 8015560:	60b9      	str	r1, [r7, #8]
 8015562:	607a      	str	r2, [r7, #4]
 8015564:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	6a1b      	ldr	r3, [r3, #32]
 801556a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801556c:	68fb      	ldr	r3, [r7, #12]
 801556e:	6a1b      	ldr	r3, [r3, #32]
 8015570:	f023 0201 	bic.w	r2, r3, #1
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8015578:	68fb      	ldr	r3, [r7, #12]
 801557a:	699b      	ldr	r3, [r3, #24]
 801557c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	4a26      	ldr	r2, [pc, #152]	@ (801561c <TIM_TI1_SetConfig+0xc4>)
 8015582:	4293      	cmp	r3, r2
 8015584:	d017      	beq.n	80155b6 <TIM_TI1_SetConfig+0x5e>
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801558c:	d013      	beq.n	80155b6 <TIM_TI1_SetConfig+0x5e>
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	4a23      	ldr	r2, [pc, #140]	@ (8015620 <TIM_TI1_SetConfig+0xc8>)
 8015592:	4293      	cmp	r3, r2
 8015594:	d00f      	beq.n	80155b6 <TIM_TI1_SetConfig+0x5e>
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	4a22      	ldr	r2, [pc, #136]	@ (8015624 <TIM_TI1_SetConfig+0xcc>)
 801559a:	4293      	cmp	r3, r2
 801559c:	d00b      	beq.n	80155b6 <TIM_TI1_SetConfig+0x5e>
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	4a21      	ldr	r2, [pc, #132]	@ (8015628 <TIM_TI1_SetConfig+0xd0>)
 80155a2:	4293      	cmp	r3, r2
 80155a4:	d007      	beq.n	80155b6 <TIM_TI1_SetConfig+0x5e>
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	4a20      	ldr	r2, [pc, #128]	@ (801562c <TIM_TI1_SetConfig+0xd4>)
 80155aa:	4293      	cmp	r3, r2
 80155ac:	d003      	beq.n	80155b6 <TIM_TI1_SetConfig+0x5e>
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	4a1f      	ldr	r2, [pc, #124]	@ (8015630 <TIM_TI1_SetConfig+0xd8>)
 80155b2:	4293      	cmp	r3, r2
 80155b4:	d101      	bne.n	80155ba <TIM_TI1_SetConfig+0x62>
 80155b6:	2301      	movs	r3, #1
 80155b8:	e000      	b.n	80155bc <TIM_TI1_SetConfig+0x64>
 80155ba:	2300      	movs	r3, #0
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d008      	beq.n	80155d2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80155c0:	697b      	ldr	r3, [r7, #20]
 80155c2:	f023 0303 	bic.w	r3, r3, #3
 80155c6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80155c8:	697a      	ldr	r2, [r7, #20]
 80155ca:	687b      	ldr	r3, [r7, #4]
 80155cc:	4313      	orrs	r3, r2
 80155ce:	617b      	str	r3, [r7, #20]
 80155d0:	e003      	b.n	80155da <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80155d2:	697b      	ldr	r3, [r7, #20]
 80155d4:	f043 0301 	orr.w	r3, r3, #1
 80155d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80155da:	697b      	ldr	r3, [r7, #20]
 80155dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80155e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80155e2:	683b      	ldr	r3, [r7, #0]
 80155e4:	011b      	lsls	r3, r3, #4
 80155e6:	b2db      	uxtb	r3, r3
 80155e8:	697a      	ldr	r2, [r7, #20]
 80155ea:	4313      	orrs	r3, r2
 80155ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80155ee:	693b      	ldr	r3, [r7, #16]
 80155f0:	f023 030a 	bic.w	r3, r3, #10
 80155f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80155f6:	68bb      	ldr	r3, [r7, #8]
 80155f8:	f003 030a 	and.w	r3, r3, #10
 80155fc:	693a      	ldr	r2, [r7, #16]
 80155fe:	4313      	orrs	r3, r2
 8015600:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	697a      	ldr	r2, [r7, #20]
 8015606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015608:	68fb      	ldr	r3, [r7, #12]
 801560a:	693a      	ldr	r2, [r7, #16]
 801560c:	621a      	str	r2, [r3, #32]
}
 801560e:	bf00      	nop
 8015610:	371c      	adds	r7, #28
 8015612:	46bd      	mov	sp, r7
 8015614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015618:	4770      	bx	lr
 801561a:	bf00      	nop
 801561c:	40012c00 	.word	0x40012c00
 8015620:	40000400 	.word	0x40000400
 8015624:	40000800 	.word	0x40000800
 8015628:	40000c00 	.word	0x40000c00
 801562c:	40013400 	.word	0x40013400
 8015630:	40014000 	.word	0x40014000

08015634 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8015634:	b480      	push	{r7}
 8015636:	b087      	sub	sp, #28
 8015638:	af00      	add	r7, sp, #0
 801563a:	60f8      	str	r0, [r7, #12]
 801563c:	60b9      	str	r1, [r7, #8]
 801563e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	6a1b      	ldr	r3, [r3, #32]
 8015644:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8015646:	68fb      	ldr	r3, [r7, #12]
 8015648:	6a1b      	ldr	r3, [r3, #32]
 801564a:	f023 0201 	bic.w	r2, r3, #1
 801564e:	68fb      	ldr	r3, [r7, #12]
 8015650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8015652:	68fb      	ldr	r3, [r7, #12]
 8015654:	699b      	ldr	r3, [r3, #24]
 8015656:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8015658:	693b      	ldr	r3, [r7, #16]
 801565a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 801565e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	011b      	lsls	r3, r3, #4
 8015664:	693a      	ldr	r2, [r7, #16]
 8015666:	4313      	orrs	r3, r2
 8015668:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801566a:	697b      	ldr	r3, [r7, #20]
 801566c:	f023 030a 	bic.w	r3, r3, #10
 8015670:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8015672:	697a      	ldr	r2, [r7, #20]
 8015674:	68bb      	ldr	r3, [r7, #8]
 8015676:	4313      	orrs	r3, r2
 8015678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	693a      	ldr	r2, [r7, #16]
 801567e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	697a      	ldr	r2, [r7, #20]
 8015684:	621a      	str	r2, [r3, #32]
}
 8015686:	bf00      	nop
 8015688:	371c      	adds	r7, #28
 801568a:	46bd      	mov	sp, r7
 801568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015690:	4770      	bx	lr

08015692 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8015692:	b480      	push	{r7}
 8015694:	b087      	sub	sp, #28
 8015696:	af00      	add	r7, sp, #0
 8015698:	60f8      	str	r0, [r7, #12]
 801569a:	60b9      	str	r1, [r7, #8]
 801569c:	607a      	str	r2, [r7, #4]
 801569e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80156a0:	68fb      	ldr	r3, [r7, #12]
 80156a2:	6a1b      	ldr	r3, [r3, #32]
 80156a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80156a6:	68fb      	ldr	r3, [r7, #12]
 80156a8:	6a1b      	ldr	r3, [r3, #32]
 80156aa:	f023 0210 	bic.w	r2, r3, #16
 80156ae:	68fb      	ldr	r3, [r7, #12]
 80156b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80156b2:	68fb      	ldr	r3, [r7, #12]
 80156b4:	699b      	ldr	r3, [r3, #24]
 80156b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80156b8:	693b      	ldr	r3, [r7, #16]
 80156ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80156be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	021b      	lsls	r3, r3, #8
 80156c4:	693a      	ldr	r2, [r7, #16]
 80156c6:	4313      	orrs	r3, r2
 80156c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80156ca:	693b      	ldr	r3, [r7, #16]
 80156cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80156d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80156d2:	683b      	ldr	r3, [r7, #0]
 80156d4:	031b      	lsls	r3, r3, #12
 80156d6:	b29b      	uxth	r3, r3
 80156d8:	693a      	ldr	r2, [r7, #16]
 80156da:	4313      	orrs	r3, r2
 80156dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80156de:	697b      	ldr	r3, [r7, #20]
 80156e0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80156e4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80156e6:	68bb      	ldr	r3, [r7, #8]
 80156e8:	011b      	lsls	r3, r3, #4
 80156ea:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80156ee:	697a      	ldr	r2, [r7, #20]
 80156f0:	4313      	orrs	r3, r2
 80156f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	693a      	ldr	r2, [r7, #16]
 80156f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80156fa:	68fb      	ldr	r3, [r7, #12]
 80156fc:	697a      	ldr	r2, [r7, #20]
 80156fe:	621a      	str	r2, [r3, #32]
}
 8015700:	bf00      	nop
 8015702:	371c      	adds	r7, #28
 8015704:	46bd      	mov	sp, r7
 8015706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801570a:	4770      	bx	lr

0801570c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801570c:	b480      	push	{r7}
 801570e:	b087      	sub	sp, #28
 8015710:	af00      	add	r7, sp, #0
 8015712:	60f8      	str	r0, [r7, #12]
 8015714:	60b9      	str	r1, [r7, #8]
 8015716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8015718:	68fb      	ldr	r3, [r7, #12]
 801571a:	6a1b      	ldr	r3, [r3, #32]
 801571c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801571e:	68fb      	ldr	r3, [r7, #12]
 8015720:	6a1b      	ldr	r3, [r3, #32]
 8015722:	f023 0210 	bic.w	r2, r3, #16
 8015726:	68fb      	ldr	r3, [r7, #12]
 8015728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	699b      	ldr	r3, [r3, #24]
 801572e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8015730:	693b      	ldr	r3, [r7, #16]
 8015732:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8015736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	031b      	lsls	r3, r3, #12
 801573c:	693a      	ldr	r2, [r7, #16]
 801573e:	4313      	orrs	r3, r2
 8015740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8015742:	697b      	ldr	r3, [r7, #20]
 8015744:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8015748:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 801574a:	68bb      	ldr	r3, [r7, #8]
 801574c:	011b      	lsls	r3, r3, #4
 801574e:	697a      	ldr	r2, [r7, #20]
 8015750:	4313      	orrs	r3, r2
 8015752:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8015754:	68fb      	ldr	r3, [r7, #12]
 8015756:	693a      	ldr	r2, [r7, #16]
 8015758:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	697a      	ldr	r2, [r7, #20]
 801575e:	621a      	str	r2, [r3, #32]
}
 8015760:	bf00      	nop
 8015762:	371c      	adds	r7, #28
 8015764:	46bd      	mov	sp, r7
 8015766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801576a:	4770      	bx	lr

0801576c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 801576c:	b480      	push	{r7}
 801576e:	b087      	sub	sp, #28
 8015770:	af00      	add	r7, sp, #0
 8015772:	60f8      	str	r0, [r7, #12]
 8015774:	60b9      	str	r1, [r7, #8]
 8015776:	607a      	str	r2, [r7, #4]
 8015778:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	6a1b      	ldr	r3, [r3, #32]
 801577e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8015780:	68fb      	ldr	r3, [r7, #12]
 8015782:	6a1b      	ldr	r3, [r3, #32]
 8015784:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8015788:	68fb      	ldr	r3, [r7, #12]
 801578a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	69db      	ldr	r3, [r3, #28]
 8015790:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8015792:	693b      	ldr	r3, [r7, #16]
 8015794:	f023 0303 	bic.w	r3, r3, #3
 8015798:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 801579a:	693a      	ldr	r2, [r7, #16]
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	4313      	orrs	r3, r2
 80157a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80157a2:	693b      	ldr	r3, [r7, #16]
 80157a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80157a8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80157aa:	683b      	ldr	r3, [r7, #0]
 80157ac:	011b      	lsls	r3, r3, #4
 80157ae:	b2db      	uxtb	r3, r3
 80157b0:	693a      	ldr	r2, [r7, #16]
 80157b2:	4313      	orrs	r3, r2
 80157b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80157b6:	697b      	ldr	r3, [r7, #20]
 80157b8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80157bc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80157be:	68bb      	ldr	r3, [r7, #8]
 80157c0:	021b      	lsls	r3, r3, #8
 80157c2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80157c6:	697a      	ldr	r2, [r7, #20]
 80157c8:	4313      	orrs	r3, r2
 80157ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	693a      	ldr	r2, [r7, #16]
 80157d0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	697a      	ldr	r2, [r7, #20]
 80157d6:	621a      	str	r2, [r3, #32]
}
 80157d8:	bf00      	nop
 80157da:	371c      	adds	r7, #28
 80157dc:	46bd      	mov	sp, r7
 80157de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157e2:	4770      	bx	lr

080157e4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80157e4:	b480      	push	{r7}
 80157e6:	b087      	sub	sp, #28
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	60f8      	str	r0, [r7, #12]
 80157ec:	60b9      	str	r1, [r7, #8]
 80157ee:	607a      	str	r2, [r7, #4]
 80157f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	6a1b      	ldr	r3, [r3, #32]
 80157f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80157f8:	68fb      	ldr	r3, [r7, #12]
 80157fa:	6a1b      	ldr	r3, [r3, #32]
 80157fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8015800:	68fb      	ldr	r3, [r7, #12]
 8015802:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8015804:	68fb      	ldr	r3, [r7, #12]
 8015806:	69db      	ldr	r3, [r3, #28]
 8015808:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 801580a:	693b      	ldr	r3, [r7, #16]
 801580c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8015810:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	021b      	lsls	r3, r3, #8
 8015816:	693a      	ldr	r2, [r7, #16]
 8015818:	4313      	orrs	r3, r2
 801581a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 801581c:	693b      	ldr	r3, [r7, #16]
 801581e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8015822:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8015824:	683b      	ldr	r3, [r7, #0]
 8015826:	031b      	lsls	r3, r3, #12
 8015828:	b29b      	uxth	r3, r3
 801582a:	693a      	ldr	r2, [r7, #16]
 801582c:	4313      	orrs	r3, r2
 801582e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8015830:	697b      	ldr	r3, [r7, #20]
 8015832:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8015836:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8015838:	68bb      	ldr	r3, [r7, #8]
 801583a:	031b      	lsls	r3, r3, #12
 801583c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8015840:	697a      	ldr	r2, [r7, #20]
 8015842:	4313      	orrs	r3, r2
 8015844:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8015846:	68fb      	ldr	r3, [r7, #12]
 8015848:	693a      	ldr	r2, [r7, #16]
 801584a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	697a      	ldr	r2, [r7, #20]
 8015850:	621a      	str	r2, [r3, #32]
}
 8015852:	bf00      	nop
 8015854:	371c      	adds	r7, #28
 8015856:	46bd      	mov	sp, r7
 8015858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801585c:	4770      	bx	lr

0801585e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801585e:	b480      	push	{r7}
 8015860:	b085      	sub	sp, #20
 8015862:	af00      	add	r7, sp, #0
 8015864:	6078      	str	r0, [r7, #4]
 8015866:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	689b      	ldr	r3, [r3, #8]
 801586c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015874:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8015876:	683a      	ldr	r2, [r7, #0]
 8015878:	68fb      	ldr	r3, [r7, #12]
 801587a:	4313      	orrs	r3, r2
 801587c:	f043 0307 	orr.w	r3, r3, #7
 8015880:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	68fa      	ldr	r2, [r7, #12]
 8015886:	609a      	str	r2, [r3, #8]
}
 8015888:	bf00      	nop
 801588a:	3714      	adds	r7, #20
 801588c:	46bd      	mov	sp, r7
 801588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015892:	4770      	bx	lr

08015894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8015894:	b480      	push	{r7}
 8015896:	b087      	sub	sp, #28
 8015898:	af00      	add	r7, sp, #0
 801589a:	60f8      	str	r0, [r7, #12]
 801589c:	60b9      	str	r1, [r7, #8]
 801589e:	607a      	str	r2, [r7, #4]
 80158a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	689b      	ldr	r3, [r3, #8]
 80158a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80158a8:	697b      	ldr	r3, [r7, #20]
 80158aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80158ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80158b0:	683b      	ldr	r3, [r7, #0]
 80158b2:	021a      	lsls	r2, r3, #8
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	431a      	orrs	r2, r3
 80158b8:	68bb      	ldr	r3, [r7, #8]
 80158ba:	4313      	orrs	r3, r2
 80158bc:	697a      	ldr	r2, [r7, #20]
 80158be:	4313      	orrs	r3, r2
 80158c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80158c2:	68fb      	ldr	r3, [r7, #12]
 80158c4:	697a      	ldr	r2, [r7, #20]
 80158c6:	609a      	str	r2, [r3, #8]
}
 80158c8:	bf00      	nop
 80158ca:	371c      	adds	r7, #28
 80158cc:	46bd      	mov	sp, r7
 80158ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158d2:	4770      	bx	lr

080158d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80158d4:	b480      	push	{r7}
 80158d6:	b087      	sub	sp, #28
 80158d8:	af00      	add	r7, sp, #0
 80158da:	60f8      	str	r0, [r7, #12]
 80158dc:	60b9      	str	r1, [r7, #8]
 80158de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80158e0:	68bb      	ldr	r3, [r7, #8]
 80158e2:	f003 031f 	and.w	r3, r3, #31
 80158e6:	2201      	movs	r2, #1
 80158e8:	fa02 f303 	lsl.w	r3, r2, r3
 80158ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	6a1a      	ldr	r2, [r3, #32]
 80158f2:	697b      	ldr	r3, [r7, #20]
 80158f4:	43db      	mvns	r3, r3
 80158f6:	401a      	ands	r2, r3
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80158fc:	68fb      	ldr	r3, [r7, #12]
 80158fe:	6a1a      	ldr	r2, [r3, #32]
 8015900:	68bb      	ldr	r3, [r7, #8]
 8015902:	f003 031f 	and.w	r3, r3, #31
 8015906:	6879      	ldr	r1, [r7, #4]
 8015908:	fa01 f303 	lsl.w	r3, r1, r3
 801590c:	431a      	orrs	r2, r3
 801590e:	68fb      	ldr	r3, [r7, #12]
 8015910:	621a      	str	r2, [r3, #32]
}
 8015912:	bf00      	nop
 8015914:	371c      	adds	r7, #28
 8015916:	46bd      	mov	sp, r7
 8015918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801591c:	4770      	bx	lr
	...

08015920 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8015920:	b480      	push	{r7}
 8015922:	b085      	sub	sp, #20
 8015924:	af00      	add	r7, sp, #0
 8015926:	6078      	str	r0, [r7, #4]
 8015928:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801592a:	687b      	ldr	r3, [r7, #4]
 801592c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8015930:	2b01      	cmp	r3, #1
 8015932:	d101      	bne.n	8015938 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8015934:	2302      	movs	r3, #2
 8015936:	e068      	b.n	8015a0a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	2201      	movs	r2, #1
 801593c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	2202      	movs	r2, #2
 8015944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	685b      	ldr	r3, [r3, #4]
 801594e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	689b      	ldr	r3, [r3, #8]
 8015956:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	681b      	ldr	r3, [r3, #0]
 801595c:	4a2e      	ldr	r2, [pc, #184]	@ (8015a18 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 801595e:	4293      	cmp	r3, r2
 8015960:	d004      	beq.n	801596c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	4a2d      	ldr	r2, [pc, #180]	@ (8015a1c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8015968:	4293      	cmp	r3, r2
 801596a:	d108      	bne.n	801597e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801596c:	68fb      	ldr	r3, [r7, #12]
 801596e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8015972:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8015974:	683b      	ldr	r3, [r7, #0]
 8015976:	685b      	ldr	r3, [r3, #4]
 8015978:	68fa      	ldr	r2, [r7, #12]
 801597a:	4313      	orrs	r3, r2
 801597c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801597e:	68fb      	ldr	r3, [r7, #12]
 8015980:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015984:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8015986:	683b      	ldr	r3, [r7, #0]
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	68fa      	ldr	r2, [r7, #12]
 801598c:	4313      	orrs	r3, r2
 801598e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	681b      	ldr	r3, [r3, #0]
 8015994:	68fa      	ldr	r2, [r7, #12]
 8015996:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	4a1e      	ldr	r2, [pc, #120]	@ (8015a18 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 801599e:	4293      	cmp	r3, r2
 80159a0:	d01d      	beq.n	80159de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	681b      	ldr	r3, [r3, #0]
 80159a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80159aa:	d018      	beq.n	80159de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	681b      	ldr	r3, [r3, #0]
 80159b0:	4a1b      	ldr	r2, [pc, #108]	@ (8015a20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80159b2:	4293      	cmp	r3, r2
 80159b4:	d013      	beq.n	80159de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	4a1a      	ldr	r2, [pc, #104]	@ (8015a24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80159bc:	4293      	cmp	r3, r2
 80159be:	d00e      	beq.n	80159de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	681b      	ldr	r3, [r3, #0]
 80159c4:	4a18      	ldr	r2, [pc, #96]	@ (8015a28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80159c6:	4293      	cmp	r3, r2
 80159c8:	d009      	beq.n	80159de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	681b      	ldr	r3, [r3, #0]
 80159ce:	4a13      	ldr	r2, [pc, #76]	@ (8015a1c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80159d0:	4293      	cmp	r3, r2
 80159d2:	d004      	beq.n	80159de <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	681b      	ldr	r3, [r3, #0]
 80159d8:	4a14      	ldr	r2, [pc, #80]	@ (8015a2c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80159da:	4293      	cmp	r3, r2
 80159dc:	d10c      	bne.n	80159f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80159de:	68bb      	ldr	r3, [r7, #8]
 80159e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80159e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80159e6:	683b      	ldr	r3, [r7, #0]
 80159e8:	689b      	ldr	r3, [r3, #8]
 80159ea:	68ba      	ldr	r2, [r7, #8]
 80159ec:	4313      	orrs	r3, r2
 80159ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	68ba      	ldr	r2, [r7, #8]
 80159f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	2201      	movs	r2, #1
 80159fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	2200      	movs	r2, #0
 8015a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8015a08:	2300      	movs	r3, #0
}
 8015a0a:	4618      	mov	r0, r3
 8015a0c:	3714      	adds	r7, #20
 8015a0e:	46bd      	mov	sp, r7
 8015a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a14:	4770      	bx	lr
 8015a16:	bf00      	nop
 8015a18:	40012c00 	.word	0x40012c00
 8015a1c:	40013400 	.word	0x40013400
 8015a20:	40000400 	.word	0x40000400
 8015a24:	40000800 	.word	0x40000800
 8015a28:	40000c00 	.word	0x40000c00
 8015a2c:	40014000 	.word	0x40014000

08015a30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8015a30:	b480      	push	{r7}
 8015a32:	b085      	sub	sp, #20
 8015a34:	af00      	add	r7, sp, #0
 8015a36:	6078      	str	r0, [r7, #4]
 8015a38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8015a3a:	2300      	movs	r3, #0
 8015a3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8015a44:	2b01      	cmp	r3, #1
 8015a46:	d101      	bne.n	8015a4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8015a48:	2302      	movs	r3, #2
 8015a4a:	e065      	b.n	8015b18 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	2201      	movs	r2, #1
 8015a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8015a54:	68fb      	ldr	r3, [r7, #12]
 8015a56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8015a5a:	683b      	ldr	r3, [r7, #0]
 8015a5c:	68db      	ldr	r3, [r3, #12]
 8015a5e:	4313      	orrs	r3, r2
 8015a60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8015a62:	68fb      	ldr	r3, [r7, #12]
 8015a64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8015a68:	683b      	ldr	r3, [r7, #0]
 8015a6a:	689b      	ldr	r3, [r3, #8]
 8015a6c:	4313      	orrs	r3, r2
 8015a6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8015a70:	68fb      	ldr	r3, [r7, #12]
 8015a72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8015a76:	683b      	ldr	r3, [r7, #0]
 8015a78:	685b      	ldr	r3, [r3, #4]
 8015a7a:	4313      	orrs	r3, r2
 8015a7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8015a7e:	68fb      	ldr	r3, [r7, #12]
 8015a80:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8015a84:	683b      	ldr	r3, [r7, #0]
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	4313      	orrs	r3, r2
 8015a8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8015a92:	683b      	ldr	r3, [r7, #0]
 8015a94:	691b      	ldr	r3, [r3, #16]
 8015a96:	4313      	orrs	r3, r2
 8015a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8015a9a:	68fb      	ldr	r3, [r7, #12]
 8015a9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8015aa0:	683b      	ldr	r3, [r7, #0]
 8015aa2:	695b      	ldr	r3, [r3, #20]
 8015aa4:	4313      	orrs	r3, r2
 8015aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8015aae:	683b      	ldr	r3, [r7, #0]
 8015ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015ab2:	4313      	orrs	r3, r2
 8015ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8015ab6:	68fb      	ldr	r3, [r7, #12]
 8015ab8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8015abc:	683b      	ldr	r3, [r7, #0]
 8015abe:	699b      	ldr	r3, [r3, #24]
 8015ac0:	041b      	lsls	r3, r3, #16
 8015ac2:	4313      	orrs	r3, r2
 8015ac4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	4a16      	ldr	r2, [pc, #88]	@ (8015b24 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8015acc:	4293      	cmp	r3, r2
 8015ace:	d004      	beq.n	8015ada <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	4a14      	ldr	r2, [pc, #80]	@ (8015b28 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8015ad6:	4293      	cmp	r3, r2
 8015ad8:	d115      	bne.n	8015b06 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8015ada:	68fb      	ldr	r3, [r7, #12]
 8015adc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8015ae0:	683b      	ldr	r3, [r7, #0]
 8015ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015ae4:	051b      	lsls	r3, r3, #20
 8015ae6:	4313      	orrs	r3, r2
 8015ae8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8015aea:	68fb      	ldr	r3, [r7, #12]
 8015aec:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8015af0:	683b      	ldr	r3, [r7, #0]
 8015af2:	69db      	ldr	r3, [r3, #28]
 8015af4:	4313      	orrs	r3, r2
 8015af6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8015afe:	683b      	ldr	r3, [r7, #0]
 8015b00:	6a1b      	ldr	r3, [r3, #32]
 8015b02:	4313      	orrs	r3, r2
 8015b04:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	681b      	ldr	r3, [r3, #0]
 8015b0a:	68fa      	ldr	r2, [r7, #12]
 8015b0c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	2200      	movs	r2, #0
 8015b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8015b16:	2300      	movs	r3, #0
}
 8015b18:	4618      	mov	r0, r3
 8015b1a:	3714      	adds	r7, #20
 8015b1c:	46bd      	mov	sp, r7
 8015b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b22:	4770      	bx	lr
 8015b24:	40012c00 	.word	0x40012c00
 8015b28:	40013400 	.word	0x40013400

08015b2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8015b2c:	b480      	push	{r7}
 8015b2e:	b083      	sub	sp, #12
 8015b30:	af00      	add	r7, sp, #0
 8015b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8015b34:	bf00      	nop
 8015b36:	370c      	adds	r7, #12
 8015b38:	46bd      	mov	sp, r7
 8015b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3e:	4770      	bx	lr

08015b40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8015b40:	b480      	push	{r7}
 8015b42:	b083      	sub	sp, #12
 8015b44:	af00      	add	r7, sp, #0
 8015b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8015b48:	bf00      	nop
 8015b4a:	370c      	adds	r7, #12
 8015b4c:	46bd      	mov	sp, r7
 8015b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b52:	4770      	bx	lr

08015b54 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8015b54:	b480      	push	{r7}
 8015b56:	b083      	sub	sp, #12
 8015b58:	af00      	add	r7, sp, #0
 8015b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8015b5c:	bf00      	nop
 8015b5e:	370c      	adds	r7, #12
 8015b60:	46bd      	mov	sp, r7
 8015b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b66:	4770      	bx	lr

08015b68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8015b68:	b580      	push	{r7, lr}
 8015b6a:	b082      	sub	sp, #8
 8015b6c:	af00      	add	r7, sp, #0
 8015b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d101      	bne.n	8015b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8015b76:	2301      	movs	r3, #1
 8015b78:	e040      	b.n	8015bfc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d106      	bne.n	8015b90 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015b82:	687b      	ldr	r3, [r7, #4]
 8015b84:	2200      	movs	r2, #0
 8015b86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015b8a:	6878      	ldr	r0, [r7, #4]
 8015b8c:	f7f2 ff5c 	bl	8008a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015b90:	687b      	ldr	r3, [r7, #4]
 8015b92:	2224      	movs	r2, #36	@ 0x24
 8015b94:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	681b      	ldr	r3, [r3, #0]
 8015b9a:	681a      	ldr	r2, [r3, #0]
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	681b      	ldr	r3, [r3, #0]
 8015ba0:	f022 0201 	bic.w	r2, r2, #1
 8015ba4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d002      	beq.n	8015bb4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8015bae:	6878      	ldr	r0, [r7, #4]
 8015bb0:	f001 f8ba 	bl	8016d28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8015bb4:	6878      	ldr	r0, [r7, #4]
 8015bb6:	f000 fdff 	bl	80167b8 <UART_SetConfig>
 8015bba:	4603      	mov	r3, r0
 8015bbc:	2b01      	cmp	r3, #1
 8015bbe:	d101      	bne.n	8015bc4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8015bc0:	2301      	movs	r3, #1
 8015bc2:	e01b      	b.n	8015bfc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	685a      	ldr	r2, [r3, #4]
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8015bd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	689a      	ldr	r2, [r3, #8]
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8015be2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	681a      	ldr	r2, [r3, #0]
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	681b      	ldr	r3, [r3, #0]
 8015bee:	f042 0201 	orr.w	r2, r2, #1
 8015bf2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8015bf4:	6878      	ldr	r0, [r7, #4]
 8015bf6:	f001 f939 	bl	8016e6c <UART_CheckIdleState>
 8015bfa:	4603      	mov	r3, r0
}
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	3708      	adds	r7, #8
 8015c00:	46bd      	mov	sp, r7
 8015c02:	bd80      	pop	{r7, pc}

08015c04 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	b082      	sub	sp, #8
 8015c08:	af00      	add	r7, sp, #0
 8015c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d101      	bne.n	8015c16 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8015c12:	2301      	movs	r3, #1
 8015c14:	e048      	b.n	8015ca8 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d106      	bne.n	8015c2c <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	2200      	movs	r2, #0
 8015c22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8015c26:	6878      	ldr	r0, [r7, #4]
 8015c28:	f7f2 ff0e 	bl	8008a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	2224      	movs	r2, #36	@ 0x24
 8015c30:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	681a      	ldr	r2, [r3, #0]
 8015c38:	687b      	ldr	r3, [r7, #4]
 8015c3a:	681b      	ldr	r3, [r3, #0]
 8015c3c:	f022 0201 	bic.w	r2, r2, #1
 8015c40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d002      	beq.n	8015c50 <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8015c4a:	6878      	ldr	r0, [r7, #4]
 8015c4c:	f001 f86c 	bl	8016d28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8015c50:	6878      	ldr	r0, [r7, #4]
 8015c52:	f000 fdb1 	bl	80167b8 <UART_SetConfig>
 8015c56:	4603      	mov	r3, r0
 8015c58:	2b01      	cmp	r3, #1
 8015c5a:	d101      	bne.n	8015c60 <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8015c5c:	2301      	movs	r3, #1
 8015c5e:	e023      	b.n	8015ca8 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	681b      	ldr	r3, [r3, #0]
 8015c64:	685a      	ldr	r2, [r3, #4]
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8015c6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	681b      	ldr	r3, [r3, #0]
 8015c74:	689a      	ldr	r2, [r3, #8]
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	681b      	ldr	r3, [r3, #0]
 8015c7a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8015c7e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	681b      	ldr	r3, [r3, #0]
 8015c84:	689a      	ldr	r2, [r3, #8]
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	f042 0208 	orr.w	r2, r2, #8
 8015c8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	681b      	ldr	r3, [r3, #0]
 8015c94:	681a      	ldr	r2, [r3, #0]
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	681b      	ldr	r3, [r3, #0]
 8015c9a:	f042 0201 	orr.w	r2, r2, #1
 8015c9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8015ca0:	6878      	ldr	r0, [r7, #4]
 8015ca2:	f001 f8e3 	bl	8016e6c <UART_CheckIdleState>
 8015ca6:	4603      	mov	r3, r0
}
 8015ca8:	4618      	mov	r0, r3
 8015caa:	3708      	adds	r7, #8
 8015cac:	46bd      	mov	sp, r7
 8015cae:	bd80      	pop	{r7, pc}

08015cb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015cb0:	b580      	push	{r7, lr}
 8015cb2:	b08a      	sub	sp, #40	@ 0x28
 8015cb4:	af02      	add	r7, sp, #8
 8015cb6:	60f8      	str	r0, [r7, #12]
 8015cb8:	60b9      	str	r1, [r7, #8]
 8015cba:	603b      	str	r3, [r7, #0]
 8015cbc:	4613      	mov	r3, r2
 8015cbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015cc0:	68fb      	ldr	r3, [r7, #12]
 8015cc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015cc4:	2b20      	cmp	r3, #32
 8015cc6:	d177      	bne.n	8015db8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8015cc8:	68bb      	ldr	r3, [r7, #8]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d002      	beq.n	8015cd4 <HAL_UART_Transmit+0x24>
 8015cce:	88fb      	ldrh	r3, [r7, #6]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d101      	bne.n	8015cd8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8015cd4:	2301      	movs	r3, #1
 8015cd6:	e070      	b.n	8015dba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015cd8:	68fb      	ldr	r3, [r7, #12]
 8015cda:	2200      	movs	r2, #0
 8015cdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015ce0:	68fb      	ldr	r3, [r7, #12]
 8015ce2:	2221      	movs	r2, #33	@ 0x21
 8015ce4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8015ce6:	f7f6 fac5 	bl	800c274 <HAL_GetTick>
 8015cea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8015cec:	68fb      	ldr	r3, [r7, #12]
 8015cee:	88fa      	ldrh	r2, [r7, #6]
 8015cf0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8015cf4:	68fb      	ldr	r3, [r7, #12]
 8015cf6:	88fa      	ldrh	r2, [r7, #6]
 8015cf8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015cfc:	68fb      	ldr	r3, [r7, #12]
 8015cfe:	689b      	ldr	r3, [r3, #8]
 8015d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015d04:	d108      	bne.n	8015d18 <HAL_UART_Transmit+0x68>
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	691b      	ldr	r3, [r3, #16]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d104      	bne.n	8015d18 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8015d0e:	2300      	movs	r3, #0
 8015d10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8015d12:	68bb      	ldr	r3, [r7, #8]
 8015d14:	61bb      	str	r3, [r7, #24]
 8015d16:	e003      	b.n	8015d20 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8015d18:	68bb      	ldr	r3, [r7, #8]
 8015d1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015d1c:	2300      	movs	r3, #0
 8015d1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8015d20:	e02f      	b.n	8015d82 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8015d22:	683b      	ldr	r3, [r7, #0]
 8015d24:	9300      	str	r3, [sp, #0]
 8015d26:	697b      	ldr	r3, [r7, #20]
 8015d28:	2200      	movs	r2, #0
 8015d2a:	2180      	movs	r1, #128	@ 0x80
 8015d2c:	68f8      	ldr	r0, [r7, #12]
 8015d2e:	f001 f945 	bl	8016fbc <UART_WaitOnFlagUntilTimeout>
 8015d32:	4603      	mov	r3, r0
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d004      	beq.n	8015d42 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8015d38:	68fb      	ldr	r3, [r7, #12]
 8015d3a:	2220      	movs	r2, #32
 8015d3c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8015d3e:	2303      	movs	r3, #3
 8015d40:	e03b      	b.n	8015dba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8015d42:	69fb      	ldr	r3, [r7, #28]
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d10b      	bne.n	8015d60 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8015d48:	69bb      	ldr	r3, [r7, #24]
 8015d4a:	881a      	ldrh	r2, [r3, #0]
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8015d54:	b292      	uxth	r2, r2
 8015d56:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8015d58:	69bb      	ldr	r3, [r7, #24]
 8015d5a:	3302      	adds	r3, #2
 8015d5c:	61bb      	str	r3, [r7, #24]
 8015d5e:	e007      	b.n	8015d70 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8015d60:	69fb      	ldr	r3, [r7, #28]
 8015d62:	781a      	ldrb	r2, [r3, #0]
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	681b      	ldr	r3, [r3, #0]
 8015d68:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8015d6a:	69fb      	ldr	r3, [r7, #28]
 8015d6c:	3301      	adds	r3, #1
 8015d6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8015d76:	b29b      	uxth	r3, r3
 8015d78:	3b01      	subs	r3, #1
 8015d7a:	b29a      	uxth	r2, r3
 8015d7c:	68fb      	ldr	r3, [r7, #12]
 8015d7e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8015d88:	b29b      	uxth	r3, r3
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d1c9      	bne.n	8015d22 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8015d8e:	683b      	ldr	r3, [r7, #0]
 8015d90:	9300      	str	r3, [sp, #0]
 8015d92:	697b      	ldr	r3, [r7, #20]
 8015d94:	2200      	movs	r2, #0
 8015d96:	2140      	movs	r1, #64	@ 0x40
 8015d98:	68f8      	ldr	r0, [r7, #12]
 8015d9a:	f001 f90f 	bl	8016fbc <UART_WaitOnFlagUntilTimeout>
 8015d9e:	4603      	mov	r3, r0
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d004      	beq.n	8015dae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	2220      	movs	r2, #32
 8015da8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8015daa:	2303      	movs	r3, #3
 8015dac:	e005      	b.n	8015dba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	2220      	movs	r2, #32
 8015db2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8015db4:	2300      	movs	r3, #0
 8015db6:	e000      	b.n	8015dba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8015db8:	2302      	movs	r3, #2
  }
}
 8015dba:	4618      	mov	r0, r3
 8015dbc:	3720      	adds	r7, #32
 8015dbe:	46bd      	mov	sp, r7
 8015dc0:	bd80      	pop	{r7, pc}

08015dc2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015dc2:	b580      	push	{r7, lr}
 8015dc4:	b08a      	sub	sp, #40	@ 0x28
 8015dc6:	af02      	add	r7, sp, #8
 8015dc8:	60f8      	str	r0, [r7, #12]
 8015dca:	60b9      	str	r1, [r7, #8]
 8015dcc:	603b      	str	r3, [r7, #0]
 8015dce:	4613      	mov	r3, r2
 8015dd0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015dd8:	2b20      	cmp	r3, #32
 8015dda:	f040 80b6 	bne.w	8015f4a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8015dde:	68bb      	ldr	r3, [r7, #8]
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d002      	beq.n	8015dea <HAL_UART_Receive+0x28>
 8015de4:	88fb      	ldrh	r3, [r7, #6]
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d101      	bne.n	8015dee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8015dea:	2301      	movs	r3, #1
 8015dec:	e0ae      	b.n	8015f4c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015dee:	68fb      	ldr	r3, [r7, #12]
 8015df0:	2200      	movs	r2, #0
 8015df2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	2222      	movs	r2, #34	@ 0x22
 8015dfa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	2200      	movs	r2, #0
 8015e02:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8015e04:	f7f6 fa36 	bl	800c274 <HAL_GetTick>
 8015e08:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8015e0a:	68fb      	ldr	r3, [r7, #12]
 8015e0c:	88fa      	ldrh	r2, [r7, #6]
 8015e0e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8015e12:	68fb      	ldr	r3, [r7, #12]
 8015e14:	88fa      	ldrh	r2, [r7, #6]
 8015e16:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	689b      	ldr	r3, [r3, #8]
 8015e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015e22:	d10e      	bne.n	8015e42 <HAL_UART_Receive+0x80>
 8015e24:	68fb      	ldr	r3, [r7, #12]
 8015e26:	691b      	ldr	r3, [r3, #16]
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d105      	bne.n	8015e38 <HAL_UART_Receive+0x76>
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8015e32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015e36:	e02d      	b.n	8015e94 <HAL_UART_Receive+0xd2>
 8015e38:	68fb      	ldr	r3, [r7, #12]
 8015e3a:	22ff      	movs	r2, #255	@ 0xff
 8015e3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015e40:	e028      	b.n	8015e94 <HAL_UART_Receive+0xd2>
 8015e42:	68fb      	ldr	r3, [r7, #12]
 8015e44:	689b      	ldr	r3, [r3, #8]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d10d      	bne.n	8015e66 <HAL_UART_Receive+0xa4>
 8015e4a:	68fb      	ldr	r3, [r7, #12]
 8015e4c:	691b      	ldr	r3, [r3, #16]
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d104      	bne.n	8015e5c <HAL_UART_Receive+0x9a>
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	22ff      	movs	r2, #255	@ 0xff
 8015e56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015e5a:	e01b      	b.n	8015e94 <HAL_UART_Receive+0xd2>
 8015e5c:	68fb      	ldr	r3, [r7, #12]
 8015e5e:	227f      	movs	r2, #127	@ 0x7f
 8015e60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015e64:	e016      	b.n	8015e94 <HAL_UART_Receive+0xd2>
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	689b      	ldr	r3, [r3, #8]
 8015e6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015e6e:	d10d      	bne.n	8015e8c <HAL_UART_Receive+0xca>
 8015e70:	68fb      	ldr	r3, [r7, #12]
 8015e72:	691b      	ldr	r3, [r3, #16]
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d104      	bne.n	8015e82 <HAL_UART_Receive+0xc0>
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	227f      	movs	r2, #127	@ 0x7f
 8015e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015e80:	e008      	b.n	8015e94 <HAL_UART_Receive+0xd2>
 8015e82:	68fb      	ldr	r3, [r7, #12]
 8015e84:	223f      	movs	r2, #63	@ 0x3f
 8015e86:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8015e8a:	e003      	b.n	8015e94 <HAL_UART_Receive+0xd2>
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8015e94:	68fb      	ldr	r3, [r7, #12]
 8015e96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015e9a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	689b      	ldr	r3, [r3, #8]
 8015ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015ea4:	d108      	bne.n	8015eb8 <HAL_UART_Receive+0xf6>
 8015ea6:	68fb      	ldr	r3, [r7, #12]
 8015ea8:	691b      	ldr	r3, [r3, #16]
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d104      	bne.n	8015eb8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8015eae:	2300      	movs	r3, #0
 8015eb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8015eb2:	68bb      	ldr	r3, [r7, #8]
 8015eb4:	61bb      	str	r3, [r7, #24]
 8015eb6:	e003      	b.n	8015ec0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8015eb8:	68bb      	ldr	r3, [r7, #8]
 8015eba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015ebc:	2300      	movs	r3, #0
 8015ebe:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8015ec0:	e037      	b.n	8015f32 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8015ec2:	683b      	ldr	r3, [r7, #0]
 8015ec4:	9300      	str	r3, [sp, #0]
 8015ec6:	697b      	ldr	r3, [r7, #20]
 8015ec8:	2200      	movs	r2, #0
 8015eca:	2120      	movs	r1, #32
 8015ecc:	68f8      	ldr	r0, [r7, #12]
 8015ece:	f001 f875 	bl	8016fbc <UART_WaitOnFlagUntilTimeout>
 8015ed2:	4603      	mov	r3, r0
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d005      	beq.n	8015ee4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8015ed8:	68fb      	ldr	r3, [r7, #12]
 8015eda:	2220      	movs	r2, #32
 8015edc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8015ee0:	2303      	movs	r3, #3
 8015ee2:	e033      	b.n	8015f4c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8015ee4:	69fb      	ldr	r3, [r7, #28]
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d10c      	bne.n	8015f04 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8015eea:	68fb      	ldr	r3, [r7, #12]
 8015eec:	681b      	ldr	r3, [r3, #0]
 8015eee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015ef0:	b29a      	uxth	r2, r3
 8015ef2:	8a7b      	ldrh	r3, [r7, #18]
 8015ef4:	4013      	ands	r3, r2
 8015ef6:	b29a      	uxth	r2, r3
 8015ef8:	69bb      	ldr	r3, [r7, #24]
 8015efa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8015efc:	69bb      	ldr	r3, [r7, #24]
 8015efe:	3302      	adds	r3, #2
 8015f00:	61bb      	str	r3, [r7, #24]
 8015f02:	e00d      	b.n	8015f20 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	681b      	ldr	r3, [r3, #0]
 8015f08:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015f0a:	b29b      	uxth	r3, r3
 8015f0c:	b2da      	uxtb	r2, r3
 8015f0e:	8a7b      	ldrh	r3, [r7, #18]
 8015f10:	b2db      	uxtb	r3, r3
 8015f12:	4013      	ands	r3, r2
 8015f14:	b2da      	uxtb	r2, r3
 8015f16:	69fb      	ldr	r3, [r7, #28]
 8015f18:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8015f1a:	69fb      	ldr	r3, [r7, #28]
 8015f1c:	3301      	adds	r3, #1
 8015f1e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8015f20:	68fb      	ldr	r3, [r7, #12]
 8015f22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8015f26:	b29b      	uxth	r3, r3
 8015f28:	3b01      	subs	r3, #1
 8015f2a:	b29a      	uxth	r2, r3
 8015f2c:	68fb      	ldr	r3, [r7, #12]
 8015f2e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8015f38:	b29b      	uxth	r3, r3
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d1c1      	bne.n	8015ec2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8015f3e:	68fb      	ldr	r3, [r7, #12]
 8015f40:	2220      	movs	r2, #32
 8015f42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8015f46:	2300      	movs	r3, #0
 8015f48:	e000      	b.n	8015f4c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8015f4a:	2302      	movs	r3, #2
  }
}
 8015f4c:	4618      	mov	r0, r3
 8015f4e:	3720      	adds	r7, #32
 8015f50:	46bd      	mov	sp, r7
 8015f52:	bd80      	pop	{r7, pc}

08015f54 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8015f54:	b580      	push	{r7, lr}
 8015f56:	b08a      	sub	sp, #40	@ 0x28
 8015f58:	af00      	add	r7, sp, #0
 8015f5a:	60f8      	str	r0, [r7, #12]
 8015f5c:	60b9      	str	r1, [r7, #8]
 8015f5e:	4613      	mov	r3, r2
 8015f60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015f62:	68fb      	ldr	r3, [r7, #12]
 8015f64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015f66:	2b20      	cmp	r3, #32
 8015f68:	d165      	bne.n	8016036 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8015f6a:	68bb      	ldr	r3, [r7, #8]
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d002      	beq.n	8015f76 <HAL_UART_Transmit_DMA+0x22>
 8015f70:	88fb      	ldrh	r3, [r7, #6]
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	d101      	bne.n	8015f7a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8015f76:	2301      	movs	r3, #1
 8015f78:	e05e      	b.n	8016038 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8015f7a:	68fb      	ldr	r3, [r7, #12]
 8015f7c:	68ba      	ldr	r2, [r7, #8]
 8015f7e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	88fa      	ldrh	r2, [r7, #6]
 8015f84:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	88fa      	ldrh	r2, [r7, #6]
 8015f8c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015f90:	68fb      	ldr	r3, [r7, #12]
 8015f92:	2200      	movs	r2, #0
 8015f94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8015f98:	68fb      	ldr	r3, [r7, #12]
 8015f9a:	2221      	movs	r2, #33	@ 0x21
 8015f9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8015f9e:	68fb      	ldr	r3, [r7, #12]
 8015fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d027      	beq.n	8015ff6 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8015fa6:	68fb      	ldr	r3, [r7, #12]
 8015fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015faa:	4a25      	ldr	r2, [pc, #148]	@ (8016040 <HAL_UART_Transmit_DMA+0xec>)
 8015fac:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8015fae:	68fb      	ldr	r3, [r7, #12]
 8015fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fb2:	4a24      	ldr	r2, [pc, #144]	@ (8016044 <HAL_UART_Transmit_DMA+0xf0>)
 8015fb4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8015fb6:	68fb      	ldr	r3, [r7, #12]
 8015fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fba:	4a23      	ldr	r2, [pc, #140]	@ (8016048 <HAL_UART_Transmit_DMA+0xf4>)
 8015fbc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8015fbe:	68fb      	ldr	r3, [r7, #12]
 8015fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fc2:	2200      	movs	r2, #0
 8015fc4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8015fc6:	68fb      	ldr	r3, [r7, #12]
 8015fc8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8015fca:	68fb      	ldr	r3, [r7, #12]
 8015fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015fce:	4619      	mov	r1, r3
 8015fd0:	68fb      	ldr	r3, [r7, #12]
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	3328      	adds	r3, #40	@ 0x28
 8015fd6:	461a      	mov	r2, r3
 8015fd8:	88fb      	ldrh	r3, [r7, #6]
 8015fda:	f7f8 f931 	bl	800e240 <HAL_DMA_Start_IT>
 8015fde:	4603      	mov	r3, r0
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d008      	beq.n	8015ff6 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8015fe4:	68fb      	ldr	r3, [r7, #12]
 8015fe6:	2210      	movs	r2, #16
 8015fe8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	2220      	movs	r2, #32
 8015ff0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8015ff2:	2301      	movs	r3, #1
 8015ff4:	e020      	b.n	8016038 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	2240      	movs	r2, #64	@ 0x40
 8015ffc:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	681b      	ldr	r3, [r3, #0]
 8016002:	3308      	adds	r3, #8
 8016004:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016006:	697b      	ldr	r3, [r7, #20]
 8016008:	e853 3f00 	ldrex	r3, [r3]
 801600c:	613b      	str	r3, [r7, #16]
   return(result);
 801600e:	693b      	ldr	r3, [r7, #16]
 8016010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016014:	627b      	str	r3, [r7, #36]	@ 0x24
 8016016:	68fb      	ldr	r3, [r7, #12]
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	3308      	adds	r3, #8
 801601c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801601e:	623a      	str	r2, [r7, #32]
 8016020:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016022:	69f9      	ldr	r1, [r7, #28]
 8016024:	6a3a      	ldr	r2, [r7, #32]
 8016026:	e841 2300 	strex	r3, r2, [r1]
 801602a:	61bb      	str	r3, [r7, #24]
   return(result);
 801602c:	69bb      	ldr	r3, [r7, #24]
 801602e:	2b00      	cmp	r3, #0
 8016030:	d1e5      	bne.n	8015ffe <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8016032:	2300      	movs	r3, #0
 8016034:	e000      	b.n	8016038 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8016036:	2302      	movs	r3, #2
  }
}
 8016038:	4618      	mov	r0, r3
 801603a:	3728      	adds	r7, #40	@ 0x28
 801603c:	46bd      	mov	sp, r7
 801603e:	bd80      	pop	{r7, pc}
 8016040:	080172ed 	.word	0x080172ed
 8016044:	08017387 	.word	0x08017387
 8016048:	0801750d 	.word	0x0801750d

0801604c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 801604c:	b580      	push	{r7, lr}
 801604e:	b090      	sub	sp, #64	@ 0x40
 8016050:	af00      	add	r7, sp, #0
 8016052:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016058:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016060:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	681b      	ldr	r3, [r3, #0]
 8016066:	689b      	ldr	r3, [r3, #8]
 8016068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801606c:	2b80      	cmp	r3, #128	@ 0x80
 801606e:	d139      	bne.n	80160e4 <HAL_UART_DMAStop+0x98>
 8016070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016072:	2b21      	cmp	r3, #33	@ 0x21
 8016074:	d136      	bne.n	80160e4 <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	681b      	ldr	r3, [r3, #0]
 801607a:	3308      	adds	r3, #8
 801607c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801607e:	6a3b      	ldr	r3, [r7, #32]
 8016080:	e853 3f00 	ldrex	r3, [r3]
 8016084:	61fb      	str	r3, [r7, #28]
   return(result);
 8016086:	69fb      	ldr	r3, [r7, #28]
 8016088:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801608c:	637b      	str	r3, [r7, #52]	@ 0x34
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	3308      	adds	r3, #8
 8016094:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016096:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016098:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801609a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801609c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801609e:	e841 2300 	strex	r3, r2, [r1]
 80160a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80160a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160a6:	2b00      	cmp	r3, #0
 80160a8:	d1e5      	bne.n	8016076 <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d015      	beq.n	80160de <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80160b6:	4618      	mov	r0, r3
 80160b8:	f7f8 f922 	bl	800e300 <HAL_DMA_Abort>
 80160bc:	4603      	mov	r3, r0
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d00d      	beq.n	80160de <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80160c6:	4618      	mov	r0, r3
 80160c8:	f7f8 fa48 	bl	800e55c <HAL_DMA_GetError>
 80160cc:	4603      	mov	r3, r0
 80160ce:	2b20      	cmp	r3, #32
 80160d0:	d105      	bne.n	80160de <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	2210      	movs	r2, #16
 80160d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80160da:	2303      	movs	r3, #3
 80160dc:	e044      	b.n	8016168 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80160de:	6878      	ldr	r0, [r7, #4]
 80160e0:	f001 f87a 	bl	80171d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	681b      	ldr	r3, [r3, #0]
 80160e8:	689b      	ldr	r3, [r3, #8]
 80160ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80160ee:	2b40      	cmp	r3, #64	@ 0x40
 80160f0:	d139      	bne.n	8016166 <HAL_UART_DMAStop+0x11a>
 80160f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160f4:	2b22      	cmp	r3, #34	@ 0x22
 80160f6:	d136      	bne.n	8016166 <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	681b      	ldr	r3, [r3, #0]
 80160fc:	3308      	adds	r3, #8
 80160fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	e853 3f00 	ldrex	r3, [r3]
 8016106:	60bb      	str	r3, [r7, #8]
   return(result);
 8016108:	68bb      	ldr	r3, [r7, #8]
 801610a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801610e:	633b      	str	r3, [r7, #48]	@ 0x30
 8016110:	687b      	ldr	r3, [r7, #4]
 8016112:	681b      	ldr	r3, [r3, #0]
 8016114:	3308      	adds	r3, #8
 8016116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016118:	61ba      	str	r2, [r7, #24]
 801611a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801611c:	6979      	ldr	r1, [r7, #20]
 801611e:	69ba      	ldr	r2, [r7, #24]
 8016120:	e841 2300 	strex	r3, r2, [r1]
 8016124:	613b      	str	r3, [r7, #16]
   return(result);
 8016126:	693b      	ldr	r3, [r7, #16]
 8016128:	2b00      	cmp	r3, #0
 801612a:	d1e5      	bne.n	80160f8 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016130:	2b00      	cmp	r3, #0
 8016132:	d015      	beq.n	8016160 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016138:	4618      	mov	r0, r3
 801613a:	f7f8 f8e1 	bl	800e300 <HAL_DMA_Abort>
 801613e:	4603      	mov	r3, r0
 8016140:	2b00      	cmp	r3, #0
 8016142:	d00d      	beq.n	8016160 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016148:	4618      	mov	r0, r3
 801614a:	f7f8 fa07 	bl	800e55c <HAL_DMA_GetError>
 801614e:	4603      	mov	r3, r0
 8016150:	2b20      	cmp	r3, #32
 8016152:	d105      	bne.n	8016160 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	2210      	movs	r2, #16
 8016158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801615c:	2303      	movs	r3, #3
 801615e:	e003      	b.n	8016168 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8016160:	6878      	ldr	r0, [r7, #4]
 8016162:	f001 f85f 	bl	8017224 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8016166:	2300      	movs	r3, #0
}
 8016168:	4618      	mov	r0, r3
 801616a:	3740      	adds	r7, #64	@ 0x40
 801616c:	46bd      	mov	sp, r7
 801616e:	bd80      	pop	{r7, pc}

08016170 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8016170:	b580      	push	{r7, lr}
 8016172:	b0ba      	sub	sp, #232	@ 0xe8
 8016174:	af00      	add	r7, sp, #0
 8016176:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	681b      	ldr	r3, [r3, #0]
 801617c:	69db      	ldr	r3, [r3, #28]
 801617e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	681b      	ldr	r3, [r3, #0]
 8016186:	681b      	ldr	r3, [r3, #0]
 8016188:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	689b      	ldr	r3, [r3, #8]
 8016192:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8016196:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801619a:	f640 030f 	movw	r3, #2063	@ 0x80f
 801619e:	4013      	ands	r3, r2
 80161a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80161a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d115      	bne.n	80161d8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80161ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80161b0:	f003 0320 	and.w	r3, r3, #32
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d00f      	beq.n	80161d8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80161b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80161bc:	f003 0320 	and.w	r3, r3, #32
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	d009      	beq.n	80161d8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	f000 82ca 	beq.w	8016762 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80161d2:	6878      	ldr	r0, [r7, #4]
 80161d4:	4798      	blx	r3
      }
      return;
 80161d6:	e2c4      	b.n	8016762 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80161d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80161dc:	2b00      	cmp	r3, #0
 80161de:	f000 8117 	beq.w	8016410 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80161e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80161e6:	f003 0301 	and.w	r3, r3, #1
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d106      	bne.n	80161fc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80161ee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80161f2:	4b85      	ldr	r3, [pc, #532]	@ (8016408 <HAL_UART_IRQHandler+0x298>)
 80161f4:	4013      	ands	r3, r2
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	f000 810a 	beq.w	8016410 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80161fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016200:	f003 0301 	and.w	r3, r3, #1
 8016204:	2b00      	cmp	r3, #0
 8016206:	d011      	beq.n	801622c <HAL_UART_IRQHandler+0xbc>
 8016208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801620c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016210:	2b00      	cmp	r3, #0
 8016212:	d00b      	beq.n	801622c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	2201      	movs	r2, #1
 801621a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016222:	f043 0201 	orr.w	r2, r3, #1
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801622c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016230:	f003 0302 	and.w	r3, r3, #2
 8016234:	2b00      	cmp	r3, #0
 8016236:	d011      	beq.n	801625c <HAL_UART_IRQHandler+0xec>
 8016238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801623c:	f003 0301 	and.w	r3, r3, #1
 8016240:	2b00      	cmp	r3, #0
 8016242:	d00b      	beq.n	801625c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016244:	687b      	ldr	r3, [r7, #4]
 8016246:	681b      	ldr	r3, [r3, #0]
 8016248:	2202      	movs	r2, #2
 801624a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016252:	f043 0204 	orr.w	r2, r3, #4
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801625c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016260:	f003 0304 	and.w	r3, r3, #4
 8016264:	2b00      	cmp	r3, #0
 8016266:	d011      	beq.n	801628c <HAL_UART_IRQHandler+0x11c>
 8016268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801626c:	f003 0301 	and.w	r3, r3, #1
 8016270:	2b00      	cmp	r3, #0
 8016272:	d00b      	beq.n	801628c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	681b      	ldr	r3, [r3, #0]
 8016278:	2204      	movs	r2, #4
 801627a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016282:	f043 0202 	orr.w	r2, r3, #2
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 801628c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016290:	f003 0308 	and.w	r3, r3, #8
 8016294:	2b00      	cmp	r3, #0
 8016296:	d017      	beq.n	80162c8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8016298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801629c:	f003 0320 	and.w	r3, r3, #32
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d105      	bne.n	80162b0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80162a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80162a8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d00b      	beq.n	80162c8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	2208      	movs	r2, #8
 80162b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80162b8:	687b      	ldr	r3, [r7, #4]
 80162ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162be:	f043 0208 	orr.w	r2, r3, #8
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80162c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80162cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d012      	beq.n	80162fa <HAL_UART_IRQHandler+0x18a>
 80162d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80162d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d00c      	beq.n	80162fa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	681b      	ldr	r3, [r3, #0]
 80162e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80162e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162f0:	f043 0220 	orr.w	r2, r3, #32
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016300:	2b00      	cmp	r3, #0
 8016302:	f000 8230 	beq.w	8016766 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8016306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801630a:	f003 0320 	and.w	r3, r3, #32
 801630e:	2b00      	cmp	r3, #0
 8016310:	d00d      	beq.n	801632e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8016312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016316:	f003 0320 	and.w	r3, r3, #32
 801631a:	2b00      	cmp	r3, #0
 801631c:	d007      	beq.n	801632e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8016322:	2b00      	cmp	r3, #0
 8016324:	d003      	beq.n	801632e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801632a:	6878      	ldr	r0, [r7, #4]
 801632c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016334:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	681b      	ldr	r3, [r3, #0]
 801633c:	689b      	ldr	r3, [r3, #8]
 801633e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016342:	2b40      	cmp	r3, #64	@ 0x40
 8016344:	d005      	beq.n	8016352 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8016346:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801634a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801634e:	2b00      	cmp	r3, #0
 8016350:	d04f      	beq.n	80163f2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8016352:	6878      	ldr	r0, [r7, #4]
 8016354:	f000 ff66 	bl	8017224 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	681b      	ldr	r3, [r3, #0]
 801635c:	689b      	ldr	r3, [r3, #8]
 801635e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016362:	2b40      	cmp	r3, #64	@ 0x40
 8016364:	d141      	bne.n	80163ea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	681b      	ldr	r3, [r3, #0]
 801636a:	3308      	adds	r3, #8
 801636c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016370:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8016374:	e853 3f00 	ldrex	r3, [r3]
 8016378:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801637c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8016380:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016384:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	3308      	adds	r3, #8
 801638e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8016392:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8016396:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801639a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801639e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80163a2:	e841 2300 	strex	r3, r2, [r1]
 80163a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80163aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d1d9      	bne.n	8016366 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d013      	beq.n	80163e2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80163be:	4a13      	ldr	r2, [pc, #76]	@ (801640c <HAL_UART_IRQHandler+0x29c>)
 80163c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80163c6:	4618      	mov	r0, r3
 80163c8:	f7f7 ffd8 	bl	800e37c <HAL_DMA_Abort_IT>
 80163cc:	4603      	mov	r3, r0
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d017      	beq.n	8016402 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80163d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80163d8:	687a      	ldr	r2, [r7, #4]
 80163da:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80163dc:	4610      	mov	r0, r2
 80163de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80163e0:	e00f      	b.n	8016402 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80163e2:	6878      	ldr	r0, [r7, #4]
 80163e4:	f000 f9de 	bl	80167a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80163e8:	e00b      	b.n	8016402 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80163ea:	6878      	ldr	r0, [r7, #4]
 80163ec:	f000 f9da 	bl	80167a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80163f0:	e007      	b.n	8016402 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80163f2:	6878      	ldr	r0, [r7, #4]
 80163f4:	f000 f9d6 	bl	80167a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	2200      	movs	r2, #0
 80163fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8016400:	e1b1      	b.n	8016766 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016402:	bf00      	nop
    return;
 8016404:	e1af      	b.n	8016766 <HAL_UART_IRQHandler+0x5f6>
 8016406:	bf00      	nop
 8016408:	04000120 	.word	0x04000120
 801640c:	0801758b 	.word	0x0801758b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8016414:	2b01      	cmp	r3, #1
 8016416:	f040 816a 	bne.w	80166ee <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801641a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801641e:	f003 0310 	and.w	r3, r3, #16
 8016422:	2b00      	cmp	r3, #0
 8016424:	f000 8163 	beq.w	80166ee <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8016428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801642c:	f003 0310 	and.w	r3, r3, #16
 8016430:	2b00      	cmp	r3, #0
 8016432:	f000 815c 	beq.w	80166ee <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	681b      	ldr	r3, [r3, #0]
 801643a:	2210      	movs	r2, #16
 801643c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	689b      	ldr	r3, [r3, #8]
 8016444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016448:	2b40      	cmp	r3, #64	@ 0x40
 801644a:	f040 80d4 	bne.w	80165f6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	685b      	ldr	r3, [r3, #4]
 8016456:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801645a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801645e:	2b00      	cmp	r3, #0
 8016460:	f000 80ad 	beq.w	80165be <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801646a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801646e:	429a      	cmp	r2, r3
 8016470:	f080 80a5 	bcs.w	80165be <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801647a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016482:	681b      	ldr	r3, [r3, #0]
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	f003 0320 	and.w	r3, r3, #32
 801648a:	2b00      	cmp	r3, #0
 801648c:	f040 8086 	bne.w	801659c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016498:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801649c:	e853 3f00 	ldrex	r3, [r3]
 80164a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80164a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80164a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80164ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	461a      	mov	r2, r3
 80164b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80164ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80164be:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80164c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80164c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80164ca:	e841 2300 	strex	r3, r2, [r1]
 80164ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80164d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d1da      	bne.n	8016490 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	681b      	ldr	r3, [r3, #0]
 80164de:	3308      	adds	r3, #8
 80164e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80164e4:	e853 3f00 	ldrex	r3, [r3]
 80164e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80164ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80164ec:	f023 0301 	bic.w	r3, r3, #1
 80164f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	681b      	ldr	r3, [r3, #0]
 80164f8:	3308      	adds	r3, #8
 80164fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80164fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8016502:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016504:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8016506:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801650a:	e841 2300 	strex	r3, r2, [r1]
 801650e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8016510:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016512:	2b00      	cmp	r3, #0
 8016514:	d1e1      	bne.n	80164da <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	681b      	ldr	r3, [r3, #0]
 801651a:	3308      	adds	r3, #8
 801651c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801651e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016520:	e853 3f00 	ldrex	r3, [r3]
 8016524:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8016526:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016528:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801652c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	681b      	ldr	r3, [r3, #0]
 8016534:	3308      	adds	r3, #8
 8016536:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801653a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801653c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801653e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8016540:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8016542:	e841 2300 	strex	r3, r2, [r1]
 8016546:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8016548:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801654a:	2b00      	cmp	r3, #0
 801654c:	d1e3      	bne.n	8016516 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	2220      	movs	r2, #32
 8016552:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	2200      	movs	r2, #0
 801655a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801655c:	687b      	ldr	r3, [r7, #4]
 801655e:	681b      	ldr	r3, [r3, #0]
 8016560:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016564:	e853 3f00 	ldrex	r3, [r3]
 8016568:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801656a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801656c:	f023 0310 	bic.w	r3, r3, #16
 8016570:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	681b      	ldr	r3, [r3, #0]
 8016578:	461a      	mov	r2, r3
 801657a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801657e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8016580:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016582:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016584:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016586:	e841 2300 	strex	r3, r2, [r1]
 801658a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801658c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801658e:	2b00      	cmp	r3, #0
 8016590:	d1e4      	bne.n	801655c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016596:	4618      	mov	r0, r3
 8016598:	f7f7 feb2 	bl	800e300 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	2202      	movs	r2, #2
 80165a0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80165ae:	b29b      	uxth	r3, r3
 80165b0:	1ad3      	subs	r3, r2, r3
 80165b2:	b29b      	uxth	r3, r3
 80165b4:	4619      	mov	r1, r3
 80165b6:	6878      	ldr	r0, [r7, #4]
 80165b8:	f7ec feac 	bl	8003314 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80165bc:	e0d5      	b.n	801676a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80165c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80165c8:	429a      	cmp	r2, r3
 80165ca:	f040 80ce 	bne.w	801676a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80165d2:	681b      	ldr	r3, [r3, #0]
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	f003 0320 	and.w	r3, r3, #32
 80165da:	2b20      	cmp	r3, #32
 80165dc:	f040 80c5 	bne.w	801676a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	2202      	movs	r2, #2
 80165e4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80165ec:	4619      	mov	r1, r3
 80165ee:	6878      	ldr	r0, [r7, #4]
 80165f0:	f7ec fe90 	bl	8003314 <HAL_UARTEx_RxEventCallback>
      return;
 80165f4:	e0b9      	b.n	801676a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80165f6:	687b      	ldr	r3, [r7, #4]
 80165f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8016602:	b29b      	uxth	r3, r3
 8016604:	1ad3      	subs	r3, r2, r3
 8016606:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8016610:	b29b      	uxth	r3, r3
 8016612:	2b00      	cmp	r3, #0
 8016614:	f000 80ab 	beq.w	801676e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8016618:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801661c:	2b00      	cmp	r3, #0
 801661e:	f000 80a6 	beq.w	801676e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801662a:	e853 3f00 	ldrex	r3, [r3]
 801662e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8016630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016632:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016636:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	681b      	ldr	r3, [r3, #0]
 801663e:	461a      	mov	r2, r3
 8016640:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8016644:	647b      	str	r3, [r7, #68]	@ 0x44
 8016646:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016648:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801664a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801664c:	e841 2300 	strex	r3, r2, [r1]
 8016650:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8016652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016654:	2b00      	cmp	r3, #0
 8016656:	d1e4      	bne.n	8016622 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	3308      	adds	r3, #8
 801665e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016662:	e853 3f00 	ldrex	r3, [r3]
 8016666:	623b      	str	r3, [r7, #32]
   return(result);
 8016668:	6a3b      	ldr	r3, [r7, #32]
 801666a:	f023 0301 	bic.w	r3, r3, #1
 801666e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	3308      	adds	r3, #8
 8016678:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801667c:	633a      	str	r2, [r7, #48]	@ 0x30
 801667e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016680:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016684:	e841 2300 	strex	r3, r2, [r1]
 8016688:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801668a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801668c:	2b00      	cmp	r3, #0
 801668e:	d1e3      	bne.n	8016658 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	2220      	movs	r2, #32
 8016694:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	2200      	movs	r2, #0
 801669c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	2200      	movs	r2, #0
 80166a2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	681b      	ldr	r3, [r3, #0]
 80166a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166aa:	693b      	ldr	r3, [r7, #16]
 80166ac:	e853 3f00 	ldrex	r3, [r3]
 80166b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	f023 0310 	bic.w	r3, r3, #16
 80166b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	461a      	mov	r2, r3
 80166c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80166c6:	61fb      	str	r3, [r7, #28]
 80166c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166ca:	69b9      	ldr	r1, [r7, #24]
 80166cc:	69fa      	ldr	r2, [r7, #28]
 80166ce:	e841 2300 	strex	r3, r2, [r1]
 80166d2:	617b      	str	r3, [r7, #20]
   return(result);
 80166d4:	697b      	ldr	r3, [r7, #20]
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	d1e4      	bne.n	80166a4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	2202      	movs	r2, #2
 80166de:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80166e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80166e4:	4619      	mov	r1, r3
 80166e6:	6878      	ldr	r0, [r7, #4]
 80166e8:	f7ec fe14 	bl	8003314 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80166ec:	e03f      	b.n	801676e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80166ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80166f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d00e      	beq.n	8016718 <HAL_UART_IRQHandler+0x5a8>
 80166fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80166fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8016702:	2b00      	cmp	r3, #0
 8016704:	d008      	beq.n	8016718 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	681b      	ldr	r3, [r3, #0]
 801670a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801670e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8016710:	6878      	ldr	r0, [r7, #4]
 8016712:	f000 ff7a 	bl	801760a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8016716:	e02d      	b.n	8016774 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8016718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801671c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016720:	2b00      	cmp	r3, #0
 8016722:	d00e      	beq.n	8016742 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8016724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801672c:	2b00      	cmp	r3, #0
 801672e:	d008      	beq.n	8016742 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016734:	2b00      	cmp	r3, #0
 8016736:	d01c      	beq.n	8016772 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801673c:	6878      	ldr	r0, [r7, #4]
 801673e:	4798      	blx	r3
    }
    return;
 8016740:	e017      	b.n	8016772 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8016742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801674a:	2b00      	cmp	r3, #0
 801674c:	d012      	beq.n	8016774 <HAL_UART_IRQHandler+0x604>
 801674e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016756:	2b00      	cmp	r3, #0
 8016758:	d00c      	beq.n	8016774 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 801675a:	6878      	ldr	r0, [r7, #4]
 801675c:	f000 ff2b 	bl	80175b6 <UART_EndTransmit_IT>
    return;
 8016760:	e008      	b.n	8016774 <HAL_UART_IRQHandler+0x604>
      return;
 8016762:	bf00      	nop
 8016764:	e006      	b.n	8016774 <HAL_UART_IRQHandler+0x604>
    return;
 8016766:	bf00      	nop
 8016768:	e004      	b.n	8016774 <HAL_UART_IRQHandler+0x604>
      return;
 801676a:	bf00      	nop
 801676c:	e002      	b.n	8016774 <HAL_UART_IRQHandler+0x604>
      return;
 801676e:	bf00      	nop
 8016770:	e000      	b.n	8016774 <HAL_UART_IRQHandler+0x604>
    return;
 8016772:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8016774:	37e8      	adds	r7, #232	@ 0xe8
 8016776:	46bd      	mov	sp, r7
 8016778:	bd80      	pop	{r7, pc}
 801677a:	bf00      	nop

0801677c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801677c:	b480      	push	{r7}
 801677e:	b083      	sub	sp, #12
 8016780:	af00      	add	r7, sp, #0
 8016782:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8016784:	bf00      	nop
 8016786:	370c      	adds	r7, #12
 8016788:	46bd      	mov	sp, r7
 801678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801678e:	4770      	bx	lr

08016790 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8016790:	b480      	push	{r7}
 8016792:	b083      	sub	sp, #12
 8016794:	af00      	add	r7, sp, #0
 8016796:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8016798:	bf00      	nop
 801679a:	370c      	adds	r7, #12
 801679c:	46bd      	mov	sp, r7
 801679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167a2:	4770      	bx	lr

080167a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80167a4:	b480      	push	{r7}
 80167a6:	b083      	sub	sp, #12
 80167a8:	af00      	add	r7, sp, #0
 80167aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80167ac:	bf00      	nop
 80167ae:	370c      	adds	r7, #12
 80167b0:	46bd      	mov	sp, r7
 80167b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167b6:	4770      	bx	lr

080167b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80167b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80167bc:	b08a      	sub	sp, #40	@ 0x28
 80167be:	af00      	add	r7, sp, #0
 80167c0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80167c2:	2300      	movs	r3, #0
 80167c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80167c8:	68fb      	ldr	r3, [r7, #12]
 80167ca:	689a      	ldr	r2, [r3, #8]
 80167cc:	68fb      	ldr	r3, [r7, #12]
 80167ce:	691b      	ldr	r3, [r3, #16]
 80167d0:	431a      	orrs	r2, r3
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	695b      	ldr	r3, [r3, #20]
 80167d6:	431a      	orrs	r2, r3
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	69db      	ldr	r3, [r3, #28]
 80167dc:	4313      	orrs	r3, r2
 80167de:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80167e0:	68fb      	ldr	r3, [r7, #12]
 80167e2:	681b      	ldr	r3, [r3, #0]
 80167e4:	681a      	ldr	r2, [r3, #0]
 80167e6:	4ba4      	ldr	r3, [pc, #656]	@ (8016a78 <UART_SetConfig+0x2c0>)
 80167e8:	4013      	ands	r3, r2
 80167ea:	68fa      	ldr	r2, [r7, #12]
 80167ec:	6812      	ldr	r2, [r2, #0]
 80167ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80167f0:	430b      	orrs	r3, r1
 80167f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	681b      	ldr	r3, [r3, #0]
 80167f8:	685b      	ldr	r3, [r3, #4]
 80167fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	68da      	ldr	r2, [r3, #12]
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	681b      	ldr	r3, [r3, #0]
 8016806:	430a      	orrs	r2, r1
 8016808:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801680a:	68fb      	ldr	r3, [r7, #12]
 801680c:	699b      	ldr	r3, [r3, #24]
 801680e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	4a99      	ldr	r2, [pc, #612]	@ (8016a7c <UART_SetConfig+0x2c4>)
 8016816:	4293      	cmp	r3, r2
 8016818:	d004      	beq.n	8016824 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	6a1b      	ldr	r3, [r3, #32]
 801681e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016820:	4313      	orrs	r3, r2
 8016822:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	681b      	ldr	r3, [r3, #0]
 8016828:	689b      	ldr	r3, [r3, #8]
 801682a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	681b      	ldr	r3, [r3, #0]
 8016832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016834:	430a      	orrs	r2, r1
 8016836:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8016838:	68fb      	ldr	r3, [r7, #12]
 801683a:	681b      	ldr	r3, [r3, #0]
 801683c:	4a90      	ldr	r2, [pc, #576]	@ (8016a80 <UART_SetConfig+0x2c8>)
 801683e:	4293      	cmp	r3, r2
 8016840:	d126      	bne.n	8016890 <UART_SetConfig+0xd8>
 8016842:	4b90      	ldr	r3, [pc, #576]	@ (8016a84 <UART_SetConfig+0x2cc>)
 8016844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016848:	f003 0303 	and.w	r3, r3, #3
 801684c:	2b03      	cmp	r3, #3
 801684e:	d81b      	bhi.n	8016888 <UART_SetConfig+0xd0>
 8016850:	a201      	add	r2, pc, #4	@ (adr r2, 8016858 <UART_SetConfig+0xa0>)
 8016852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016856:	bf00      	nop
 8016858:	08016869 	.word	0x08016869
 801685c:	08016879 	.word	0x08016879
 8016860:	08016871 	.word	0x08016871
 8016864:	08016881 	.word	0x08016881
 8016868:	2301      	movs	r3, #1
 801686a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801686e:	e116      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016870:	2302      	movs	r3, #2
 8016872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016876:	e112      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016878:	2304      	movs	r3, #4
 801687a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801687e:	e10e      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016880:	2308      	movs	r3, #8
 8016882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016886:	e10a      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016888:	2310      	movs	r3, #16
 801688a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801688e:	e106      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	681b      	ldr	r3, [r3, #0]
 8016894:	4a7c      	ldr	r2, [pc, #496]	@ (8016a88 <UART_SetConfig+0x2d0>)
 8016896:	4293      	cmp	r3, r2
 8016898:	d138      	bne.n	801690c <UART_SetConfig+0x154>
 801689a:	4b7a      	ldr	r3, [pc, #488]	@ (8016a84 <UART_SetConfig+0x2cc>)
 801689c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80168a0:	f003 030c 	and.w	r3, r3, #12
 80168a4:	2b0c      	cmp	r3, #12
 80168a6:	d82d      	bhi.n	8016904 <UART_SetConfig+0x14c>
 80168a8:	a201      	add	r2, pc, #4	@ (adr r2, 80168b0 <UART_SetConfig+0xf8>)
 80168aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80168ae:	bf00      	nop
 80168b0:	080168e5 	.word	0x080168e5
 80168b4:	08016905 	.word	0x08016905
 80168b8:	08016905 	.word	0x08016905
 80168bc:	08016905 	.word	0x08016905
 80168c0:	080168f5 	.word	0x080168f5
 80168c4:	08016905 	.word	0x08016905
 80168c8:	08016905 	.word	0x08016905
 80168cc:	08016905 	.word	0x08016905
 80168d0:	080168ed 	.word	0x080168ed
 80168d4:	08016905 	.word	0x08016905
 80168d8:	08016905 	.word	0x08016905
 80168dc:	08016905 	.word	0x08016905
 80168e0:	080168fd 	.word	0x080168fd
 80168e4:	2300      	movs	r3, #0
 80168e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80168ea:	e0d8      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80168ec:	2302      	movs	r3, #2
 80168ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80168f2:	e0d4      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80168f4:	2304      	movs	r3, #4
 80168f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80168fa:	e0d0      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80168fc:	2308      	movs	r3, #8
 80168fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016902:	e0cc      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016904:	2310      	movs	r3, #16
 8016906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801690a:	e0c8      	b.n	8016a9e <UART_SetConfig+0x2e6>
 801690c:	68fb      	ldr	r3, [r7, #12]
 801690e:	681b      	ldr	r3, [r3, #0]
 8016910:	4a5e      	ldr	r2, [pc, #376]	@ (8016a8c <UART_SetConfig+0x2d4>)
 8016912:	4293      	cmp	r3, r2
 8016914:	d125      	bne.n	8016962 <UART_SetConfig+0x1aa>
 8016916:	4b5b      	ldr	r3, [pc, #364]	@ (8016a84 <UART_SetConfig+0x2cc>)
 8016918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801691c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8016920:	2b30      	cmp	r3, #48	@ 0x30
 8016922:	d016      	beq.n	8016952 <UART_SetConfig+0x19a>
 8016924:	2b30      	cmp	r3, #48	@ 0x30
 8016926:	d818      	bhi.n	801695a <UART_SetConfig+0x1a2>
 8016928:	2b20      	cmp	r3, #32
 801692a:	d00a      	beq.n	8016942 <UART_SetConfig+0x18a>
 801692c:	2b20      	cmp	r3, #32
 801692e:	d814      	bhi.n	801695a <UART_SetConfig+0x1a2>
 8016930:	2b00      	cmp	r3, #0
 8016932:	d002      	beq.n	801693a <UART_SetConfig+0x182>
 8016934:	2b10      	cmp	r3, #16
 8016936:	d008      	beq.n	801694a <UART_SetConfig+0x192>
 8016938:	e00f      	b.n	801695a <UART_SetConfig+0x1a2>
 801693a:	2300      	movs	r3, #0
 801693c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016940:	e0ad      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016942:	2302      	movs	r3, #2
 8016944:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016948:	e0a9      	b.n	8016a9e <UART_SetConfig+0x2e6>
 801694a:	2304      	movs	r3, #4
 801694c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016950:	e0a5      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016952:	2308      	movs	r3, #8
 8016954:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016958:	e0a1      	b.n	8016a9e <UART_SetConfig+0x2e6>
 801695a:	2310      	movs	r3, #16
 801695c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016960:	e09d      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016962:	68fb      	ldr	r3, [r7, #12]
 8016964:	681b      	ldr	r3, [r3, #0]
 8016966:	4a4a      	ldr	r2, [pc, #296]	@ (8016a90 <UART_SetConfig+0x2d8>)
 8016968:	4293      	cmp	r3, r2
 801696a:	d125      	bne.n	80169b8 <UART_SetConfig+0x200>
 801696c:	4b45      	ldr	r3, [pc, #276]	@ (8016a84 <UART_SetConfig+0x2cc>)
 801696e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016972:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8016976:	2bc0      	cmp	r3, #192	@ 0xc0
 8016978:	d016      	beq.n	80169a8 <UART_SetConfig+0x1f0>
 801697a:	2bc0      	cmp	r3, #192	@ 0xc0
 801697c:	d818      	bhi.n	80169b0 <UART_SetConfig+0x1f8>
 801697e:	2b80      	cmp	r3, #128	@ 0x80
 8016980:	d00a      	beq.n	8016998 <UART_SetConfig+0x1e0>
 8016982:	2b80      	cmp	r3, #128	@ 0x80
 8016984:	d814      	bhi.n	80169b0 <UART_SetConfig+0x1f8>
 8016986:	2b00      	cmp	r3, #0
 8016988:	d002      	beq.n	8016990 <UART_SetConfig+0x1d8>
 801698a:	2b40      	cmp	r3, #64	@ 0x40
 801698c:	d008      	beq.n	80169a0 <UART_SetConfig+0x1e8>
 801698e:	e00f      	b.n	80169b0 <UART_SetConfig+0x1f8>
 8016990:	2300      	movs	r3, #0
 8016992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016996:	e082      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016998:	2302      	movs	r3, #2
 801699a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801699e:	e07e      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80169a0:	2304      	movs	r3, #4
 80169a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80169a6:	e07a      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80169a8:	2308      	movs	r3, #8
 80169aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80169ae:	e076      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80169b0:	2310      	movs	r3, #16
 80169b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80169b6:	e072      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	4a35      	ldr	r2, [pc, #212]	@ (8016a94 <UART_SetConfig+0x2dc>)
 80169be:	4293      	cmp	r3, r2
 80169c0:	d12a      	bne.n	8016a18 <UART_SetConfig+0x260>
 80169c2:	4b30      	ldr	r3, [pc, #192]	@ (8016a84 <UART_SetConfig+0x2cc>)
 80169c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80169c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80169cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80169d0:	d01a      	beq.n	8016a08 <UART_SetConfig+0x250>
 80169d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80169d6:	d81b      	bhi.n	8016a10 <UART_SetConfig+0x258>
 80169d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80169dc:	d00c      	beq.n	80169f8 <UART_SetConfig+0x240>
 80169de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80169e2:	d815      	bhi.n	8016a10 <UART_SetConfig+0x258>
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	d003      	beq.n	80169f0 <UART_SetConfig+0x238>
 80169e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80169ec:	d008      	beq.n	8016a00 <UART_SetConfig+0x248>
 80169ee:	e00f      	b.n	8016a10 <UART_SetConfig+0x258>
 80169f0:	2300      	movs	r3, #0
 80169f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80169f6:	e052      	b.n	8016a9e <UART_SetConfig+0x2e6>
 80169f8:	2302      	movs	r3, #2
 80169fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80169fe:	e04e      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a00:	2304      	movs	r3, #4
 8016a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a06:	e04a      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a08:	2308      	movs	r3, #8
 8016a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a0e:	e046      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a10:	2310      	movs	r3, #16
 8016a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a16:	e042      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	681b      	ldr	r3, [r3, #0]
 8016a1c:	4a17      	ldr	r2, [pc, #92]	@ (8016a7c <UART_SetConfig+0x2c4>)
 8016a1e:	4293      	cmp	r3, r2
 8016a20:	d13a      	bne.n	8016a98 <UART_SetConfig+0x2e0>
 8016a22:	4b18      	ldr	r3, [pc, #96]	@ (8016a84 <UART_SetConfig+0x2cc>)
 8016a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016a28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8016a2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016a30:	d01a      	beq.n	8016a68 <UART_SetConfig+0x2b0>
 8016a32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016a36:	d81b      	bhi.n	8016a70 <UART_SetConfig+0x2b8>
 8016a38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016a3c:	d00c      	beq.n	8016a58 <UART_SetConfig+0x2a0>
 8016a3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016a42:	d815      	bhi.n	8016a70 <UART_SetConfig+0x2b8>
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d003      	beq.n	8016a50 <UART_SetConfig+0x298>
 8016a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016a4c:	d008      	beq.n	8016a60 <UART_SetConfig+0x2a8>
 8016a4e:	e00f      	b.n	8016a70 <UART_SetConfig+0x2b8>
 8016a50:	2300      	movs	r3, #0
 8016a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a56:	e022      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a58:	2302      	movs	r3, #2
 8016a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a5e:	e01e      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a60:	2304      	movs	r3, #4
 8016a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a66:	e01a      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a68:	2308      	movs	r3, #8
 8016a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a6e:	e016      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a70:	2310      	movs	r3, #16
 8016a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8016a76:	e012      	b.n	8016a9e <UART_SetConfig+0x2e6>
 8016a78:	efff69f3 	.word	0xefff69f3
 8016a7c:	40008000 	.word	0x40008000
 8016a80:	40013800 	.word	0x40013800
 8016a84:	40021000 	.word	0x40021000
 8016a88:	40004400 	.word	0x40004400
 8016a8c:	40004800 	.word	0x40004800
 8016a90:	40004c00 	.word	0x40004c00
 8016a94:	40005000 	.word	0x40005000
 8016a98:	2310      	movs	r3, #16
 8016a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	681b      	ldr	r3, [r3, #0]
 8016aa2:	4a9f      	ldr	r2, [pc, #636]	@ (8016d20 <UART_SetConfig+0x568>)
 8016aa4:	4293      	cmp	r3, r2
 8016aa6:	d17a      	bne.n	8016b9e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8016aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016aac:	2b08      	cmp	r3, #8
 8016aae:	d824      	bhi.n	8016afa <UART_SetConfig+0x342>
 8016ab0:	a201      	add	r2, pc, #4	@ (adr r2, 8016ab8 <UART_SetConfig+0x300>)
 8016ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ab6:	bf00      	nop
 8016ab8:	08016add 	.word	0x08016add
 8016abc:	08016afb 	.word	0x08016afb
 8016ac0:	08016ae5 	.word	0x08016ae5
 8016ac4:	08016afb 	.word	0x08016afb
 8016ac8:	08016aeb 	.word	0x08016aeb
 8016acc:	08016afb 	.word	0x08016afb
 8016ad0:	08016afb 	.word	0x08016afb
 8016ad4:	08016afb 	.word	0x08016afb
 8016ad8:	08016af3 	.word	0x08016af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8016adc:	f7fa fe52 	bl	8011784 <HAL_RCC_GetPCLK1Freq>
 8016ae0:	61f8      	str	r0, [r7, #28]
        break;
 8016ae2:	e010      	b.n	8016b06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8016ae4:	4b8f      	ldr	r3, [pc, #572]	@ (8016d24 <UART_SetConfig+0x56c>)
 8016ae6:	61fb      	str	r3, [r7, #28]
        break;
 8016ae8:	e00d      	b.n	8016b06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8016aea:	f7fa fdb3 	bl	8011654 <HAL_RCC_GetSysClockFreq>
 8016aee:	61f8      	str	r0, [r7, #28]
        break;
 8016af0:	e009      	b.n	8016b06 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016af2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016af6:	61fb      	str	r3, [r7, #28]
        break;
 8016af8:	e005      	b.n	8016b06 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8016afa:	2300      	movs	r3, #0
 8016afc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8016afe:	2301      	movs	r3, #1
 8016b00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8016b04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8016b06:	69fb      	ldr	r3, [r7, #28]
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	f000 80fb 	beq.w	8016d04 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	685a      	ldr	r2, [r3, #4]
 8016b12:	4613      	mov	r3, r2
 8016b14:	005b      	lsls	r3, r3, #1
 8016b16:	4413      	add	r3, r2
 8016b18:	69fa      	ldr	r2, [r7, #28]
 8016b1a:	429a      	cmp	r2, r3
 8016b1c:	d305      	bcc.n	8016b2a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8016b1e:	68fb      	ldr	r3, [r7, #12]
 8016b20:	685b      	ldr	r3, [r3, #4]
 8016b22:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8016b24:	69fa      	ldr	r2, [r7, #28]
 8016b26:	429a      	cmp	r2, r3
 8016b28:	d903      	bls.n	8016b32 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8016b2a:	2301      	movs	r3, #1
 8016b2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016b30:	e0e8      	b.n	8016d04 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8016b32:	69fb      	ldr	r3, [r7, #28]
 8016b34:	2200      	movs	r2, #0
 8016b36:	461c      	mov	r4, r3
 8016b38:	4615      	mov	r5, r2
 8016b3a:	f04f 0200 	mov.w	r2, #0
 8016b3e:	f04f 0300 	mov.w	r3, #0
 8016b42:	022b      	lsls	r3, r5, #8
 8016b44:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8016b48:	0222      	lsls	r2, r4, #8
 8016b4a:	68f9      	ldr	r1, [r7, #12]
 8016b4c:	6849      	ldr	r1, [r1, #4]
 8016b4e:	0849      	lsrs	r1, r1, #1
 8016b50:	2000      	movs	r0, #0
 8016b52:	4688      	mov	r8, r1
 8016b54:	4681      	mov	r9, r0
 8016b56:	eb12 0a08 	adds.w	sl, r2, r8
 8016b5a:	eb43 0b09 	adc.w	fp, r3, r9
 8016b5e:	68fb      	ldr	r3, [r7, #12]
 8016b60:	685b      	ldr	r3, [r3, #4]
 8016b62:	2200      	movs	r2, #0
 8016b64:	603b      	str	r3, [r7, #0]
 8016b66:	607a      	str	r2, [r7, #4]
 8016b68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016b6c:	4650      	mov	r0, sl
 8016b6e:	4659      	mov	r1, fp
 8016b70:	f7e9 ff84 	bl	8000a7c <__aeabi_uldivmod>
 8016b74:	4602      	mov	r2, r0
 8016b76:	460b      	mov	r3, r1
 8016b78:	4613      	mov	r3, r2
 8016b7a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8016b7c:	69bb      	ldr	r3, [r7, #24]
 8016b7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8016b82:	d308      	bcc.n	8016b96 <UART_SetConfig+0x3de>
 8016b84:	69bb      	ldr	r3, [r7, #24]
 8016b86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016b8a:	d204      	bcs.n	8016b96 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8016b8c:	68fb      	ldr	r3, [r7, #12]
 8016b8e:	681b      	ldr	r3, [r3, #0]
 8016b90:	69ba      	ldr	r2, [r7, #24]
 8016b92:	60da      	str	r2, [r3, #12]
 8016b94:	e0b6      	b.n	8016d04 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8016b96:	2301      	movs	r3, #1
 8016b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016b9c:	e0b2      	b.n	8016d04 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8016b9e:	68fb      	ldr	r3, [r7, #12]
 8016ba0:	69db      	ldr	r3, [r3, #28]
 8016ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016ba6:	d15e      	bne.n	8016c66 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8016ba8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016bac:	2b08      	cmp	r3, #8
 8016bae:	d828      	bhi.n	8016c02 <UART_SetConfig+0x44a>
 8016bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8016bb8 <UART_SetConfig+0x400>)
 8016bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bb6:	bf00      	nop
 8016bb8:	08016bdd 	.word	0x08016bdd
 8016bbc:	08016be5 	.word	0x08016be5
 8016bc0:	08016bed 	.word	0x08016bed
 8016bc4:	08016c03 	.word	0x08016c03
 8016bc8:	08016bf3 	.word	0x08016bf3
 8016bcc:	08016c03 	.word	0x08016c03
 8016bd0:	08016c03 	.word	0x08016c03
 8016bd4:	08016c03 	.word	0x08016c03
 8016bd8:	08016bfb 	.word	0x08016bfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8016bdc:	f7fa fdd2 	bl	8011784 <HAL_RCC_GetPCLK1Freq>
 8016be0:	61f8      	str	r0, [r7, #28]
        break;
 8016be2:	e014      	b.n	8016c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8016be4:	f7fa fde4 	bl	80117b0 <HAL_RCC_GetPCLK2Freq>
 8016be8:	61f8      	str	r0, [r7, #28]
        break;
 8016bea:	e010      	b.n	8016c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8016bec:	4b4d      	ldr	r3, [pc, #308]	@ (8016d24 <UART_SetConfig+0x56c>)
 8016bee:	61fb      	str	r3, [r7, #28]
        break;
 8016bf0:	e00d      	b.n	8016c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8016bf2:	f7fa fd2f 	bl	8011654 <HAL_RCC_GetSysClockFreq>
 8016bf6:	61f8      	str	r0, [r7, #28]
        break;
 8016bf8:	e009      	b.n	8016c0e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016bfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016bfe:	61fb      	str	r3, [r7, #28]
        break;
 8016c00:	e005      	b.n	8016c0e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8016c02:	2300      	movs	r3, #0
 8016c04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8016c06:	2301      	movs	r3, #1
 8016c08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8016c0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8016c0e:	69fb      	ldr	r3, [r7, #28]
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d077      	beq.n	8016d04 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8016c14:	69fb      	ldr	r3, [r7, #28]
 8016c16:	005a      	lsls	r2, r3, #1
 8016c18:	68fb      	ldr	r3, [r7, #12]
 8016c1a:	685b      	ldr	r3, [r3, #4]
 8016c1c:	085b      	lsrs	r3, r3, #1
 8016c1e:	441a      	add	r2, r3
 8016c20:	68fb      	ldr	r3, [r7, #12]
 8016c22:	685b      	ldr	r3, [r3, #4]
 8016c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8016c28:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8016c2a:	69bb      	ldr	r3, [r7, #24]
 8016c2c:	2b0f      	cmp	r3, #15
 8016c2e:	d916      	bls.n	8016c5e <UART_SetConfig+0x4a6>
 8016c30:	69bb      	ldr	r3, [r7, #24]
 8016c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016c36:	d212      	bcs.n	8016c5e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8016c38:	69bb      	ldr	r3, [r7, #24]
 8016c3a:	b29b      	uxth	r3, r3
 8016c3c:	f023 030f 	bic.w	r3, r3, #15
 8016c40:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8016c42:	69bb      	ldr	r3, [r7, #24]
 8016c44:	085b      	lsrs	r3, r3, #1
 8016c46:	b29b      	uxth	r3, r3
 8016c48:	f003 0307 	and.w	r3, r3, #7
 8016c4c:	b29a      	uxth	r2, r3
 8016c4e:	8afb      	ldrh	r3, [r7, #22]
 8016c50:	4313      	orrs	r3, r2
 8016c52:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8016c54:	68fb      	ldr	r3, [r7, #12]
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	8afa      	ldrh	r2, [r7, #22]
 8016c5a:	60da      	str	r2, [r3, #12]
 8016c5c:	e052      	b.n	8016d04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8016c5e:	2301      	movs	r3, #1
 8016c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016c64:	e04e      	b.n	8016d04 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8016c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016c6a:	2b08      	cmp	r3, #8
 8016c6c:	d827      	bhi.n	8016cbe <UART_SetConfig+0x506>
 8016c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8016c74 <UART_SetConfig+0x4bc>)
 8016c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c74:	08016c99 	.word	0x08016c99
 8016c78:	08016ca1 	.word	0x08016ca1
 8016c7c:	08016ca9 	.word	0x08016ca9
 8016c80:	08016cbf 	.word	0x08016cbf
 8016c84:	08016caf 	.word	0x08016caf
 8016c88:	08016cbf 	.word	0x08016cbf
 8016c8c:	08016cbf 	.word	0x08016cbf
 8016c90:	08016cbf 	.word	0x08016cbf
 8016c94:	08016cb7 	.word	0x08016cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8016c98:	f7fa fd74 	bl	8011784 <HAL_RCC_GetPCLK1Freq>
 8016c9c:	61f8      	str	r0, [r7, #28]
        break;
 8016c9e:	e014      	b.n	8016cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8016ca0:	f7fa fd86 	bl	80117b0 <HAL_RCC_GetPCLK2Freq>
 8016ca4:	61f8      	str	r0, [r7, #28]
        break;
 8016ca6:	e010      	b.n	8016cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8016ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8016d24 <UART_SetConfig+0x56c>)
 8016caa:	61fb      	str	r3, [r7, #28]
        break;
 8016cac:	e00d      	b.n	8016cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8016cae:	f7fa fcd1 	bl	8011654 <HAL_RCC_GetSysClockFreq>
 8016cb2:	61f8      	str	r0, [r7, #28]
        break;
 8016cb4:	e009      	b.n	8016cca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016cb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016cba:	61fb      	str	r3, [r7, #28]
        break;
 8016cbc:	e005      	b.n	8016cca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8016cbe:	2300      	movs	r3, #0
 8016cc0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8016cc2:	2301      	movs	r3, #1
 8016cc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8016cc8:	bf00      	nop
    }

    if (pclk != 0U)
 8016cca:	69fb      	ldr	r3, [r7, #28]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d019      	beq.n	8016d04 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8016cd0:	68fb      	ldr	r3, [r7, #12]
 8016cd2:	685b      	ldr	r3, [r3, #4]
 8016cd4:	085a      	lsrs	r2, r3, #1
 8016cd6:	69fb      	ldr	r3, [r7, #28]
 8016cd8:	441a      	add	r2, r3
 8016cda:	68fb      	ldr	r3, [r7, #12]
 8016cdc:	685b      	ldr	r3, [r3, #4]
 8016cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8016ce2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8016ce4:	69bb      	ldr	r3, [r7, #24]
 8016ce6:	2b0f      	cmp	r3, #15
 8016ce8:	d909      	bls.n	8016cfe <UART_SetConfig+0x546>
 8016cea:	69bb      	ldr	r3, [r7, #24]
 8016cec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016cf0:	d205      	bcs.n	8016cfe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8016cf2:	69bb      	ldr	r3, [r7, #24]
 8016cf4:	b29a      	uxth	r2, r3
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	681b      	ldr	r3, [r3, #0]
 8016cfa:	60da      	str	r2, [r3, #12]
 8016cfc:	e002      	b.n	8016d04 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8016cfe:	2301      	movs	r3, #1
 8016d00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8016d04:	68fb      	ldr	r3, [r7, #12]
 8016d06:	2200      	movs	r2, #0
 8016d08:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8016d0a:	68fb      	ldr	r3, [r7, #12]
 8016d0c:	2200      	movs	r2, #0
 8016d0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8016d10:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8016d14:	4618      	mov	r0, r3
 8016d16:	3728      	adds	r7, #40	@ 0x28
 8016d18:	46bd      	mov	sp, r7
 8016d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016d1e:	bf00      	nop
 8016d20:	40008000 	.word	0x40008000
 8016d24:	00f42400 	.word	0x00f42400

08016d28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8016d28:	b480      	push	{r7}
 8016d2a:	b083      	sub	sp, #12
 8016d2c:	af00      	add	r7, sp, #0
 8016d2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d34:	f003 0308 	and.w	r3, r3, #8
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d00a      	beq.n	8016d52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	685b      	ldr	r3, [r3, #4]
 8016d42:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	681b      	ldr	r3, [r3, #0]
 8016d4e:	430a      	orrs	r2, r1
 8016d50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d56:	f003 0301 	and.w	r3, r3, #1
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d00a      	beq.n	8016d74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8016d5e:	687b      	ldr	r3, [r7, #4]
 8016d60:	681b      	ldr	r3, [r3, #0]
 8016d62:	685b      	ldr	r3, [r3, #4]
 8016d64:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	681b      	ldr	r3, [r3, #0]
 8016d70:	430a      	orrs	r2, r1
 8016d72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d78:	f003 0302 	and.w	r3, r3, #2
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	d00a      	beq.n	8016d96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	685b      	ldr	r3, [r3, #4]
 8016d86:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d8e:	687b      	ldr	r3, [r7, #4]
 8016d90:	681b      	ldr	r3, [r3, #0]
 8016d92:	430a      	orrs	r2, r1
 8016d94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d9a:	f003 0304 	and.w	r3, r3, #4
 8016d9e:	2b00      	cmp	r3, #0
 8016da0:	d00a      	beq.n	8016db8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8016da2:	687b      	ldr	r3, [r7, #4]
 8016da4:	681b      	ldr	r3, [r3, #0]
 8016da6:	685b      	ldr	r3, [r3, #4]
 8016da8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	681b      	ldr	r3, [r3, #0]
 8016db4:	430a      	orrs	r2, r1
 8016db6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016dbc:	f003 0310 	and.w	r3, r3, #16
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d00a      	beq.n	8016dda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	689b      	ldr	r3, [r3, #8]
 8016dca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	681b      	ldr	r3, [r3, #0]
 8016dd6:	430a      	orrs	r2, r1
 8016dd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016dde:	f003 0320 	and.w	r3, r3, #32
 8016de2:	2b00      	cmp	r3, #0
 8016de4:	d00a      	beq.n	8016dfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	689b      	ldr	r3, [r3, #8]
 8016dec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	681b      	ldr	r3, [r3, #0]
 8016df8:	430a      	orrs	r2, r1
 8016dfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d01a      	beq.n	8016e3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	685b      	ldr	r3, [r3, #4]
 8016e0e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	681b      	ldr	r3, [r3, #0]
 8016e1a:	430a      	orrs	r2, r1
 8016e1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016e26:	d10a      	bne.n	8016e3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	681b      	ldr	r3, [r3, #0]
 8016e2c:	685b      	ldr	r3, [r3, #4]
 8016e2e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	430a      	orrs	r2, r1
 8016e3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d00a      	beq.n	8016e60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	681b      	ldr	r3, [r3, #0]
 8016e4e:	685b      	ldr	r3, [r3, #4]
 8016e50:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	430a      	orrs	r2, r1
 8016e5e:	605a      	str	r2, [r3, #4]
  }
}
 8016e60:	bf00      	nop
 8016e62:	370c      	adds	r7, #12
 8016e64:	46bd      	mov	sp, r7
 8016e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e6a:	4770      	bx	lr

08016e6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8016e6c:	b580      	push	{r7, lr}
 8016e6e:	b098      	sub	sp, #96	@ 0x60
 8016e70:	af02      	add	r7, sp, #8
 8016e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	2200      	movs	r2, #0
 8016e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8016e7c:	f7f5 f9fa 	bl	800c274 <HAL_GetTick>
 8016e80:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	681b      	ldr	r3, [r3, #0]
 8016e86:	681b      	ldr	r3, [r3, #0]
 8016e88:	f003 0308 	and.w	r3, r3, #8
 8016e8c:	2b08      	cmp	r3, #8
 8016e8e:	d12e      	bne.n	8016eee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8016e90:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8016e94:	9300      	str	r3, [sp, #0]
 8016e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016e98:	2200      	movs	r2, #0
 8016e9a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8016e9e:	6878      	ldr	r0, [r7, #4]
 8016ea0:	f000 f88c 	bl	8016fbc <UART_WaitOnFlagUntilTimeout>
 8016ea4:	4603      	mov	r3, r0
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	d021      	beq.n	8016eee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	681b      	ldr	r3, [r3, #0]
 8016eae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eb2:	e853 3f00 	ldrex	r3, [r3]
 8016eb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8016eb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016eba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8016ebe:	653b      	str	r3, [r7, #80]	@ 0x50
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	681b      	ldr	r3, [r3, #0]
 8016ec4:	461a      	mov	r2, r3
 8016ec6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8016eca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ecc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8016ece:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016ed0:	e841 2300 	strex	r3, r2, [r1]
 8016ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8016ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d1e6      	bne.n	8016eaa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	2220      	movs	r2, #32
 8016ee0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	2200      	movs	r2, #0
 8016ee6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8016eea:	2303      	movs	r3, #3
 8016eec:	e062      	b.n	8016fb4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	681b      	ldr	r3, [r3, #0]
 8016ef2:	681b      	ldr	r3, [r3, #0]
 8016ef4:	f003 0304 	and.w	r3, r3, #4
 8016ef8:	2b04      	cmp	r3, #4
 8016efa:	d149      	bne.n	8016f90 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8016efc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8016f00:	9300      	str	r3, [sp, #0]
 8016f02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016f04:	2200      	movs	r2, #0
 8016f06:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8016f0a:	6878      	ldr	r0, [r7, #4]
 8016f0c:	f000 f856 	bl	8016fbc <UART_WaitOnFlagUntilTimeout>
 8016f10:	4603      	mov	r3, r0
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d03c      	beq.n	8016f90 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	681b      	ldr	r3, [r3, #0]
 8016f1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f1e:	e853 3f00 	ldrex	r3, [r3]
 8016f22:	623b      	str	r3, [r7, #32]
   return(result);
 8016f24:	6a3b      	ldr	r3, [r7, #32]
 8016f26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8016f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	681b      	ldr	r3, [r3, #0]
 8016f30:	461a      	mov	r2, r3
 8016f32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016f34:	633b      	str	r3, [r7, #48]	@ 0x30
 8016f36:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016f3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016f3c:	e841 2300 	strex	r3, r2, [r1]
 8016f40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8016f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d1e6      	bne.n	8016f16 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	681b      	ldr	r3, [r3, #0]
 8016f4c:	3308      	adds	r3, #8
 8016f4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016f50:	693b      	ldr	r3, [r7, #16]
 8016f52:	e853 3f00 	ldrex	r3, [r3]
 8016f56:	60fb      	str	r3, [r7, #12]
   return(result);
 8016f58:	68fb      	ldr	r3, [r7, #12]
 8016f5a:	f023 0301 	bic.w	r3, r3, #1
 8016f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	681b      	ldr	r3, [r3, #0]
 8016f64:	3308      	adds	r3, #8
 8016f66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016f68:	61fa      	str	r2, [r7, #28]
 8016f6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016f6c:	69b9      	ldr	r1, [r7, #24]
 8016f6e:	69fa      	ldr	r2, [r7, #28]
 8016f70:	e841 2300 	strex	r3, r2, [r1]
 8016f74:	617b      	str	r3, [r7, #20]
   return(result);
 8016f76:	697b      	ldr	r3, [r7, #20]
 8016f78:	2b00      	cmp	r3, #0
 8016f7a:	d1e5      	bne.n	8016f48 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	2220      	movs	r2, #32
 8016f80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	2200      	movs	r2, #0
 8016f88:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8016f8c:	2303      	movs	r3, #3
 8016f8e:	e011      	b.n	8016fb4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8016f90:	687b      	ldr	r3, [r7, #4]
 8016f92:	2220      	movs	r2, #32
 8016f94:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	2220      	movs	r2, #32
 8016f9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	2200      	movs	r2, #0
 8016fa2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	2200      	movs	r2, #0
 8016fa8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8016faa:	687b      	ldr	r3, [r7, #4]
 8016fac:	2200      	movs	r2, #0
 8016fae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8016fb2:	2300      	movs	r3, #0
}
 8016fb4:	4618      	mov	r0, r3
 8016fb6:	3758      	adds	r7, #88	@ 0x58
 8016fb8:	46bd      	mov	sp, r7
 8016fba:	bd80      	pop	{r7, pc}

08016fbc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8016fbc:	b580      	push	{r7, lr}
 8016fbe:	b084      	sub	sp, #16
 8016fc0:	af00      	add	r7, sp, #0
 8016fc2:	60f8      	str	r0, [r7, #12]
 8016fc4:	60b9      	str	r1, [r7, #8]
 8016fc6:	603b      	str	r3, [r7, #0]
 8016fc8:	4613      	mov	r3, r2
 8016fca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8016fcc:	e04f      	b.n	801706e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8016fce:	69bb      	ldr	r3, [r7, #24]
 8016fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016fd4:	d04b      	beq.n	801706e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8016fd6:	f7f5 f94d 	bl	800c274 <HAL_GetTick>
 8016fda:	4602      	mov	r2, r0
 8016fdc:	683b      	ldr	r3, [r7, #0]
 8016fde:	1ad3      	subs	r3, r2, r3
 8016fe0:	69ba      	ldr	r2, [r7, #24]
 8016fe2:	429a      	cmp	r2, r3
 8016fe4:	d302      	bcc.n	8016fec <UART_WaitOnFlagUntilTimeout+0x30>
 8016fe6:	69bb      	ldr	r3, [r7, #24]
 8016fe8:	2b00      	cmp	r3, #0
 8016fea:	d101      	bne.n	8016ff0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8016fec:	2303      	movs	r3, #3
 8016fee:	e04e      	b.n	801708e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8016ff0:	68fb      	ldr	r3, [r7, #12]
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	681b      	ldr	r3, [r3, #0]
 8016ff6:	f003 0304 	and.w	r3, r3, #4
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d037      	beq.n	801706e <UART_WaitOnFlagUntilTimeout+0xb2>
 8016ffe:	68bb      	ldr	r3, [r7, #8]
 8017000:	2b80      	cmp	r3, #128	@ 0x80
 8017002:	d034      	beq.n	801706e <UART_WaitOnFlagUntilTimeout+0xb2>
 8017004:	68bb      	ldr	r3, [r7, #8]
 8017006:	2b40      	cmp	r3, #64	@ 0x40
 8017008:	d031      	beq.n	801706e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	681b      	ldr	r3, [r3, #0]
 801700e:	69db      	ldr	r3, [r3, #28]
 8017010:	f003 0308 	and.w	r3, r3, #8
 8017014:	2b08      	cmp	r3, #8
 8017016:	d110      	bne.n	801703a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8017018:	68fb      	ldr	r3, [r7, #12]
 801701a:	681b      	ldr	r3, [r3, #0]
 801701c:	2208      	movs	r2, #8
 801701e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8017020:	68f8      	ldr	r0, [r7, #12]
 8017022:	f000 f8ff 	bl	8017224 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	2208      	movs	r2, #8
 801702a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801702e:	68fb      	ldr	r3, [r7, #12]
 8017030:	2200      	movs	r2, #0
 8017032:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8017036:	2301      	movs	r3, #1
 8017038:	e029      	b.n	801708e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801703a:	68fb      	ldr	r3, [r7, #12]
 801703c:	681b      	ldr	r3, [r3, #0]
 801703e:	69db      	ldr	r3, [r3, #28]
 8017040:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017048:	d111      	bne.n	801706e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801704a:	68fb      	ldr	r3, [r7, #12]
 801704c:	681b      	ldr	r3, [r3, #0]
 801704e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8017052:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8017054:	68f8      	ldr	r0, [r7, #12]
 8017056:	f000 f8e5 	bl	8017224 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	2220      	movs	r2, #32
 801705e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8017062:	68fb      	ldr	r3, [r7, #12]
 8017064:	2200      	movs	r2, #0
 8017066:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 801706a:	2303      	movs	r3, #3
 801706c:	e00f      	b.n	801708e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801706e:	68fb      	ldr	r3, [r7, #12]
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	69da      	ldr	r2, [r3, #28]
 8017074:	68bb      	ldr	r3, [r7, #8]
 8017076:	4013      	ands	r3, r2
 8017078:	68ba      	ldr	r2, [r7, #8]
 801707a:	429a      	cmp	r2, r3
 801707c:	bf0c      	ite	eq
 801707e:	2301      	moveq	r3, #1
 8017080:	2300      	movne	r3, #0
 8017082:	b2db      	uxtb	r3, r3
 8017084:	461a      	mov	r2, r3
 8017086:	79fb      	ldrb	r3, [r7, #7]
 8017088:	429a      	cmp	r2, r3
 801708a:	d0a0      	beq.n	8016fce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801708c:	2300      	movs	r3, #0
}
 801708e:	4618      	mov	r0, r3
 8017090:	3710      	adds	r7, #16
 8017092:	46bd      	mov	sp, r7
 8017094:	bd80      	pop	{r7, pc}
	...

08017098 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8017098:	b580      	push	{r7, lr}
 801709a:	b096      	sub	sp, #88	@ 0x58
 801709c:	af00      	add	r7, sp, #0
 801709e:	60f8      	str	r0, [r7, #12]
 80170a0:	60b9      	str	r1, [r7, #8]
 80170a2:	4613      	mov	r3, r2
 80170a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80170a6:	68fb      	ldr	r3, [r7, #12]
 80170a8:	68ba      	ldr	r2, [r7, #8]
 80170aa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80170ac:	68fb      	ldr	r3, [r7, #12]
 80170ae:	88fa      	ldrh	r2, [r7, #6]
 80170b0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80170b4:	68fb      	ldr	r3, [r7, #12]
 80170b6:	2200      	movs	r2, #0
 80170b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80170bc:	68fb      	ldr	r3, [r7, #12]
 80170be:	2222      	movs	r2, #34	@ 0x22
 80170c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80170c4:	68fb      	ldr	r3, [r7, #12]
 80170c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d028      	beq.n	801711e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80170cc:	68fb      	ldr	r3, [r7, #12]
 80170ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170d0:	4a3e      	ldr	r2, [pc, #248]	@ (80171cc <UART_Start_Receive_DMA+0x134>)
 80170d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80170d4:	68fb      	ldr	r3, [r7, #12]
 80170d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170d8:	4a3d      	ldr	r2, [pc, #244]	@ (80171d0 <UART_Start_Receive_DMA+0x138>)
 80170da:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80170dc:	68fb      	ldr	r3, [r7, #12]
 80170de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170e0:	4a3c      	ldr	r2, [pc, #240]	@ (80171d4 <UART_Start_Receive_DMA+0x13c>)
 80170e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80170e4:	68fb      	ldr	r3, [r7, #12]
 80170e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80170e8:	2200      	movs	r2, #0
 80170ea:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80170ec:	68fb      	ldr	r3, [r7, #12]
 80170ee:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80170f0:	68fb      	ldr	r3, [r7, #12]
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	3324      	adds	r3, #36	@ 0x24
 80170f6:	4619      	mov	r1, r3
 80170f8:	68fb      	ldr	r3, [r7, #12]
 80170fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80170fc:	461a      	mov	r2, r3
 80170fe:	88fb      	ldrh	r3, [r7, #6]
 8017100:	f7f7 f89e 	bl	800e240 <HAL_DMA_Start_IT>
 8017104:	4603      	mov	r3, r0
 8017106:	2b00      	cmp	r3, #0
 8017108:	d009      	beq.n	801711e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801710a:	68fb      	ldr	r3, [r7, #12]
 801710c:	2210      	movs	r2, #16
 801710e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017112:	68fb      	ldr	r3, [r7, #12]
 8017114:	2220      	movs	r2, #32
 8017116:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 801711a:	2301      	movs	r3, #1
 801711c:	e051      	b.n	80171c2 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801711e:	68fb      	ldr	r3, [r7, #12]
 8017120:	691b      	ldr	r3, [r3, #16]
 8017122:	2b00      	cmp	r3, #0
 8017124:	d018      	beq.n	8017158 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8017126:	68fb      	ldr	r3, [r7, #12]
 8017128:	681b      	ldr	r3, [r3, #0]
 801712a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801712c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801712e:	e853 3f00 	ldrex	r3, [r3]
 8017132:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8017134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801713a:	657b      	str	r3, [r7, #84]	@ 0x54
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	461a      	mov	r2, r3
 8017142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017144:	64bb      	str	r3, [r7, #72]	@ 0x48
 8017146:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017148:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801714a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801714c:	e841 2300 	strex	r3, r2, [r1]
 8017150:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8017152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017154:	2b00      	cmp	r3, #0
 8017156:	d1e6      	bne.n	8017126 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017158:	68fb      	ldr	r3, [r7, #12]
 801715a:	681b      	ldr	r3, [r3, #0]
 801715c:	3308      	adds	r3, #8
 801715e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017162:	e853 3f00 	ldrex	r3, [r3]
 8017166:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8017168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801716a:	f043 0301 	orr.w	r3, r3, #1
 801716e:	653b      	str	r3, [r7, #80]	@ 0x50
 8017170:	68fb      	ldr	r3, [r7, #12]
 8017172:	681b      	ldr	r3, [r3, #0]
 8017174:	3308      	adds	r3, #8
 8017176:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017178:	637a      	str	r2, [r7, #52]	@ 0x34
 801717a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801717c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801717e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017180:	e841 2300 	strex	r3, r2, [r1]
 8017184:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8017186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017188:	2b00      	cmp	r3, #0
 801718a:	d1e5      	bne.n	8017158 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801718c:	68fb      	ldr	r3, [r7, #12]
 801718e:	681b      	ldr	r3, [r3, #0]
 8017190:	3308      	adds	r3, #8
 8017192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017194:	697b      	ldr	r3, [r7, #20]
 8017196:	e853 3f00 	ldrex	r3, [r3]
 801719a:	613b      	str	r3, [r7, #16]
   return(result);
 801719c:	693b      	ldr	r3, [r7, #16]
 801719e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80171a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80171a4:	68fb      	ldr	r3, [r7, #12]
 80171a6:	681b      	ldr	r3, [r3, #0]
 80171a8:	3308      	adds	r3, #8
 80171aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80171ac:	623a      	str	r2, [r7, #32]
 80171ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80171b0:	69f9      	ldr	r1, [r7, #28]
 80171b2:	6a3a      	ldr	r2, [r7, #32]
 80171b4:	e841 2300 	strex	r3, r2, [r1]
 80171b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80171ba:	69bb      	ldr	r3, [r7, #24]
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d1e5      	bne.n	801718c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80171c0:	2300      	movs	r3, #0
}
 80171c2:	4618      	mov	r0, r3
 80171c4:	3758      	adds	r7, #88	@ 0x58
 80171c6:	46bd      	mov	sp, r7
 80171c8:	bd80      	pop	{r7, pc}
 80171ca:	bf00      	nop
 80171cc:	080173a3 	.word	0x080173a3
 80171d0:	080174cf 	.word	0x080174cf
 80171d4:	0801750d 	.word	0x0801750d

080171d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80171d8:	b480      	push	{r7}
 80171da:	b089      	sub	sp, #36	@ 0x24
 80171dc:	af00      	add	r7, sp, #0
 80171de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	681b      	ldr	r3, [r3, #0]
 80171e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80171e6:	68fb      	ldr	r3, [r7, #12]
 80171e8:	e853 3f00 	ldrex	r3, [r3]
 80171ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80171ee:	68bb      	ldr	r3, [r7, #8]
 80171f0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80171f4:	61fb      	str	r3, [r7, #28]
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	681b      	ldr	r3, [r3, #0]
 80171fa:	461a      	mov	r2, r3
 80171fc:	69fb      	ldr	r3, [r7, #28]
 80171fe:	61bb      	str	r3, [r7, #24]
 8017200:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017202:	6979      	ldr	r1, [r7, #20]
 8017204:	69ba      	ldr	r2, [r7, #24]
 8017206:	e841 2300 	strex	r3, r2, [r1]
 801720a:	613b      	str	r3, [r7, #16]
   return(result);
 801720c:	693b      	ldr	r3, [r7, #16]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d1e6      	bne.n	80171e0 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	2220      	movs	r2, #32
 8017216:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8017218:	bf00      	nop
 801721a:	3724      	adds	r7, #36	@ 0x24
 801721c:	46bd      	mov	sp, r7
 801721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017222:	4770      	bx	lr

08017224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8017224:	b480      	push	{r7}
 8017226:	b095      	sub	sp, #84	@ 0x54
 8017228:	af00      	add	r7, sp, #0
 801722a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	681b      	ldr	r3, [r3, #0]
 8017230:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017234:	e853 3f00 	ldrex	r3, [r3]
 8017238:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801723a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801723c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8017240:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	681b      	ldr	r3, [r3, #0]
 8017246:	461a      	mov	r2, r3
 8017248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801724a:	643b      	str	r3, [r7, #64]	@ 0x40
 801724c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801724e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017250:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017252:	e841 2300 	strex	r3, r2, [r1]
 8017256:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8017258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801725a:	2b00      	cmp	r3, #0
 801725c:	d1e6      	bne.n	801722c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801725e:	687b      	ldr	r3, [r7, #4]
 8017260:	681b      	ldr	r3, [r3, #0]
 8017262:	3308      	adds	r3, #8
 8017264:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017266:	6a3b      	ldr	r3, [r7, #32]
 8017268:	e853 3f00 	ldrex	r3, [r3]
 801726c:	61fb      	str	r3, [r7, #28]
   return(result);
 801726e:	69fb      	ldr	r3, [r7, #28]
 8017270:	f023 0301 	bic.w	r3, r3, #1
 8017274:	64bb      	str	r3, [r7, #72]	@ 0x48
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	3308      	adds	r3, #8
 801727c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801727e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8017280:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017282:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017286:	e841 2300 	strex	r3, r2, [r1]
 801728a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801728c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801728e:	2b00      	cmp	r3, #0
 8017290:	d1e5      	bne.n	801725e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017296:	2b01      	cmp	r3, #1
 8017298:	d118      	bne.n	80172cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	681b      	ldr	r3, [r3, #0]
 801729e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80172a0:	68fb      	ldr	r3, [r7, #12]
 80172a2:	e853 3f00 	ldrex	r3, [r3]
 80172a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80172a8:	68bb      	ldr	r3, [r7, #8]
 80172aa:	f023 0310 	bic.w	r3, r3, #16
 80172ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	681b      	ldr	r3, [r3, #0]
 80172b4:	461a      	mov	r2, r3
 80172b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80172b8:	61bb      	str	r3, [r7, #24]
 80172ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80172bc:	6979      	ldr	r1, [r7, #20]
 80172be:	69ba      	ldr	r2, [r7, #24]
 80172c0:	e841 2300 	strex	r3, r2, [r1]
 80172c4:	613b      	str	r3, [r7, #16]
   return(result);
 80172c6:	693b      	ldr	r3, [r7, #16]
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d1e6      	bne.n	801729a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	2220      	movs	r2, #32
 80172d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	2200      	movs	r2, #0
 80172d8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	2200      	movs	r2, #0
 80172de:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80172e0:	bf00      	nop
 80172e2:	3754      	adds	r7, #84	@ 0x54
 80172e4:	46bd      	mov	sp, r7
 80172e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ea:	4770      	bx	lr

080172ec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80172ec:	b580      	push	{r7, lr}
 80172ee:	b090      	sub	sp, #64	@ 0x40
 80172f0:	af00      	add	r7, sp, #0
 80172f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80172f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	681b      	ldr	r3, [r3, #0]
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	f003 0320 	and.w	r3, r3, #32
 8017304:	2b00      	cmp	r3, #0
 8017306:	d137      	bne.n	8017378 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8017308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801730a:	2200      	movs	r2, #0
 801730c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8017310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017312:	681b      	ldr	r3, [r3, #0]
 8017314:	3308      	adds	r3, #8
 8017316:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801731a:	e853 3f00 	ldrex	r3, [r3]
 801731e:	623b      	str	r3, [r7, #32]
   return(result);
 8017320:	6a3b      	ldr	r3, [r7, #32]
 8017322:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8017326:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801732a:	681b      	ldr	r3, [r3, #0]
 801732c:	3308      	adds	r3, #8
 801732e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017330:	633a      	str	r2, [r7, #48]	@ 0x30
 8017332:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017334:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017336:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017338:	e841 2300 	strex	r3, r2, [r1]
 801733c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801733e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017340:	2b00      	cmp	r3, #0
 8017342:	d1e5      	bne.n	8017310 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8017344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017346:	681b      	ldr	r3, [r3, #0]
 8017348:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801734a:	693b      	ldr	r3, [r7, #16]
 801734c:	e853 3f00 	ldrex	r3, [r3]
 8017350:	60fb      	str	r3, [r7, #12]
   return(result);
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017358:	637b      	str	r3, [r7, #52]	@ 0x34
 801735a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	461a      	mov	r2, r3
 8017360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017362:	61fb      	str	r3, [r7, #28]
 8017364:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017366:	69b9      	ldr	r1, [r7, #24]
 8017368:	69fa      	ldr	r2, [r7, #28]
 801736a:	e841 2300 	strex	r3, r2, [r1]
 801736e:	617b      	str	r3, [r7, #20]
   return(result);
 8017370:	697b      	ldr	r3, [r7, #20]
 8017372:	2b00      	cmp	r3, #0
 8017374:	d1e6      	bne.n	8017344 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8017376:	e002      	b.n	801737e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8017378:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801737a:	f7ec f879 	bl	8003470 <HAL_UART_TxCpltCallback>
}
 801737e:	bf00      	nop
 8017380:	3740      	adds	r7, #64	@ 0x40
 8017382:	46bd      	mov	sp, r7
 8017384:	bd80      	pop	{r7, pc}

08017386 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8017386:	b580      	push	{r7, lr}
 8017388:	b084      	sub	sp, #16
 801738a:	af00      	add	r7, sp, #0
 801738c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017392:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8017394:	68f8      	ldr	r0, [r7, #12]
 8017396:	f7ff f9f1 	bl	801677c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801739a:	bf00      	nop
 801739c:	3710      	adds	r7, #16
 801739e:	46bd      	mov	sp, r7
 80173a0:	bd80      	pop	{r7, pc}

080173a2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80173a2:	b580      	push	{r7, lr}
 80173a4:	b09c      	sub	sp, #112	@ 0x70
 80173a6:	af00      	add	r7, sp, #0
 80173a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80173ae:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	681b      	ldr	r3, [r3, #0]
 80173b4:	681b      	ldr	r3, [r3, #0]
 80173b6:	f003 0320 	and.w	r3, r3, #32
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	d171      	bne.n	80174a2 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80173be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80173c0:	2200      	movs	r2, #0
 80173c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80173c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80173cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80173ce:	e853 3f00 	ldrex	r3, [r3]
 80173d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80173d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80173d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80173da:	66bb      	str	r3, [r7, #104]	@ 0x68
 80173dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80173de:	681b      	ldr	r3, [r3, #0]
 80173e0:	461a      	mov	r2, r3
 80173e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80173e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80173e6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80173e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80173ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80173ec:	e841 2300 	strex	r3, r2, [r1]
 80173f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80173f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d1e6      	bne.n	80173c6 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80173f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80173fa:	681b      	ldr	r3, [r3, #0]
 80173fc:	3308      	adds	r3, #8
 80173fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017402:	e853 3f00 	ldrex	r3, [r3]
 8017406:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8017408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801740a:	f023 0301 	bic.w	r3, r3, #1
 801740e:	667b      	str	r3, [r7, #100]	@ 0x64
 8017410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017412:	681b      	ldr	r3, [r3, #0]
 8017414:	3308      	adds	r3, #8
 8017416:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8017418:	647a      	str	r2, [r7, #68]	@ 0x44
 801741a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801741c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801741e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017420:	e841 2300 	strex	r3, r2, [r1]
 8017424:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8017426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017428:	2b00      	cmp	r3, #0
 801742a:	d1e5      	bne.n	80173f8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801742c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801742e:	681b      	ldr	r3, [r3, #0]
 8017430:	3308      	adds	r3, #8
 8017432:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017436:	e853 3f00 	ldrex	r3, [r3]
 801743a:	623b      	str	r3, [r7, #32]
   return(result);
 801743c:	6a3b      	ldr	r3, [r7, #32]
 801743e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017442:	663b      	str	r3, [r7, #96]	@ 0x60
 8017444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017446:	681b      	ldr	r3, [r3, #0]
 8017448:	3308      	adds	r3, #8
 801744a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801744c:	633a      	str	r2, [r7, #48]	@ 0x30
 801744e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017450:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017452:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017454:	e841 2300 	strex	r3, r2, [r1]
 8017458:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801745a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801745c:	2b00      	cmp	r3, #0
 801745e:	d1e5      	bne.n	801742c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8017460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017462:	2220      	movs	r2, #32
 8017464:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017468:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801746a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801746c:	2b01      	cmp	r3, #1
 801746e:	d118      	bne.n	80174a2 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017470:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017472:	681b      	ldr	r3, [r3, #0]
 8017474:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017476:	693b      	ldr	r3, [r7, #16]
 8017478:	e853 3f00 	ldrex	r3, [r3]
 801747c:	60fb      	str	r3, [r7, #12]
   return(result);
 801747e:	68fb      	ldr	r3, [r7, #12]
 8017480:	f023 0310 	bic.w	r3, r3, #16
 8017484:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017488:	681b      	ldr	r3, [r3, #0]
 801748a:	461a      	mov	r2, r3
 801748c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801748e:	61fb      	str	r3, [r7, #28]
 8017490:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017492:	69b9      	ldr	r1, [r7, #24]
 8017494:	69fa      	ldr	r2, [r7, #28]
 8017496:	e841 2300 	strex	r3, r2, [r1]
 801749a:	617b      	str	r3, [r7, #20]
   return(result);
 801749c:	697b      	ldr	r3, [r7, #20]
 801749e:	2b00      	cmp	r3, #0
 80174a0:	d1e6      	bne.n	8017470 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80174a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80174a4:	2200      	movs	r2, #0
 80174a6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80174a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80174aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80174ac:	2b01      	cmp	r3, #1
 80174ae:	d107      	bne.n	80174c0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80174b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80174b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80174b6:	4619      	mov	r1, r3
 80174b8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80174ba:	f7eb ff2b 	bl	8003314 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80174be:	e002      	b.n	80174c6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80174c0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80174c2:	f7eb ffcb 	bl	800345c <HAL_UART_RxCpltCallback>
}
 80174c6:	bf00      	nop
 80174c8:	3770      	adds	r7, #112	@ 0x70
 80174ca:	46bd      	mov	sp, r7
 80174cc:	bd80      	pop	{r7, pc}

080174ce <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80174ce:	b580      	push	{r7, lr}
 80174d0:	b084      	sub	sp, #16
 80174d2:	af00      	add	r7, sp, #0
 80174d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80174da:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	2201      	movs	r2, #1
 80174e0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80174e2:	68fb      	ldr	r3, [r7, #12]
 80174e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80174e6:	2b01      	cmp	r3, #1
 80174e8:	d109      	bne.n	80174fe <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80174ea:	68fb      	ldr	r3, [r7, #12]
 80174ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80174f0:	085b      	lsrs	r3, r3, #1
 80174f2:	b29b      	uxth	r3, r3
 80174f4:	4619      	mov	r1, r3
 80174f6:	68f8      	ldr	r0, [r7, #12]
 80174f8:	f7eb ff0c 	bl	8003314 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80174fc:	e002      	b.n	8017504 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80174fe:	68f8      	ldr	r0, [r7, #12]
 8017500:	f7ff f946 	bl	8016790 <HAL_UART_RxHalfCpltCallback>
}
 8017504:	bf00      	nop
 8017506:	3710      	adds	r7, #16
 8017508:	46bd      	mov	sp, r7
 801750a:	bd80      	pop	{r7, pc}

0801750c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801750c:	b580      	push	{r7, lr}
 801750e:	b086      	sub	sp, #24
 8017510:	af00      	add	r7, sp, #0
 8017512:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017518:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801751a:	697b      	ldr	r3, [r7, #20]
 801751c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801751e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8017520:	697b      	ldr	r3, [r7, #20]
 8017522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017526:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8017528:	697b      	ldr	r3, [r7, #20]
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	689b      	ldr	r3, [r3, #8]
 801752e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017532:	2b80      	cmp	r3, #128	@ 0x80
 8017534:	d109      	bne.n	801754a <UART_DMAError+0x3e>
 8017536:	693b      	ldr	r3, [r7, #16]
 8017538:	2b21      	cmp	r3, #33	@ 0x21
 801753a:	d106      	bne.n	801754a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801753c:	697b      	ldr	r3, [r7, #20]
 801753e:	2200      	movs	r2, #0
 8017540:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8017544:	6978      	ldr	r0, [r7, #20]
 8017546:	f7ff fe47 	bl	80171d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801754a:	697b      	ldr	r3, [r7, #20]
 801754c:	681b      	ldr	r3, [r3, #0]
 801754e:	689b      	ldr	r3, [r3, #8]
 8017550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017554:	2b40      	cmp	r3, #64	@ 0x40
 8017556:	d109      	bne.n	801756c <UART_DMAError+0x60>
 8017558:	68fb      	ldr	r3, [r7, #12]
 801755a:	2b22      	cmp	r3, #34	@ 0x22
 801755c:	d106      	bne.n	801756c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801755e:	697b      	ldr	r3, [r7, #20]
 8017560:	2200      	movs	r2, #0
 8017562:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8017566:	6978      	ldr	r0, [r7, #20]
 8017568:	f7ff fe5c 	bl	8017224 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801756c:	697b      	ldr	r3, [r7, #20]
 801756e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017572:	f043 0210 	orr.w	r2, r3, #16
 8017576:	697b      	ldr	r3, [r7, #20]
 8017578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801757c:	6978      	ldr	r0, [r7, #20]
 801757e:	f7ff f911 	bl	80167a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017582:	bf00      	nop
 8017584:	3718      	adds	r7, #24
 8017586:	46bd      	mov	sp, r7
 8017588:	bd80      	pop	{r7, pc}

0801758a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801758a:	b580      	push	{r7, lr}
 801758c:	b084      	sub	sp, #16
 801758e:	af00      	add	r7, sp, #0
 8017590:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017596:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8017598:	68fb      	ldr	r3, [r7, #12]
 801759a:	2200      	movs	r2, #0
 801759c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80175a0:	68fb      	ldr	r3, [r7, #12]
 80175a2:	2200      	movs	r2, #0
 80175a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80175a8:	68f8      	ldr	r0, [r7, #12]
 80175aa:	f7ff f8fb 	bl	80167a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80175ae:	bf00      	nop
 80175b0:	3710      	adds	r7, #16
 80175b2:	46bd      	mov	sp, r7
 80175b4:	bd80      	pop	{r7, pc}

080175b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80175b6:	b580      	push	{r7, lr}
 80175b8:	b088      	sub	sp, #32
 80175ba:	af00      	add	r7, sp, #0
 80175bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	681b      	ldr	r3, [r3, #0]
 80175c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80175c4:	68fb      	ldr	r3, [r7, #12]
 80175c6:	e853 3f00 	ldrex	r3, [r3]
 80175ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80175cc:	68bb      	ldr	r3, [r7, #8]
 80175ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80175d2:	61fb      	str	r3, [r7, #28]
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	461a      	mov	r2, r3
 80175da:	69fb      	ldr	r3, [r7, #28]
 80175dc:	61bb      	str	r3, [r7, #24]
 80175de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80175e0:	6979      	ldr	r1, [r7, #20]
 80175e2:	69ba      	ldr	r2, [r7, #24]
 80175e4:	e841 2300 	strex	r3, r2, [r1]
 80175e8:	613b      	str	r3, [r7, #16]
   return(result);
 80175ea:	693b      	ldr	r3, [r7, #16]
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d1e6      	bne.n	80175be <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	2220      	movs	r2, #32
 80175f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	2200      	movs	r2, #0
 80175fa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80175fc:	6878      	ldr	r0, [r7, #4]
 80175fe:	f7eb ff37 	bl	8003470 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017602:	bf00      	nop
 8017604:	3720      	adds	r7, #32
 8017606:	46bd      	mov	sp, r7
 8017608:	bd80      	pop	{r7, pc}

0801760a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801760a:	b480      	push	{r7}
 801760c:	b083      	sub	sp, #12
 801760e:	af00      	add	r7, sp, #0
 8017610:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8017612:	bf00      	nop
 8017614:	370c      	adds	r7, #12
 8017616:	46bd      	mov	sp, r7
 8017618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801761c:	4770      	bx	lr

0801761e <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 801761e:	b580      	push	{r7, lr}
 8017620:	b088      	sub	sp, #32
 8017622:	af00      	add	r7, sp, #0
 8017624:	60f8      	str	r0, [r7, #12]
 8017626:	60b9      	str	r1, [r7, #8]
 8017628:	603b      	str	r3, [r7, #0]
 801762a:	4613      	mov	r3, r2
 801762c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801762e:	68fb      	ldr	r3, [r7, #12]
 8017630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017634:	2b20      	cmp	r3, #32
 8017636:	f040 80f0 	bne.w	801781a <HAL_UARTEx_ReceiveToIdle+0x1fc>
  {
    if ((pData == NULL) || (Size == 0U))
 801763a:	68bb      	ldr	r3, [r7, #8]
 801763c:	2b00      	cmp	r3, #0
 801763e:	d002      	beq.n	8017646 <HAL_UARTEx_ReceiveToIdle+0x28>
 8017640:	88fb      	ldrh	r3, [r7, #6]
 8017642:	2b00      	cmp	r3, #0
 8017644:	d101      	bne.n	801764a <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 8017646:	2301      	movs	r3, #1
 8017648:	e0e8      	b.n	801781c <HAL_UARTEx_ReceiveToIdle+0x1fe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	2200      	movs	r2, #0
 801764e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	2222      	movs	r2, #34	@ 0x22
 8017656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801765a:	68fb      	ldr	r3, [r7, #12]
 801765c:	2201      	movs	r2, #1
 801765e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017660:	68fb      	ldr	r3, [r7, #12]
 8017662:	2200      	movs	r2, #0
 8017664:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8017666:	f7f4 fe05 	bl	800c274 <HAL_GetTick>
 801766a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 801766c:	68fb      	ldr	r3, [r7, #12]
 801766e:	88fa      	ldrh	r2, [r7, #6]
 8017670:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8017674:	68fb      	ldr	r3, [r7, #12]
 8017676:	88fa      	ldrh	r2, [r7, #6]
 8017678:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	689b      	ldr	r3, [r3, #8]
 8017680:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017684:	d10e      	bne.n	80176a4 <HAL_UARTEx_ReceiveToIdle+0x86>
 8017686:	68fb      	ldr	r3, [r7, #12]
 8017688:	691b      	ldr	r3, [r3, #16]
 801768a:	2b00      	cmp	r3, #0
 801768c:	d105      	bne.n	801769a <HAL_UARTEx_ReceiveToIdle+0x7c>
 801768e:	68fb      	ldr	r3, [r7, #12]
 8017690:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8017694:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8017698:	e02d      	b.n	80176f6 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801769a:	68fb      	ldr	r3, [r7, #12]
 801769c:	22ff      	movs	r2, #255	@ 0xff
 801769e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80176a2:	e028      	b.n	80176f6 <HAL_UARTEx_ReceiveToIdle+0xd8>
 80176a4:	68fb      	ldr	r3, [r7, #12]
 80176a6:	689b      	ldr	r3, [r3, #8]
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d10d      	bne.n	80176c8 <HAL_UARTEx_ReceiveToIdle+0xaa>
 80176ac:	68fb      	ldr	r3, [r7, #12]
 80176ae:	691b      	ldr	r3, [r3, #16]
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d104      	bne.n	80176be <HAL_UARTEx_ReceiveToIdle+0xa0>
 80176b4:	68fb      	ldr	r3, [r7, #12]
 80176b6:	22ff      	movs	r2, #255	@ 0xff
 80176b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80176bc:	e01b      	b.n	80176f6 <HAL_UARTEx_ReceiveToIdle+0xd8>
 80176be:	68fb      	ldr	r3, [r7, #12]
 80176c0:	227f      	movs	r2, #127	@ 0x7f
 80176c2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80176c6:	e016      	b.n	80176f6 <HAL_UARTEx_ReceiveToIdle+0xd8>
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	689b      	ldr	r3, [r3, #8]
 80176cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80176d0:	d10d      	bne.n	80176ee <HAL_UARTEx_ReceiveToIdle+0xd0>
 80176d2:	68fb      	ldr	r3, [r7, #12]
 80176d4:	691b      	ldr	r3, [r3, #16]
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d104      	bne.n	80176e4 <HAL_UARTEx_ReceiveToIdle+0xc6>
 80176da:	68fb      	ldr	r3, [r7, #12]
 80176dc:	227f      	movs	r2, #127	@ 0x7f
 80176de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80176e2:	e008      	b.n	80176f6 <HAL_UARTEx_ReceiveToIdle+0xd8>
 80176e4:	68fb      	ldr	r3, [r7, #12]
 80176e6:	223f      	movs	r2, #63	@ 0x3f
 80176e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80176ec:	e003      	b.n	80176f6 <HAL_UARTEx_ReceiveToIdle+0xd8>
 80176ee:	68fb      	ldr	r3, [r7, #12]
 80176f0:	2200      	movs	r2, #0
 80176f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80176f6:	68fb      	ldr	r3, [r7, #12]
 80176f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80176fc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80176fe:	68fb      	ldr	r3, [r7, #12]
 8017700:	689b      	ldr	r3, [r3, #8]
 8017702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017706:	d108      	bne.n	801771a <HAL_UARTEx_ReceiveToIdle+0xfc>
 8017708:	68fb      	ldr	r3, [r7, #12]
 801770a:	691b      	ldr	r3, [r3, #16]
 801770c:	2b00      	cmp	r3, #0
 801770e:	d104      	bne.n	801771a <HAL_UARTEx_ReceiveToIdle+0xfc>
    {
      pdata8bits  = NULL;
 8017710:	2300      	movs	r3, #0
 8017712:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8017714:	68bb      	ldr	r3, [r7, #8]
 8017716:	61bb      	str	r3, [r7, #24]
 8017718:	e003      	b.n	8017722 <HAL_UARTEx_ReceiveToIdle+0x104>
    }
    else
    {
      pdata8bits  = pData;
 801771a:	68bb      	ldr	r3, [r7, #8]
 801771c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801771e:	2300      	movs	r3, #0
 8017720:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8017722:	683b      	ldr	r3, [r7, #0]
 8017724:	2200      	movs	r2, #0
 8017726:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8017728:	e060      	b.n	80177ec <HAL_UARTEx_ReceiveToIdle+0x1ce>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 801772a:	68fb      	ldr	r3, [r7, #12]
 801772c:	681b      	ldr	r3, [r3, #0]
 801772e:	69db      	ldr	r3, [r3, #28]
 8017730:	f003 0310 	and.w	r3, r3, #16
 8017734:	2b10      	cmp	r3, #16
 8017736:	d110      	bne.n	801775a <HAL_UARTEx_ReceiveToIdle+0x13c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017738:	68fb      	ldr	r3, [r7, #12]
 801773a:	681b      	ldr	r3, [r3, #0]
 801773c:	2210      	movs	r2, #16
 801773e:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8017740:	683b      	ldr	r3, [r7, #0]
 8017742:	881b      	ldrh	r3, [r3, #0]
 8017744:	2b00      	cmp	r3, #0
 8017746:	d008      	beq.n	801775a <HAL_UARTEx_ReceiveToIdle+0x13c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	2202      	movs	r2, #2
 801774c:	665a      	str	r2, [r3, #100]	@ 0x64
          huart->RxState = HAL_UART_STATE_READY;
 801774e:	68fb      	ldr	r3, [r7, #12]
 8017750:	2220      	movs	r2, #32
 8017752:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          return HAL_OK;
 8017756:	2300      	movs	r3, #0
 8017758:	e060      	b.n	801781c <HAL_UARTEx_ReceiveToIdle+0x1fe>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	681b      	ldr	r3, [r3, #0]
 801775e:	69db      	ldr	r3, [r3, #28]
 8017760:	f003 0320 	and.w	r3, r3, #32
 8017764:	2b20      	cmp	r3, #32
 8017766:	d12c      	bne.n	80177c2 <HAL_UARTEx_ReceiveToIdle+0x1a4>
      {
        if (pdata8bits == NULL)
 8017768:	69fb      	ldr	r3, [r7, #28]
 801776a:	2b00      	cmp	r3, #0
 801776c:	d10c      	bne.n	8017788 <HAL_UARTEx_ReceiveToIdle+0x16a>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 801776e:	68fb      	ldr	r3, [r7, #12]
 8017770:	681b      	ldr	r3, [r3, #0]
 8017772:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8017774:	b29a      	uxth	r2, r3
 8017776:	8a7b      	ldrh	r3, [r7, #18]
 8017778:	4013      	ands	r3, r2
 801777a:	b29a      	uxth	r2, r3
 801777c:	69bb      	ldr	r3, [r7, #24]
 801777e:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8017780:	69bb      	ldr	r3, [r7, #24]
 8017782:	3302      	adds	r3, #2
 8017784:	61bb      	str	r3, [r7, #24]
 8017786:	e00d      	b.n	80177a4 <HAL_UARTEx_ReceiveToIdle+0x186>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8017788:	68fb      	ldr	r3, [r7, #12]
 801778a:	681b      	ldr	r3, [r3, #0]
 801778c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801778e:	b29b      	uxth	r3, r3
 8017790:	b2da      	uxtb	r2, r3
 8017792:	8a7b      	ldrh	r3, [r7, #18]
 8017794:	b2db      	uxtb	r3, r3
 8017796:	4013      	ands	r3, r2
 8017798:	b2da      	uxtb	r2, r3
 801779a:	69fb      	ldr	r3, [r7, #28]
 801779c:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 801779e:	69fb      	ldr	r3, [r7, #28]
 80177a0:	3301      	adds	r3, #1
 80177a2:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80177a4:	683b      	ldr	r3, [r7, #0]
 80177a6:	881b      	ldrh	r3, [r3, #0]
 80177a8:	3301      	adds	r3, #1
 80177aa:	b29a      	uxth	r2, r3
 80177ac:	683b      	ldr	r3, [r7, #0]
 80177ae:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80177b0:	68fb      	ldr	r3, [r7, #12]
 80177b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80177b6:	b29b      	uxth	r3, r3
 80177b8:	3b01      	subs	r3, #1
 80177ba:	b29a      	uxth	r2, r3
 80177bc:	68fb      	ldr	r3, [r7, #12]
 80177be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80177c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177c8:	d010      	beq.n	80177ec <HAL_UARTEx_ReceiveToIdle+0x1ce>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80177ca:	f7f4 fd53 	bl	800c274 <HAL_GetTick>
 80177ce:	4602      	mov	r2, r0
 80177d0:	697b      	ldr	r3, [r7, #20]
 80177d2:	1ad3      	subs	r3, r2, r3
 80177d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80177d6:	429a      	cmp	r2, r3
 80177d8:	d302      	bcc.n	80177e0 <HAL_UARTEx_ReceiveToIdle+0x1c2>
 80177da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177dc:	2b00      	cmp	r3, #0
 80177de:	d105      	bne.n	80177ec <HAL_UARTEx_ReceiveToIdle+0x1ce>
        {
          huart->RxState = HAL_UART_STATE_READY;
 80177e0:	68fb      	ldr	r3, [r7, #12]
 80177e2:	2220      	movs	r2, #32
 80177e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80177e8:	2303      	movs	r3, #3
 80177ea:	e017      	b.n	801781c <HAL_UARTEx_ReceiveToIdle+0x1fe>
    while (huart->RxXferCount > 0U)
 80177ec:	68fb      	ldr	r3, [r7, #12]
 80177ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80177f2:	b29b      	uxth	r3, r3
 80177f4:	2b00      	cmp	r3, #0
 80177f6:	d198      	bne.n	801772a <HAL_UARTEx_ReceiveToIdle+0x10c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 80177f8:	68fb      	ldr	r3, [r7, #12]
 80177fa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8017804:	b29b      	uxth	r3, r3
 8017806:	1ad3      	subs	r3, r2, r3
 8017808:	b29a      	uxth	r2, r3
 801780a:	683b      	ldr	r3, [r7, #0]
 801780c:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801780e:	68fb      	ldr	r3, [r7, #12]
 8017810:	2220      	movs	r2, #32
 8017812:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8017816:	2300      	movs	r3, #0
 8017818:	e000      	b.n	801781c <HAL_UARTEx_ReceiveToIdle+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 801781a:	2302      	movs	r3, #2
  }
}
 801781c:	4618      	mov	r0, r3
 801781e:	3720      	adds	r7, #32
 8017820:	46bd      	mov	sp, r7
 8017822:	bd80      	pop	{r7, pc}

08017824 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8017824:	b580      	push	{r7, lr}
 8017826:	b08c      	sub	sp, #48	@ 0x30
 8017828:	af00      	add	r7, sp, #0
 801782a:	60f8      	str	r0, [r7, #12]
 801782c:	60b9      	str	r1, [r7, #8]
 801782e:	4613      	mov	r3, r2
 8017830:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017838:	2b20      	cmp	r3, #32
 801783a:	d142      	bne.n	80178c2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801783c:	68bb      	ldr	r3, [r7, #8]
 801783e:	2b00      	cmp	r3, #0
 8017840:	d002      	beq.n	8017848 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8017842:	88fb      	ldrh	r3, [r7, #6]
 8017844:	2b00      	cmp	r3, #0
 8017846:	d101      	bne.n	801784c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8017848:	2301      	movs	r3, #1
 801784a:	e03b      	b.n	80178c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801784c:	68fb      	ldr	r3, [r7, #12]
 801784e:	2201      	movs	r2, #1
 8017850:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017852:	68fb      	ldr	r3, [r7, #12]
 8017854:	2200      	movs	r2, #0
 8017856:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8017858:	88fb      	ldrh	r3, [r7, #6]
 801785a:	461a      	mov	r2, r3
 801785c:	68b9      	ldr	r1, [r7, #8]
 801785e:	68f8      	ldr	r0, [r7, #12]
 8017860:	f7ff fc1a 	bl	8017098 <UART_Start_Receive_DMA>
 8017864:	4603      	mov	r3, r0
 8017866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801786a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801786e:	2b00      	cmp	r3, #0
 8017870:	d124      	bne.n	80178bc <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017872:	68fb      	ldr	r3, [r7, #12]
 8017874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017876:	2b01      	cmp	r3, #1
 8017878:	d11d      	bne.n	80178b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801787a:	68fb      	ldr	r3, [r7, #12]
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	2210      	movs	r2, #16
 8017880:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017882:	68fb      	ldr	r3, [r7, #12]
 8017884:	681b      	ldr	r3, [r3, #0]
 8017886:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017888:	69bb      	ldr	r3, [r7, #24]
 801788a:	e853 3f00 	ldrex	r3, [r3]
 801788e:	617b      	str	r3, [r7, #20]
   return(result);
 8017890:	697b      	ldr	r3, [r7, #20]
 8017892:	f043 0310 	orr.w	r3, r3, #16
 8017896:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017898:	68fb      	ldr	r3, [r7, #12]
 801789a:	681b      	ldr	r3, [r3, #0]
 801789c:	461a      	mov	r2, r3
 801789e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80178a2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80178a4:	6a39      	ldr	r1, [r7, #32]
 80178a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80178a8:	e841 2300 	strex	r3, r2, [r1]
 80178ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80178ae:	69fb      	ldr	r3, [r7, #28]
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d1e6      	bne.n	8017882 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80178b4:	e002      	b.n	80178bc <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80178b6:	2301      	movs	r3, #1
 80178b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80178bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80178c0:	e000      	b.n	80178c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80178c2:	2302      	movs	r3, #2
  }
}
 80178c4:	4618      	mov	r0, r3
 80178c6:	3730      	adds	r7, #48	@ 0x30
 80178c8:	46bd      	mov	sp, r7
 80178ca:	bd80      	pop	{r7, pc}

080178cc <atoi>:
 80178cc:	220a      	movs	r2, #10
 80178ce:	2100      	movs	r1, #0
 80178d0:	f000 b87c 	b.w	80179cc <strtol>

080178d4 <_strtol_l.isra.0>:
 80178d4:	2b24      	cmp	r3, #36	@ 0x24
 80178d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80178da:	4686      	mov	lr, r0
 80178dc:	4690      	mov	r8, r2
 80178de:	d801      	bhi.n	80178e4 <_strtol_l.isra.0+0x10>
 80178e0:	2b01      	cmp	r3, #1
 80178e2:	d106      	bne.n	80178f2 <_strtol_l.isra.0+0x1e>
 80178e4:	f000 f92c 	bl	8017b40 <__errno>
 80178e8:	2316      	movs	r3, #22
 80178ea:	6003      	str	r3, [r0, #0]
 80178ec:	2000      	movs	r0, #0
 80178ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80178f2:	4834      	ldr	r0, [pc, #208]	@ (80179c4 <_strtol_l.isra.0+0xf0>)
 80178f4:	460d      	mov	r5, r1
 80178f6:	462a      	mov	r2, r5
 80178f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80178fc:	5d06      	ldrb	r6, [r0, r4]
 80178fe:	f016 0608 	ands.w	r6, r6, #8
 8017902:	d1f8      	bne.n	80178f6 <_strtol_l.isra.0+0x22>
 8017904:	2c2d      	cmp	r4, #45	@ 0x2d
 8017906:	d110      	bne.n	801792a <_strtol_l.isra.0+0x56>
 8017908:	782c      	ldrb	r4, [r5, #0]
 801790a:	2601      	movs	r6, #1
 801790c:	1c95      	adds	r5, r2, #2
 801790e:	f033 0210 	bics.w	r2, r3, #16
 8017912:	d115      	bne.n	8017940 <_strtol_l.isra.0+0x6c>
 8017914:	2c30      	cmp	r4, #48	@ 0x30
 8017916:	d10d      	bne.n	8017934 <_strtol_l.isra.0+0x60>
 8017918:	782a      	ldrb	r2, [r5, #0]
 801791a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801791e:	2a58      	cmp	r2, #88	@ 0x58
 8017920:	d108      	bne.n	8017934 <_strtol_l.isra.0+0x60>
 8017922:	786c      	ldrb	r4, [r5, #1]
 8017924:	3502      	adds	r5, #2
 8017926:	2310      	movs	r3, #16
 8017928:	e00a      	b.n	8017940 <_strtol_l.isra.0+0x6c>
 801792a:	2c2b      	cmp	r4, #43	@ 0x2b
 801792c:	bf04      	itt	eq
 801792e:	782c      	ldrbeq	r4, [r5, #0]
 8017930:	1c95      	addeq	r5, r2, #2
 8017932:	e7ec      	b.n	801790e <_strtol_l.isra.0+0x3a>
 8017934:	2b00      	cmp	r3, #0
 8017936:	d1f6      	bne.n	8017926 <_strtol_l.isra.0+0x52>
 8017938:	2c30      	cmp	r4, #48	@ 0x30
 801793a:	bf14      	ite	ne
 801793c:	230a      	movne	r3, #10
 801793e:	2308      	moveq	r3, #8
 8017940:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8017944:	f10c 3cff 	add.w	ip, ip, #4294967295
 8017948:	2200      	movs	r2, #0
 801794a:	fbbc f9f3 	udiv	r9, ip, r3
 801794e:	4610      	mov	r0, r2
 8017950:	fb03 ca19 	mls	sl, r3, r9, ip
 8017954:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8017958:	2f09      	cmp	r7, #9
 801795a:	d80f      	bhi.n	801797c <_strtol_l.isra.0+0xa8>
 801795c:	463c      	mov	r4, r7
 801795e:	42a3      	cmp	r3, r4
 8017960:	dd1b      	ble.n	801799a <_strtol_l.isra.0+0xc6>
 8017962:	1c57      	adds	r7, r2, #1
 8017964:	d007      	beq.n	8017976 <_strtol_l.isra.0+0xa2>
 8017966:	4581      	cmp	r9, r0
 8017968:	d314      	bcc.n	8017994 <_strtol_l.isra.0+0xc0>
 801796a:	d101      	bne.n	8017970 <_strtol_l.isra.0+0x9c>
 801796c:	45a2      	cmp	sl, r4
 801796e:	db11      	blt.n	8017994 <_strtol_l.isra.0+0xc0>
 8017970:	fb00 4003 	mla	r0, r0, r3, r4
 8017974:	2201      	movs	r2, #1
 8017976:	f815 4b01 	ldrb.w	r4, [r5], #1
 801797a:	e7eb      	b.n	8017954 <_strtol_l.isra.0+0x80>
 801797c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017980:	2f19      	cmp	r7, #25
 8017982:	d801      	bhi.n	8017988 <_strtol_l.isra.0+0xb4>
 8017984:	3c37      	subs	r4, #55	@ 0x37
 8017986:	e7ea      	b.n	801795e <_strtol_l.isra.0+0x8a>
 8017988:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801798c:	2f19      	cmp	r7, #25
 801798e:	d804      	bhi.n	801799a <_strtol_l.isra.0+0xc6>
 8017990:	3c57      	subs	r4, #87	@ 0x57
 8017992:	e7e4      	b.n	801795e <_strtol_l.isra.0+0x8a>
 8017994:	f04f 32ff 	mov.w	r2, #4294967295
 8017998:	e7ed      	b.n	8017976 <_strtol_l.isra.0+0xa2>
 801799a:	1c53      	adds	r3, r2, #1
 801799c:	d108      	bne.n	80179b0 <_strtol_l.isra.0+0xdc>
 801799e:	2322      	movs	r3, #34	@ 0x22
 80179a0:	f8ce 3000 	str.w	r3, [lr]
 80179a4:	4660      	mov	r0, ip
 80179a6:	f1b8 0f00 	cmp.w	r8, #0
 80179aa:	d0a0      	beq.n	80178ee <_strtol_l.isra.0+0x1a>
 80179ac:	1e69      	subs	r1, r5, #1
 80179ae:	e006      	b.n	80179be <_strtol_l.isra.0+0xea>
 80179b0:	b106      	cbz	r6, 80179b4 <_strtol_l.isra.0+0xe0>
 80179b2:	4240      	negs	r0, r0
 80179b4:	f1b8 0f00 	cmp.w	r8, #0
 80179b8:	d099      	beq.n	80178ee <_strtol_l.isra.0+0x1a>
 80179ba:	2a00      	cmp	r2, #0
 80179bc:	d1f6      	bne.n	80179ac <_strtol_l.isra.0+0xd8>
 80179be:	f8c8 1000 	str.w	r1, [r8]
 80179c2:	e794      	b.n	80178ee <_strtol_l.isra.0+0x1a>
 80179c4:	080195cb 	.word	0x080195cb

080179c8 <_strtol_r>:
 80179c8:	f7ff bf84 	b.w	80178d4 <_strtol_l.isra.0>

080179cc <strtol>:
 80179cc:	4613      	mov	r3, r2
 80179ce:	460a      	mov	r2, r1
 80179d0:	4601      	mov	r1, r0
 80179d2:	4802      	ldr	r0, [pc, #8]	@ (80179dc <strtol+0x10>)
 80179d4:	6800      	ldr	r0, [r0, #0]
 80179d6:	f7ff bf7d 	b.w	80178d4 <_strtol_l.isra.0>
 80179da:	bf00      	nop
 80179dc:	20000034 	.word	0x20000034

080179e0 <siprintf>:
 80179e0:	b40e      	push	{r1, r2, r3}
 80179e2:	b510      	push	{r4, lr}
 80179e4:	b09d      	sub	sp, #116	@ 0x74
 80179e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80179e8:	9002      	str	r0, [sp, #8]
 80179ea:	9006      	str	r0, [sp, #24]
 80179ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80179f0:	480a      	ldr	r0, [pc, #40]	@ (8017a1c <siprintf+0x3c>)
 80179f2:	9107      	str	r1, [sp, #28]
 80179f4:	9104      	str	r1, [sp, #16]
 80179f6:	490a      	ldr	r1, [pc, #40]	@ (8017a20 <siprintf+0x40>)
 80179f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80179fc:	9105      	str	r1, [sp, #20]
 80179fe:	2400      	movs	r4, #0
 8017a00:	a902      	add	r1, sp, #8
 8017a02:	6800      	ldr	r0, [r0, #0]
 8017a04:	9301      	str	r3, [sp, #4]
 8017a06:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017a08:	f000 fa30 	bl	8017e6c <_svfiprintf_r>
 8017a0c:	9b02      	ldr	r3, [sp, #8]
 8017a0e:	701c      	strb	r4, [r3, #0]
 8017a10:	b01d      	add	sp, #116	@ 0x74
 8017a12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017a16:	b003      	add	sp, #12
 8017a18:	4770      	bx	lr
 8017a1a:	bf00      	nop
 8017a1c:	20000034 	.word	0x20000034
 8017a20:	ffff0208 	.word	0xffff0208

08017a24 <siscanf>:
 8017a24:	b40e      	push	{r1, r2, r3}
 8017a26:	b570      	push	{r4, r5, r6, lr}
 8017a28:	b09d      	sub	sp, #116	@ 0x74
 8017a2a:	ac21      	add	r4, sp, #132	@ 0x84
 8017a2c:	2500      	movs	r5, #0
 8017a2e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8017a32:	f854 6b04 	ldr.w	r6, [r4], #4
 8017a36:	f8ad 2014 	strh.w	r2, [sp, #20]
 8017a3a:	951b      	str	r5, [sp, #108]	@ 0x6c
 8017a3c:	9002      	str	r0, [sp, #8]
 8017a3e:	9006      	str	r0, [sp, #24]
 8017a40:	f7e8 fbd0 	bl	80001e4 <strlen>
 8017a44:	4b0b      	ldr	r3, [pc, #44]	@ (8017a74 <siscanf+0x50>)
 8017a46:	9003      	str	r0, [sp, #12]
 8017a48:	9007      	str	r0, [sp, #28]
 8017a4a:	480b      	ldr	r0, [pc, #44]	@ (8017a78 <siscanf+0x54>)
 8017a4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017a4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017a52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017a56:	4632      	mov	r2, r6
 8017a58:	4623      	mov	r3, r4
 8017a5a:	a902      	add	r1, sp, #8
 8017a5c:	6800      	ldr	r0, [r0, #0]
 8017a5e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8017a60:	9514      	str	r5, [sp, #80]	@ 0x50
 8017a62:	9401      	str	r4, [sp, #4]
 8017a64:	f000 fb58 	bl	8018118 <__ssvfiscanf_r>
 8017a68:	b01d      	add	sp, #116	@ 0x74
 8017a6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017a6e:	b003      	add	sp, #12
 8017a70:	4770      	bx	lr
 8017a72:	bf00      	nop
 8017a74:	08017a7d 	.word	0x08017a7d
 8017a78:	20000034 	.word	0x20000034

08017a7c <__seofread>:
 8017a7c:	2000      	movs	r0, #0
 8017a7e:	4770      	bx	lr

08017a80 <memcmp>:
 8017a80:	b510      	push	{r4, lr}
 8017a82:	3901      	subs	r1, #1
 8017a84:	4402      	add	r2, r0
 8017a86:	4290      	cmp	r0, r2
 8017a88:	d101      	bne.n	8017a8e <memcmp+0xe>
 8017a8a:	2000      	movs	r0, #0
 8017a8c:	e005      	b.n	8017a9a <memcmp+0x1a>
 8017a8e:	7803      	ldrb	r3, [r0, #0]
 8017a90:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017a94:	42a3      	cmp	r3, r4
 8017a96:	d001      	beq.n	8017a9c <memcmp+0x1c>
 8017a98:	1b18      	subs	r0, r3, r4
 8017a9a:	bd10      	pop	{r4, pc}
 8017a9c:	3001      	adds	r0, #1
 8017a9e:	e7f2      	b.n	8017a86 <memcmp+0x6>

08017aa0 <memset>:
 8017aa0:	4402      	add	r2, r0
 8017aa2:	4603      	mov	r3, r0
 8017aa4:	4293      	cmp	r3, r2
 8017aa6:	d100      	bne.n	8017aaa <memset+0xa>
 8017aa8:	4770      	bx	lr
 8017aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8017aae:	e7f9      	b.n	8017aa4 <memset+0x4>

08017ab0 <strchr>:
 8017ab0:	b2c9      	uxtb	r1, r1
 8017ab2:	4603      	mov	r3, r0
 8017ab4:	4618      	mov	r0, r3
 8017ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017aba:	b112      	cbz	r2, 8017ac2 <strchr+0x12>
 8017abc:	428a      	cmp	r2, r1
 8017abe:	d1f9      	bne.n	8017ab4 <strchr+0x4>
 8017ac0:	4770      	bx	lr
 8017ac2:	2900      	cmp	r1, #0
 8017ac4:	bf18      	it	ne
 8017ac6:	2000      	movne	r0, #0
 8017ac8:	4770      	bx	lr

08017aca <strncmp>:
 8017aca:	b510      	push	{r4, lr}
 8017acc:	b16a      	cbz	r2, 8017aea <strncmp+0x20>
 8017ace:	3901      	subs	r1, #1
 8017ad0:	1884      	adds	r4, r0, r2
 8017ad2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017ad6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017ada:	429a      	cmp	r2, r3
 8017adc:	d103      	bne.n	8017ae6 <strncmp+0x1c>
 8017ade:	42a0      	cmp	r0, r4
 8017ae0:	d001      	beq.n	8017ae6 <strncmp+0x1c>
 8017ae2:	2a00      	cmp	r2, #0
 8017ae4:	d1f5      	bne.n	8017ad2 <strncmp+0x8>
 8017ae6:	1ad0      	subs	r0, r2, r3
 8017ae8:	bd10      	pop	{r4, pc}
 8017aea:	4610      	mov	r0, r2
 8017aec:	e7fc      	b.n	8017ae8 <strncmp+0x1e>

08017aee <strncpy>:
 8017aee:	b510      	push	{r4, lr}
 8017af0:	3901      	subs	r1, #1
 8017af2:	4603      	mov	r3, r0
 8017af4:	b132      	cbz	r2, 8017b04 <strncpy+0x16>
 8017af6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8017afa:	f803 4b01 	strb.w	r4, [r3], #1
 8017afe:	3a01      	subs	r2, #1
 8017b00:	2c00      	cmp	r4, #0
 8017b02:	d1f7      	bne.n	8017af4 <strncpy+0x6>
 8017b04:	441a      	add	r2, r3
 8017b06:	2100      	movs	r1, #0
 8017b08:	4293      	cmp	r3, r2
 8017b0a:	d100      	bne.n	8017b0e <strncpy+0x20>
 8017b0c:	bd10      	pop	{r4, pc}
 8017b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8017b12:	e7f9      	b.n	8017b08 <strncpy+0x1a>

08017b14 <strstr>:
 8017b14:	780a      	ldrb	r2, [r1, #0]
 8017b16:	b570      	push	{r4, r5, r6, lr}
 8017b18:	b96a      	cbnz	r2, 8017b36 <strstr+0x22>
 8017b1a:	bd70      	pop	{r4, r5, r6, pc}
 8017b1c:	429a      	cmp	r2, r3
 8017b1e:	d109      	bne.n	8017b34 <strstr+0x20>
 8017b20:	460c      	mov	r4, r1
 8017b22:	4605      	mov	r5, r0
 8017b24:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8017b28:	2b00      	cmp	r3, #0
 8017b2a:	d0f6      	beq.n	8017b1a <strstr+0x6>
 8017b2c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8017b30:	429e      	cmp	r6, r3
 8017b32:	d0f7      	beq.n	8017b24 <strstr+0x10>
 8017b34:	3001      	adds	r0, #1
 8017b36:	7803      	ldrb	r3, [r0, #0]
 8017b38:	2b00      	cmp	r3, #0
 8017b3a:	d1ef      	bne.n	8017b1c <strstr+0x8>
 8017b3c:	4618      	mov	r0, r3
 8017b3e:	e7ec      	b.n	8017b1a <strstr+0x6>

08017b40 <__errno>:
 8017b40:	4b01      	ldr	r3, [pc, #4]	@ (8017b48 <__errno+0x8>)
 8017b42:	6818      	ldr	r0, [r3, #0]
 8017b44:	4770      	bx	lr
 8017b46:	bf00      	nop
 8017b48:	20000034 	.word	0x20000034

08017b4c <__libc_init_array>:
 8017b4c:	b570      	push	{r4, r5, r6, lr}
 8017b4e:	4d0d      	ldr	r5, [pc, #52]	@ (8017b84 <__libc_init_array+0x38>)
 8017b50:	4c0d      	ldr	r4, [pc, #52]	@ (8017b88 <__libc_init_array+0x3c>)
 8017b52:	1b64      	subs	r4, r4, r5
 8017b54:	10a4      	asrs	r4, r4, #2
 8017b56:	2600      	movs	r6, #0
 8017b58:	42a6      	cmp	r6, r4
 8017b5a:	d109      	bne.n	8017b70 <__libc_init_array+0x24>
 8017b5c:	4d0b      	ldr	r5, [pc, #44]	@ (8017b8c <__libc_init_array+0x40>)
 8017b5e:	4c0c      	ldr	r4, [pc, #48]	@ (8017b90 <__libc_init_array+0x44>)
 8017b60:	f001 f86e 	bl	8018c40 <_init>
 8017b64:	1b64      	subs	r4, r4, r5
 8017b66:	10a4      	asrs	r4, r4, #2
 8017b68:	2600      	movs	r6, #0
 8017b6a:	42a6      	cmp	r6, r4
 8017b6c:	d105      	bne.n	8017b7a <__libc_init_array+0x2e>
 8017b6e:	bd70      	pop	{r4, r5, r6, pc}
 8017b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8017b74:	4798      	blx	r3
 8017b76:	3601      	adds	r6, #1
 8017b78:	e7ee      	b.n	8017b58 <__libc_init_array+0xc>
 8017b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8017b7e:	4798      	blx	r3
 8017b80:	3601      	adds	r6, #1
 8017b82:	e7f2      	b.n	8017b6a <__libc_init_array+0x1e>
 8017b84:	08019724 	.word	0x08019724
 8017b88:	08019724 	.word	0x08019724
 8017b8c:	08019724 	.word	0x08019724
 8017b90:	08019728 	.word	0x08019728

08017b94 <__retarget_lock_acquire_recursive>:
 8017b94:	4770      	bx	lr

08017b96 <__retarget_lock_release_recursive>:
 8017b96:	4770      	bx	lr

08017b98 <strcpy>:
 8017b98:	4603      	mov	r3, r0
 8017b9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017b9e:	f803 2b01 	strb.w	r2, [r3], #1
 8017ba2:	2a00      	cmp	r2, #0
 8017ba4:	d1f9      	bne.n	8017b9a <strcpy+0x2>
 8017ba6:	4770      	bx	lr

08017ba8 <memcpy>:
 8017ba8:	440a      	add	r2, r1
 8017baa:	4291      	cmp	r1, r2
 8017bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8017bb0:	d100      	bne.n	8017bb4 <memcpy+0xc>
 8017bb2:	4770      	bx	lr
 8017bb4:	b510      	push	{r4, lr}
 8017bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017bba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017bbe:	4291      	cmp	r1, r2
 8017bc0:	d1f9      	bne.n	8017bb6 <memcpy+0xe>
 8017bc2:	bd10      	pop	{r4, pc}

08017bc4 <_free_r>:
 8017bc4:	b538      	push	{r3, r4, r5, lr}
 8017bc6:	4605      	mov	r5, r0
 8017bc8:	2900      	cmp	r1, #0
 8017bca:	d041      	beq.n	8017c50 <_free_r+0x8c>
 8017bcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017bd0:	1f0c      	subs	r4, r1, #4
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	bfb8      	it	lt
 8017bd6:	18e4      	addlt	r4, r4, r3
 8017bd8:	f000 f8e0 	bl	8017d9c <__malloc_lock>
 8017bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8017c54 <_free_r+0x90>)
 8017bde:	6813      	ldr	r3, [r2, #0]
 8017be0:	b933      	cbnz	r3, 8017bf0 <_free_r+0x2c>
 8017be2:	6063      	str	r3, [r4, #4]
 8017be4:	6014      	str	r4, [r2, #0]
 8017be6:	4628      	mov	r0, r5
 8017be8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017bec:	f000 b8dc 	b.w	8017da8 <__malloc_unlock>
 8017bf0:	42a3      	cmp	r3, r4
 8017bf2:	d908      	bls.n	8017c06 <_free_r+0x42>
 8017bf4:	6820      	ldr	r0, [r4, #0]
 8017bf6:	1821      	adds	r1, r4, r0
 8017bf8:	428b      	cmp	r3, r1
 8017bfa:	bf01      	itttt	eq
 8017bfc:	6819      	ldreq	r1, [r3, #0]
 8017bfe:	685b      	ldreq	r3, [r3, #4]
 8017c00:	1809      	addeq	r1, r1, r0
 8017c02:	6021      	streq	r1, [r4, #0]
 8017c04:	e7ed      	b.n	8017be2 <_free_r+0x1e>
 8017c06:	461a      	mov	r2, r3
 8017c08:	685b      	ldr	r3, [r3, #4]
 8017c0a:	b10b      	cbz	r3, 8017c10 <_free_r+0x4c>
 8017c0c:	42a3      	cmp	r3, r4
 8017c0e:	d9fa      	bls.n	8017c06 <_free_r+0x42>
 8017c10:	6811      	ldr	r1, [r2, #0]
 8017c12:	1850      	adds	r0, r2, r1
 8017c14:	42a0      	cmp	r0, r4
 8017c16:	d10b      	bne.n	8017c30 <_free_r+0x6c>
 8017c18:	6820      	ldr	r0, [r4, #0]
 8017c1a:	4401      	add	r1, r0
 8017c1c:	1850      	adds	r0, r2, r1
 8017c1e:	4283      	cmp	r3, r0
 8017c20:	6011      	str	r1, [r2, #0]
 8017c22:	d1e0      	bne.n	8017be6 <_free_r+0x22>
 8017c24:	6818      	ldr	r0, [r3, #0]
 8017c26:	685b      	ldr	r3, [r3, #4]
 8017c28:	6053      	str	r3, [r2, #4]
 8017c2a:	4408      	add	r0, r1
 8017c2c:	6010      	str	r0, [r2, #0]
 8017c2e:	e7da      	b.n	8017be6 <_free_r+0x22>
 8017c30:	d902      	bls.n	8017c38 <_free_r+0x74>
 8017c32:	230c      	movs	r3, #12
 8017c34:	602b      	str	r3, [r5, #0]
 8017c36:	e7d6      	b.n	8017be6 <_free_r+0x22>
 8017c38:	6820      	ldr	r0, [r4, #0]
 8017c3a:	1821      	adds	r1, r4, r0
 8017c3c:	428b      	cmp	r3, r1
 8017c3e:	bf04      	itt	eq
 8017c40:	6819      	ldreq	r1, [r3, #0]
 8017c42:	685b      	ldreq	r3, [r3, #4]
 8017c44:	6063      	str	r3, [r4, #4]
 8017c46:	bf04      	itt	eq
 8017c48:	1809      	addeq	r1, r1, r0
 8017c4a:	6021      	streq	r1, [r4, #0]
 8017c4c:	6054      	str	r4, [r2, #4]
 8017c4e:	e7ca      	b.n	8017be6 <_free_r+0x22>
 8017c50:	bd38      	pop	{r3, r4, r5, pc}
 8017c52:	bf00      	nop
 8017c54:	20005dc4 	.word	0x20005dc4

08017c58 <sbrk_aligned>:
 8017c58:	b570      	push	{r4, r5, r6, lr}
 8017c5a:	4e0f      	ldr	r6, [pc, #60]	@ (8017c98 <sbrk_aligned+0x40>)
 8017c5c:	460c      	mov	r4, r1
 8017c5e:	6831      	ldr	r1, [r6, #0]
 8017c60:	4605      	mov	r5, r0
 8017c62:	b911      	cbnz	r1, 8017c6a <sbrk_aligned+0x12>
 8017c64:	f000 ff36 	bl	8018ad4 <_sbrk_r>
 8017c68:	6030      	str	r0, [r6, #0]
 8017c6a:	4621      	mov	r1, r4
 8017c6c:	4628      	mov	r0, r5
 8017c6e:	f000 ff31 	bl	8018ad4 <_sbrk_r>
 8017c72:	1c43      	adds	r3, r0, #1
 8017c74:	d103      	bne.n	8017c7e <sbrk_aligned+0x26>
 8017c76:	f04f 34ff 	mov.w	r4, #4294967295
 8017c7a:	4620      	mov	r0, r4
 8017c7c:	bd70      	pop	{r4, r5, r6, pc}
 8017c7e:	1cc4      	adds	r4, r0, #3
 8017c80:	f024 0403 	bic.w	r4, r4, #3
 8017c84:	42a0      	cmp	r0, r4
 8017c86:	d0f8      	beq.n	8017c7a <sbrk_aligned+0x22>
 8017c88:	1a21      	subs	r1, r4, r0
 8017c8a:	4628      	mov	r0, r5
 8017c8c:	f000 ff22 	bl	8018ad4 <_sbrk_r>
 8017c90:	3001      	adds	r0, #1
 8017c92:	d1f2      	bne.n	8017c7a <sbrk_aligned+0x22>
 8017c94:	e7ef      	b.n	8017c76 <sbrk_aligned+0x1e>
 8017c96:	bf00      	nop
 8017c98:	20005dc0 	.word	0x20005dc0

08017c9c <_malloc_r>:
 8017c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ca0:	1ccd      	adds	r5, r1, #3
 8017ca2:	f025 0503 	bic.w	r5, r5, #3
 8017ca6:	3508      	adds	r5, #8
 8017ca8:	2d0c      	cmp	r5, #12
 8017caa:	bf38      	it	cc
 8017cac:	250c      	movcc	r5, #12
 8017cae:	2d00      	cmp	r5, #0
 8017cb0:	4606      	mov	r6, r0
 8017cb2:	db01      	blt.n	8017cb8 <_malloc_r+0x1c>
 8017cb4:	42a9      	cmp	r1, r5
 8017cb6:	d904      	bls.n	8017cc2 <_malloc_r+0x26>
 8017cb8:	230c      	movs	r3, #12
 8017cba:	6033      	str	r3, [r6, #0]
 8017cbc:	2000      	movs	r0, #0
 8017cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017cc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017d98 <_malloc_r+0xfc>
 8017cc6:	f000 f869 	bl	8017d9c <__malloc_lock>
 8017cca:	f8d8 3000 	ldr.w	r3, [r8]
 8017cce:	461c      	mov	r4, r3
 8017cd0:	bb44      	cbnz	r4, 8017d24 <_malloc_r+0x88>
 8017cd2:	4629      	mov	r1, r5
 8017cd4:	4630      	mov	r0, r6
 8017cd6:	f7ff ffbf 	bl	8017c58 <sbrk_aligned>
 8017cda:	1c43      	adds	r3, r0, #1
 8017cdc:	4604      	mov	r4, r0
 8017cde:	d158      	bne.n	8017d92 <_malloc_r+0xf6>
 8017ce0:	f8d8 4000 	ldr.w	r4, [r8]
 8017ce4:	4627      	mov	r7, r4
 8017ce6:	2f00      	cmp	r7, #0
 8017ce8:	d143      	bne.n	8017d72 <_malloc_r+0xd6>
 8017cea:	2c00      	cmp	r4, #0
 8017cec:	d04b      	beq.n	8017d86 <_malloc_r+0xea>
 8017cee:	6823      	ldr	r3, [r4, #0]
 8017cf0:	4639      	mov	r1, r7
 8017cf2:	4630      	mov	r0, r6
 8017cf4:	eb04 0903 	add.w	r9, r4, r3
 8017cf8:	f000 feec 	bl	8018ad4 <_sbrk_r>
 8017cfc:	4581      	cmp	r9, r0
 8017cfe:	d142      	bne.n	8017d86 <_malloc_r+0xea>
 8017d00:	6821      	ldr	r1, [r4, #0]
 8017d02:	1a6d      	subs	r5, r5, r1
 8017d04:	4629      	mov	r1, r5
 8017d06:	4630      	mov	r0, r6
 8017d08:	f7ff ffa6 	bl	8017c58 <sbrk_aligned>
 8017d0c:	3001      	adds	r0, #1
 8017d0e:	d03a      	beq.n	8017d86 <_malloc_r+0xea>
 8017d10:	6823      	ldr	r3, [r4, #0]
 8017d12:	442b      	add	r3, r5
 8017d14:	6023      	str	r3, [r4, #0]
 8017d16:	f8d8 3000 	ldr.w	r3, [r8]
 8017d1a:	685a      	ldr	r2, [r3, #4]
 8017d1c:	bb62      	cbnz	r2, 8017d78 <_malloc_r+0xdc>
 8017d1e:	f8c8 7000 	str.w	r7, [r8]
 8017d22:	e00f      	b.n	8017d44 <_malloc_r+0xa8>
 8017d24:	6822      	ldr	r2, [r4, #0]
 8017d26:	1b52      	subs	r2, r2, r5
 8017d28:	d420      	bmi.n	8017d6c <_malloc_r+0xd0>
 8017d2a:	2a0b      	cmp	r2, #11
 8017d2c:	d917      	bls.n	8017d5e <_malloc_r+0xc2>
 8017d2e:	1961      	adds	r1, r4, r5
 8017d30:	42a3      	cmp	r3, r4
 8017d32:	6025      	str	r5, [r4, #0]
 8017d34:	bf18      	it	ne
 8017d36:	6059      	strne	r1, [r3, #4]
 8017d38:	6863      	ldr	r3, [r4, #4]
 8017d3a:	bf08      	it	eq
 8017d3c:	f8c8 1000 	streq.w	r1, [r8]
 8017d40:	5162      	str	r2, [r4, r5]
 8017d42:	604b      	str	r3, [r1, #4]
 8017d44:	4630      	mov	r0, r6
 8017d46:	f000 f82f 	bl	8017da8 <__malloc_unlock>
 8017d4a:	f104 000b 	add.w	r0, r4, #11
 8017d4e:	1d23      	adds	r3, r4, #4
 8017d50:	f020 0007 	bic.w	r0, r0, #7
 8017d54:	1ac2      	subs	r2, r0, r3
 8017d56:	bf1c      	itt	ne
 8017d58:	1a1b      	subne	r3, r3, r0
 8017d5a:	50a3      	strne	r3, [r4, r2]
 8017d5c:	e7af      	b.n	8017cbe <_malloc_r+0x22>
 8017d5e:	6862      	ldr	r2, [r4, #4]
 8017d60:	42a3      	cmp	r3, r4
 8017d62:	bf0c      	ite	eq
 8017d64:	f8c8 2000 	streq.w	r2, [r8]
 8017d68:	605a      	strne	r2, [r3, #4]
 8017d6a:	e7eb      	b.n	8017d44 <_malloc_r+0xa8>
 8017d6c:	4623      	mov	r3, r4
 8017d6e:	6864      	ldr	r4, [r4, #4]
 8017d70:	e7ae      	b.n	8017cd0 <_malloc_r+0x34>
 8017d72:	463c      	mov	r4, r7
 8017d74:	687f      	ldr	r7, [r7, #4]
 8017d76:	e7b6      	b.n	8017ce6 <_malloc_r+0x4a>
 8017d78:	461a      	mov	r2, r3
 8017d7a:	685b      	ldr	r3, [r3, #4]
 8017d7c:	42a3      	cmp	r3, r4
 8017d7e:	d1fb      	bne.n	8017d78 <_malloc_r+0xdc>
 8017d80:	2300      	movs	r3, #0
 8017d82:	6053      	str	r3, [r2, #4]
 8017d84:	e7de      	b.n	8017d44 <_malloc_r+0xa8>
 8017d86:	230c      	movs	r3, #12
 8017d88:	6033      	str	r3, [r6, #0]
 8017d8a:	4630      	mov	r0, r6
 8017d8c:	f000 f80c 	bl	8017da8 <__malloc_unlock>
 8017d90:	e794      	b.n	8017cbc <_malloc_r+0x20>
 8017d92:	6005      	str	r5, [r0, #0]
 8017d94:	e7d6      	b.n	8017d44 <_malloc_r+0xa8>
 8017d96:	bf00      	nop
 8017d98:	20005dc4 	.word	0x20005dc4

08017d9c <__malloc_lock>:
 8017d9c:	4801      	ldr	r0, [pc, #4]	@ (8017da4 <__malloc_lock+0x8>)
 8017d9e:	f7ff bef9 	b.w	8017b94 <__retarget_lock_acquire_recursive>
 8017da2:	bf00      	nop
 8017da4:	20005dbc 	.word	0x20005dbc

08017da8 <__malloc_unlock>:
 8017da8:	4801      	ldr	r0, [pc, #4]	@ (8017db0 <__malloc_unlock+0x8>)
 8017daa:	f7ff bef4 	b.w	8017b96 <__retarget_lock_release_recursive>
 8017dae:	bf00      	nop
 8017db0:	20005dbc 	.word	0x20005dbc

08017db4 <__ssputs_r>:
 8017db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017db8:	688e      	ldr	r6, [r1, #8]
 8017dba:	461f      	mov	r7, r3
 8017dbc:	42be      	cmp	r6, r7
 8017dbe:	680b      	ldr	r3, [r1, #0]
 8017dc0:	4682      	mov	sl, r0
 8017dc2:	460c      	mov	r4, r1
 8017dc4:	4690      	mov	r8, r2
 8017dc6:	d82d      	bhi.n	8017e24 <__ssputs_r+0x70>
 8017dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017dcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017dd0:	d026      	beq.n	8017e20 <__ssputs_r+0x6c>
 8017dd2:	6965      	ldr	r5, [r4, #20]
 8017dd4:	6909      	ldr	r1, [r1, #16]
 8017dd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017dda:	eba3 0901 	sub.w	r9, r3, r1
 8017dde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017de2:	1c7b      	adds	r3, r7, #1
 8017de4:	444b      	add	r3, r9
 8017de6:	106d      	asrs	r5, r5, #1
 8017de8:	429d      	cmp	r5, r3
 8017dea:	bf38      	it	cc
 8017dec:	461d      	movcc	r5, r3
 8017dee:	0553      	lsls	r3, r2, #21
 8017df0:	d527      	bpl.n	8017e42 <__ssputs_r+0x8e>
 8017df2:	4629      	mov	r1, r5
 8017df4:	f7ff ff52 	bl	8017c9c <_malloc_r>
 8017df8:	4606      	mov	r6, r0
 8017dfa:	b360      	cbz	r0, 8017e56 <__ssputs_r+0xa2>
 8017dfc:	6921      	ldr	r1, [r4, #16]
 8017dfe:	464a      	mov	r2, r9
 8017e00:	f7ff fed2 	bl	8017ba8 <memcpy>
 8017e04:	89a3      	ldrh	r3, [r4, #12]
 8017e06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017e0e:	81a3      	strh	r3, [r4, #12]
 8017e10:	6126      	str	r6, [r4, #16]
 8017e12:	6165      	str	r5, [r4, #20]
 8017e14:	444e      	add	r6, r9
 8017e16:	eba5 0509 	sub.w	r5, r5, r9
 8017e1a:	6026      	str	r6, [r4, #0]
 8017e1c:	60a5      	str	r5, [r4, #8]
 8017e1e:	463e      	mov	r6, r7
 8017e20:	42be      	cmp	r6, r7
 8017e22:	d900      	bls.n	8017e26 <__ssputs_r+0x72>
 8017e24:	463e      	mov	r6, r7
 8017e26:	6820      	ldr	r0, [r4, #0]
 8017e28:	4632      	mov	r2, r6
 8017e2a:	4641      	mov	r1, r8
 8017e2c:	f000 fe37 	bl	8018a9e <memmove>
 8017e30:	68a3      	ldr	r3, [r4, #8]
 8017e32:	1b9b      	subs	r3, r3, r6
 8017e34:	60a3      	str	r3, [r4, #8]
 8017e36:	6823      	ldr	r3, [r4, #0]
 8017e38:	4433      	add	r3, r6
 8017e3a:	6023      	str	r3, [r4, #0]
 8017e3c:	2000      	movs	r0, #0
 8017e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e42:	462a      	mov	r2, r5
 8017e44:	f000 fe56 	bl	8018af4 <_realloc_r>
 8017e48:	4606      	mov	r6, r0
 8017e4a:	2800      	cmp	r0, #0
 8017e4c:	d1e0      	bne.n	8017e10 <__ssputs_r+0x5c>
 8017e4e:	6921      	ldr	r1, [r4, #16]
 8017e50:	4650      	mov	r0, sl
 8017e52:	f7ff feb7 	bl	8017bc4 <_free_r>
 8017e56:	230c      	movs	r3, #12
 8017e58:	f8ca 3000 	str.w	r3, [sl]
 8017e5c:	89a3      	ldrh	r3, [r4, #12]
 8017e5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017e62:	81a3      	strh	r3, [r4, #12]
 8017e64:	f04f 30ff 	mov.w	r0, #4294967295
 8017e68:	e7e9      	b.n	8017e3e <__ssputs_r+0x8a>
	...

08017e6c <_svfiprintf_r>:
 8017e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e70:	4698      	mov	r8, r3
 8017e72:	898b      	ldrh	r3, [r1, #12]
 8017e74:	061b      	lsls	r3, r3, #24
 8017e76:	b09d      	sub	sp, #116	@ 0x74
 8017e78:	4607      	mov	r7, r0
 8017e7a:	460d      	mov	r5, r1
 8017e7c:	4614      	mov	r4, r2
 8017e7e:	d510      	bpl.n	8017ea2 <_svfiprintf_r+0x36>
 8017e80:	690b      	ldr	r3, [r1, #16]
 8017e82:	b973      	cbnz	r3, 8017ea2 <_svfiprintf_r+0x36>
 8017e84:	2140      	movs	r1, #64	@ 0x40
 8017e86:	f7ff ff09 	bl	8017c9c <_malloc_r>
 8017e8a:	6028      	str	r0, [r5, #0]
 8017e8c:	6128      	str	r0, [r5, #16]
 8017e8e:	b930      	cbnz	r0, 8017e9e <_svfiprintf_r+0x32>
 8017e90:	230c      	movs	r3, #12
 8017e92:	603b      	str	r3, [r7, #0]
 8017e94:	f04f 30ff 	mov.w	r0, #4294967295
 8017e98:	b01d      	add	sp, #116	@ 0x74
 8017e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e9e:	2340      	movs	r3, #64	@ 0x40
 8017ea0:	616b      	str	r3, [r5, #20]
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017ea6:	2320      	movs	r3, #32
 8017ea8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017eac:	f8cd 800c 	str.w	r8, [sp, #12]
 8017eb0:	2330      	movs	r3, #48	@ 0x30
 8017eb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018050 <_svfiprintf_r+0x1e4>
 8017eb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017eba:	f04f 0901 	mov.w	r9, #1
 8017ebe:	4623      	mov	r3, r4
 8017ec0:	469a      	mov	sl, r3
 8017ec2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ec6:	b10a      	cbz	r2, 8017ecc <_svfiprintf_r+0x60>
 8017ec8:	2a25      	cmp	r2, #37	@ 0x25
 8017eca:	d1f9      	bne.n	8017ec0 <_svfiprintf_r+0x54>
 8017ecc:	ebba 0b04 	subs.w	fp, sl, r4
 8017ed0:	d00b      	beq.n	8017eea <_svfiprintf_r+0x7e>
 8017ed2:	465b      	mov	r3, fp
 8017ed4:	4622      	mov	r2, r4
 8017ed6:	4629      	mov	r1, r5
 8017ed8:	4638      	mov	r0, r7
 8017eda:	f7ff ff6b 	bl	8017db4 <__ssputs_r>
 8017ede:	3001      	adds	r0, #1
 8017ee0:	f000 80a7 	beq.w	8018032 <_svfiprintf_r+0x1c6>
 8017ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017ee6:	445a      	add	r2, fp
 8017ee8:	9209      	str	r2, [sp, #36]	@ 0x24
 8017eea:	f89a 3000 	ldrb.w	r3, [sl]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	f000 809f 	beq.w	8018032 <_svfiprintf_r+0x1c6>
 8017ef4:	2300      	movs	r3, #0
 8017ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8017efa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017efe:	f10a 0a01 	add.w	sl, sl, #1
 8017f02:	9304      	str	r3, [sp, #16]
 8017f04:	9307      	str	r3, [sp, #28]
 8017f06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017f0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8017f0c:	4654      	mov	r4, sl
 8017f0e:	2205      	movs	r2, #5
 8017f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017f14:	484e      	ldr	r0, [pc, #312]	@ (8018050 <_svfiprintf_r+0x1e4>)
 8017f16:	f7e8 f973 	bl	8000200 <memchr>
 8017f1a:	9a04      	ldr	r2, [sp, #16]
 8017f1c:	b9d8      	cbnz	r0, 8017f56 <_svfiprintf_r+0xea>
 8017f1e:	06d0      	lsls	r0, r2, #27
 8017f20:	bf44      	itt	mi
 8017f22:	2320      	movmi	r3, #32
 8017f24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f28:	0711      	lsls	r1, r2, #28
 8017f2a:	bf44      	itt	mi
 8017f2c:	232b      	movmi	r3, #43	@ 0x2b
 8017f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017f32:	f89a 3000 	ldrb.w	r3, [sl]
 8017f36:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f38:	d015      	beq.n	8017f66 <_svfiprintf_r+0xfa>
 8017f3a:	9a07      	ldr	r2, [sp, #28]
 8017f3c:	4654      	mov	r4, sl
 8017f3e:	2000      	movs	r0, #0
 8017f40:	f04f 0c0a 	mov.w	ip, #10
 8017f44:	4621      	mov	r1, r4
 8017f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017f4a:	3b30      	subs	r3, #48	@ 0x30
 8017f4c:	2b09      	cmp	r3, #9
 8017f4e:	d94b      	bls.n	8017fe8 <_svfiprintf_r+0x17c>
 8017f50:	b1b0      	cbz	r0, 8017f80 <_svfiprintf_r+0x114>
 8017f52:	9207      	str	r2, [sp, #28]
 8017f54:	e014      	b.n	8017f80 <_svfiprintf_r+0x114>
 8017f56:	eba0 0308 	sub.w	r3, r0, r8
 8017f5a:	fa09 f303 	lsl.w	r3, r9, r3
 8017f5e:	4313      	orrs	r3, r2
 8017f60:	9304      	str	r3, [sp, #16]
 8017f62:	46a2      	mov	sl, r4
 8017f64:	e7d2      	b.n	8017f0c <_svfiprintf_r+0xa0>
 8017f66:	9b03      	ldr	r3, [sp, #12]
 8017f68:	1d19      	adds	r1, r3, #4
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	9103      	str	r1, [sp, #12]
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	bfbb      	ittet	lt
 8017f72:	425b      	neglt	r3, r3
 8017f74:	f042 0202 	orrlt.w	r2, r2, #2
 8017f78:	9307      	strge	r3, [sp, #28]
 8017f7a:	9307      	strlt	r3, [sp, #28]
 8017f7c:	bfb8      	it	lt
 8017f7e:	9204      	strlt	r2, [sp, #16]
 8017f80:	7823      	ldrb	r3, [r4, #0]
 8017f82:	2b2e      	cmp	r3, #46	@ 0x2e
 8017f84:	d10a      	bne.n	8017f9c <_svfiprintf_r+0x130>
 8017f86:	7863      	ldrb	r3, [r4, #1]
 8017f88:	2b2a      	cmp	r3, #42	@ 0x2a
 8017f8a:	d132      	bne.n	8017ff2 <_svfiprintf_r+0x186>
 8017f8c:	9b03      	ldr	r3, [sp, #12]
 8017f8e:	1d1a      	adds	r2, r3, #4
 8017f90:	681b      	ldr	r3, [r3, #0]
 8017f92:	9203      	str	r2, [sp, #12]
 8017f94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017f98:	3402      	adds	r4, #2
 8017f9a:	9305      	str	r3, [sp, #20]
 8017f9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018060 <_svfiprintf_r+0x1f4>
 8017fa0:	7821      	ldrb	r1, [r4, #0]
 8017fa2:	2203      	movs	r2, #3
 8017fa4:	4650      	mov	r0, sl
 8017fa6:	f7e8 f92b 	bl	8000200 <memchr>
 8017faa:	b138      	cbz	r0, 8017fbc <_svfiprintf_r+0x150>
 8017fac:	9b04      	ldr	r3, [sp, #16]
 8017fae:	eba0 000a 	sub.w	r0, r0, sl
 8017fb2:	2240      	movs	r2, #64	@ 0x40
 8017fb4:	4082      	lsls	r2, r0
 8017fb6:	4313      	orrs	r3, r2
 8017fb8:	3401      	adds	r4, #1
 8017fba:	9304      	str	r3, [sp, #16]
 8017fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017fc0:	4824      	ldr	r0, [pc, #144]	@ (8018054 <_svfiprintf_r+0x1e8>)
 8017fc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017fc6:	2206      	movs	r2, #6
 8017fc8:	f7e8 f91a 	bl	8000200 <memchr>
 8017fcc:	2800      	cmp	r0, #0
 8017fce:	d036      	beq.n	801803e <_svfiprintf_r+0x1d2>
 8017fd0:	4b21      	ldr	r3, [pc, #132]	@ (8018058 <_svfiprintf_r+0x1ec>)
 8017fd2:	bb1b      	cbnz	r3, 801801c <_svfiprintf_r+0x1b0>
 8017fd4:	9b03      	ldr	r3, [sp, #12]
 8017fd6:	3307      	adds	r3, #7
 8017fd8:	f023 0307 	bic.w	r3, r3, #7
 8017fdc:	3308      	adds	r3, #8
 8017fde:	9303      	str	r3, [sp, #12]
 8017fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017fe2:	4433      	add	r3, r6
 8017fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8017fe6:	e76a      	b.n	8017ebe <_svfiprintf_r+0x52>
 8017fe8:	fb0c 3202 	mla	r2, ip, r2, r3
 8017fec:	460c      	mov	r4, r1
 8017fee:	2001      	movs	r0, #1
 8017ff0:	e7a8      	b.n	8017f44 <_svfiprintf_r+0xd8>
 8017ff2:	2300      	movs	r3, #0
 8017ff4:	3401      	adds	r4, #1
 8017ff6:	9305      	str	r3, [sp, #20]
 8017ff8:	4619      	mov	r1, r3
 8017ffa:	f04f 0c0a 	mov.w	ip, #10
 8017ffe:	4620      	mov	r0, r4
 8018000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018004:	3a30      	subs	r2, #48	@ 0x30
 8018006:	2a09      	cmp	r2, #9
 8018008:	d903      	bls.n	8018012 <_svfiprintf_r+0x1a6>
 801800a:	2b00      	cmp	r3, #0
 801800c:	d0c6      	beq.n	8017f9c <_svfiprintf_r+0x130>
 801800e:	9105      	str	r1, [sp, #20]
 8018010:	e7c4      	b.n	8017f9c <_svfiprintf_r+0x130>
 8018012:	fb0c 2101 	mla	r1, ip, r1, r2
 8018016:	4604      	mov	r4, r0
 8018018:	2301      	movs	r3, #1
 801801a:	e7f0      	b.n	8017ffe <_svfiprintf_r+0x192>
 801801c:	ab03      	add	r3, sp, #12
 801801e:	9300      	str	r3, [sp, #0]
 8018020:	462a      	mov	r2, r5
 8018022:	4b0e      	ldr	r3, [pc, #56]	@ (801805c <_svfiprintf_r+0x1f0>)
 8018024:	a904      	add	r1, sp, #16
 8018026:	4638      	mov	r0, r7
 8018028:	f3af 8000 	nop.w
 801802c:	1c42      	adds	r2, r0, #1
 801802e:	4606      	mov	r6, r0
 8018030:	d1d6      	bne.n	8017fe0 <_svfiprintf_r+0x174>
 8018032:	89ab      	ldrh	r3, [r5, #12]
 8018034:	065b      	lsls	r3, r3, #25
 8018036:	f53f af2d 	bmi.w	8017e94 <_svfiprintf_r+0x28>
 801803a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801803c:	e72c      	b.n	8017e98 <_svfiprintf_r+0x2c>
 801803e:	ab03      	add	r3, sp, #12
 8018040:	9300      	str	r3, [sp, #0]
 8018042:	462a      	mov	r2, r5
 8018044:	4b05      	ldr	r3, [pc, #20]	@ (801805c <_svfiprintf_r+0x1f0>)
 8018046:	a904      	add	r1, sp, #16
 8018048:	4638      	mov	r0, r7
 801804a:	f000 fa49 	bl	80184e0 <_printf_i>
 801804e:	e7ed      	b.n	801802c <_svfiprintf_r+0x1c0>
 8018050:	080196cb 	.word	0x080196cb
 8018054:	080196d5 	.word	0x080196d5
 8018058:	00000000 	.word	0x00000000
 801805c:	08017db5 	.word	0x08017db5
 8018060:	080196d1 	.word	0x080196d1

08018064 <_sungetc_r>:
 8018064:	b538      	push	{r3, r4, r5, lr}
 8018066:	1c4b      	adds	r3, r1, #1
 8018068:	4614      	mov	r4, r2
 801806a:	d103      	bne.n	8018074 <_sungetc_r+0x10>
 801806c:	f04f 35ff 	mov.w	r5, #4294967295
 8018070:	4628      	mov	r0, r5
 8018072:	bd38      	pop	{r3, r4, r5, pc}
 8018074:	8993      	ldrh	r3, [r2, #12]
 8018076:	f023 0320 	bic.w	r3, r3, #32
 801807a:	8193      	strh	r3, [r2, #12]
 801807c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801807e:	6852      	ldr	r2, [r2, #4]
 8018080:	b2cd      	uxtb	r5, r1
 8018082:	b18b      	cbz	r3, 80180a8 <_sungetc_r+0x44>
 8018084:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8018086:	4293      	cmp	r3, r2
 8018088:	dd08      	ble.n	801809c <_sungetc_r+0x38>
 801808a:	6823      	ldr	r3, [r4, #0]
 801808c:	1e5a      	subs	r2, r3, #1
 801808e:	6022      	str	r2, [r4, #0]
 8018090:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018094:	6863      	ldr	r3, [r4, #4]
 8018096:	3301      	adds	r3, #1
 8018098:	6063      	str	r3, [r4, #4]
 801809a:	e7e9      	b.n	8018070 <_sungetc_r+0xc>
 801809c:	4621      	mov	r1, r4
 801809e:	f000 fcc4 	bl	8018a2a <__submore>
 80180a2:	2800      	cmp	r0, #0
 80180a4:	d0f1      	beq.n	801808a <_sungetc_r+0x26>
 80180a6:	e7e1      	b.n	801806c <_sungetc_r+0x8>
 80180a8:	6921      	ldr	r1, [r4, #16]
 80180aa:	6823      	ldr	r3, [r4, #0]
 80180ac:	b151      	cbz	r1, 80180c4 <_sungetc_r+0x60>
 80180ae:	4299      	cmp	r1, r3
 80180b0:	d208      	bcs.n	80180c4 <_sungetc_r+0x60>
 80180b2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80180b6:	42a9      	cmp	r1, r5
 80180b8:	d104      	bne.n	80180c4 <_sungetc_r+0x60>
 80180ba:	3b01      	subs	r3, #1
 80180bc:	3201      	adds	r2, #1
 80180be:	6023      	str	r3, [r4, #0]
 80180c0:	6062      	str	r2, [r4, #4]
 80180c2:	e7d5      	b.n	8018070 <_sungetc_r+0xc>
 80180c4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80180c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80180cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80180ce:	2303      	movs	r3, #3
 80180d0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80180d2:	4623      	mov	r3, r4
 80180d4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80180d8:	6023      	str	r3, [r4, #0]
 80180da:	2301      	movs	r3, #1
 80180dc:	e7dc      	b.n	8018098 <_sungetc_r+0x34>

080180de <__ssrefill_r>:
 80180de:	b510      	push	{r4, lr}
 80180e0:	460c      	mov	r4, r1
 80180e2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80180e4:	b169      	cbz	r1, 8018102 <__ssrefill_r+0x24>
 80180e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80180ea:	4299      	cmp	r1, r3
 80180ec:	d001      	beq.n	80180f2 <__ssrefill_r+0x14>
 80180ee:	f7ff fd69 	bl	8017bc4 <_free_r>
 80180f2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80180f4:	6063      	str	r3, [r4, #4]
 80180f6:	2000      	movs	r0, #0
 80180f8:	6360      	str	r0, [r4, #52]	@ 0x34
 80180fa:	b113      	cbz	r3, 8018102 <__ssrefill_r+0x24>
 80180fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80180fe:	6023      	str	r3, [r4, #0]
 8018100:	bd10      	pop	{r4, pc}
 8018102:	6923      	ldr	r3, [r4, #16]
 8018104:	6023      	str	r3, [r4, #0]
 8018106:	2300      	movs	r3, #0
 8018108:	6063      	str	r3, [r4, #4]
 801810a:	89a3      	ldrh	r3, [r4, #12]
 801810c:	f043 0320 	orr.w	r3, r3, #32
 8018110:	81a3      	strh	r3, [r4, #12]
 8018112:	f04f 30ff 	mov.w	r0, #4294967295
 8018116:	e7f3      	b.n	8018100 <__ssrefill_r+0x22>

08018118 <__ssvfiscanf_r>:
 8018118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801811c:	460c      	mov	r4, r1
 801811e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8018122:	2100      	movs	r1, #0
 8018124:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8018128:	49a6      	ldr	r1, [pc, #664]	@ (80183c4 <__ssvfiscanf_r+0x2ac>)
 801812a:	91a0      	str	r1, [sp, #640]	@ 0x280
 801812c:	f10d 0804 	add.w	r8, sp, #4
 8018130:	49a5      	ldr	r1, [pc, #660]	@ (80183c8 <__ssvfiscanf_r+0x2b0>)
 8018132:	4fa6      	ldr	r7, [pc, #664]	@ (80183cc <__ssvfiscanf_r+0x2b4>)
 8018134:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8018138:	4606      	mov	r6, r0
 801813a:	91a1      	str	r1, [sp, #644]	@ 0x284
 801813c:	9300      	str	r3, [sp, #0]
 801813e:	f892 9000 	ldrb.w	r9, [r2]
 8018142:	f1b9 0f00 	cmp.w	r9, #0
 8018146:	f000 8158 	beq.w	80183fa <__ssvfiscanf_r+0x2e2>
 801814a:	f817 3009 	ldrb.w	r3, [r7, r9]
 801814e:	f013 0308 	ands.w	r3, r3, #8
 8018152:	f102 0501 	add.w	r5, r2, #1
 8018156:	d019      	beq.n	801818c <__ssvfiscanf_r+0x74>
 8018158:	6863      	ldr	r3, [r4, #4]
 801815a:	2b00      	cmp	r3, #0
 801815c:	dd0f      	ble.n	801817e <__ssvfiscanf_r+0x66>
 801815e:	6823      	ldr	r3, [r4, #0]
 8018160:	781a      	ldrb	r2, [r3, #0]
 8018162:	5cba      	ldrb	r2, [r7, r2]
 8018164:	0712      	lsls	r2, r2, #28
 8018166:	d401      	bmi.n	801816c <__ssvfiscanf_r+0x54>
 8018168:	462a      	mov	r2, r5
 801816a:	e7e8      	b.n	801813e <__ssvfiscanf_r+0x26>
 801816c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801816e:	3201      	adds	r2, #1
 8018170:	9245      	str	r2, [sp, #276]	@ 0x114
 8018172:	6862      	ldr	r2, [r4, #4]
 8018174:	3301      	adds	r3, #1
 8018176:	3a01      	subs	r2, #1
 8018178:	6062      	str	r2, [r4, #4]
 801817a:	6023      	str	r3, [r4, #0]
 801817c:	e7ec      	b.n	8018158 <__ssvfiscanf_r+0x40>
 801817e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018180:	4621      	mov	r1, r4
 8018182:	4630      	mov	r0, r6
 8018184:	4798      	blx	r3
 8018186:	2800      	cmp	r0, #0
 8018188:	d0e9      	beq.n	801815e <__ssvfiscanf_r+0x46>
 801818a:	e7ed      	b.n	8018168 <__ssvfiscanf_r+0x50>
 801818c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8018190:	f040 8085 	bne.w	801829e <__ssvfiscanf_r+0x186>
 8018194:	9341      	str	r3, [sp, #260]	@ 0x104
 8018196:	9343      	str	r3, [sp, #268]	@ 0x10c
 8018198:	7853      	ldrb	r3, [r2, #1]
 801819a:	2b2a      	cmp	r3, #42	@ 0x2a
 801819c:	bf02      	ittt	eq
 801819e:	2310      	moveq	r3, #16
 80181a0:	1c95      	addeq	r5, r2, #2
 80181a2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80181a4:	220a      	movs	r2, #10
 80181a6:	46aa      	mov	sl, r5
 80181a8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80181ac:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80181b0:	2b09      	cmp	r3, #9
 80181b2:	d91e      	bls.n	80181f2 <__ssvfiscanf_r+0xda>
 80181b4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80183d0 <__ssvfiscanf_r+0x2b8>
 80181b8:	2203      	movs	r2, #3
 80181ba:	4658      	mov	r0, fp
 80181bc:	f7e8 f820 	bl	8000200 <memchr>
 80181c0:	b138      	cbz	r0, 80181d2 <__ssvfiscanf_r+0xba>
 80181c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80181c4:	eba0 000b 	sub.w	r0, r0, fp
 80181c8:	2301      	movs	r3, #1
 80181ca:	4083      	lsls	r3, r0
 80181cc:	4313      	orrs	r3, r2
 80181ce:	9341      	str	r3, [sp, #260]	@ 0x104
 80181d0:	4655      	mov	r5, sl
 80181d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80181d6:	2b78      	cmp	r3, #120	@ 0x78
 80181d8:	d806      	bhi.n	80181e8 <__ssvfiscanf_r+0xd0>
 80181da:	2b57      	cmp	r3, #87	@ 0x57
 80181dc:	d810      	bhi.n	8018200 <__ssvfiscanf_r+0xe8>
 80181de:	2b25      	cmp	r3, #37	@ 0x25
 80181e0:	d05d      	beq.n	801829e <__ssvfiscanf_r+0x186>
 80181e2:	d857      	bhi.n	8018294 <__ssvfiscanf_r+0x17c>
 80181e4:	2b00      	cmp	r3, #0
 80181e6:	d075      	beq.n	80182d4 <__ssvfiscanf_r+0x1bc>
 80181e8:	2303      	movs	r3, #3
 80181ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 80181ec:	230a      	movs	r3, #10
 80181ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80181f0:	e088      	b.n	8018304 <__ssvfiscanf_r+0x1ec>
 80181f2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80181f4:	fb02 1103 	mla	r1, r2, r3, r1
 80181f8:	3930      	subs	r1, #48	@ 0x30
 80181fa:	9143      	str	r1, [sp, #268]	@ 0x10c
 80181fc:	4655      	mov	r5, sl
 80181fe:	e7d2      	b.n	80181a6 <__ssvfiscanf_r+0x8e>
 8018200:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8018204:	2a20      	cmp	r2, #32
 8018206:	d8ef      	bhi.n	80181e8 <__ssvfiscanf_r+0xd0>
 8018208:	a101      	add	r1, pc, #4	@ (adr r1, 8018210 <__ssvfiscanf_r+0xf8>)
 801820a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801820e:	bf00      	nop
 8018210:	080182e3 	.word	0x080182e3
 8018214:	080181e9 	.word	0x080181e9
 8018218:	080181e9 	.word	0x080181e9
 801821c:	0801833d 	.word	0x0801833d
 8018220:	080181e9 	.word	0x080181e9
 8018224:	080181e9 	.word	0x080181e9
 8018228:	080181e9 	.word	0x080181e9
 801822c:	080181e9 	.word	0x080181e9
 8018230:	080181e9 	.word	0x080181e9
 8018234:	080181e9 	.word	0x080181e9
 8018238:	080181e9 	.word	0x080181e9
 801823c:	08018353 	.word	0x08018353
 8018240:	08018339 	.word	0x08018339
 8018244:	0801829b 	.word	0x0801829b
 8018248:	0801829b 	.word	0x0801829b
 801824c:	0801829b 	.word	0x0801829b
 8018250:	080181e9 	.word	0x080181e9
 8018254:	080182f5 	.word	0x080182f5
 8018258:	080181e9 	.word	0x080181e9
 801825c:	080181e9 	.word	0x080181e9
 8018260:	080181e9 	.word	0x080181e9
 8018264:	080181e9 	.word	0x080181e9
 8018268:	08018363 	.word	0x08018363
 801826c:	080182fd 	.word	0x080182fd
 8018270:	080182db 	.word	0x080182db
 8018274:	080181e9 	.word	0x080181e9
 8018278:	080181e9 	.word	0x080181e9
 801827c:	0801835f 	.word	0x0801835f
 8018280:	080181e9 	.word	0x080181e9
 8018284:	08018339 	.word	0x08018339
 8018288:	080181e9 	.word	0x080181e9
 801828c:	080181e9 	.word	0x080181e9
 8018290:	080182e3 	.word	0x080182e3
 8018294:	3b45      	subs	r3, #69	@ 0x45
 8018296:	2b02      	cmp	r3, #2
 8018298:	d8a6      	bhi.n	80181e8 <__ssvfiscanf_r+0xd0>
 801829a:	2305      	movs	r3, #5
 801829c:	e031      	b.n	8018302 <__ssvfiscanf_r+0x1ea>
 801829e:	6863      	ldr	r3, [r4, #4]
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	dd0d      	ble.n	80182c0 <__ssvfiscanf_r+0x1a8>
 80182a4:	6823      	ldr	r3, [r4, #0]
 80182a6:	781a      	ldrb	r2, [r3, #0]
 80182a8:	454a      	cmp	r2, r9
 80182aa:	f040 80a6 	bne.w	80183fa <__ssvfiscanf_r+0x2e2>
 80182ae:	3301      	adds	r3, #1
 80182b0:	6862      	ldr	r2, [r4, #4]
 80182b2:	6023      	str	r3, [r4, #0]
 80182b4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80182b6:	3a01      	subs	r2, #1
 80182b8:	3301      	adds	r3, #1
 80182ba:	6062      	str	r2, [r4, #4]
 80182bc:	9345      	str	r3, [sp, #276]	@ 0x114
 80182be:	e753      	b.n	8018168 <__ssvfiscanf_r+0x50>
 80182c0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80182c2:	4621      	mov	r1, r4
 80182c4:	4630      	mov	r0, r6
 80182c6:	4798      	blx	r3
 80182c8:	2800      	cmp	r0, #0
 80182ca:	d0eb      	beq.n	80182a4 <__ssvfiscanf_r+0x18c>
 80182cc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80182ce:	2800      	cmp	r0, #0
 80182d0:	f040 808b 	bne.w	80183ea <__ssvfiscanf_r+0x2d2>
 80182d4:	f04f 30ff 	mov.w	r0, #4294967295
 80182d8:	e08b      	b.n	80183f2 <__ssvfiscanf_r+0x2da>
 80182da:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80182dc:	f042 0220 	orr.w	r2, r2, #32
 80182e0:	9241      	str	r2, [sp, #260]	@ 0x104
 80182e2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80182e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80182e8:	9241      	str	r2, [sp, #260]	@ 0x104
 80182ea:	2210      	movs	r2, #16
 80182ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80182ee:	9242      	str	r2, [sp, #264]	@ 0x108
 80182f0:	d902      	bls.n	80182f8 <__ssvfiscanf_r+0x1e0>
 80182f2:	e005      	b.n	8018300 <__ssvfiscanf_r+0x1e8>
 80182f4:	2300      	movs	r3, #0
 80182f6:	9342      	str	r3, [sp, #264]	@ 0x108
 80182f8:	2303      	movs	r3, #3
 80182fa:	e002      	b.n	8018302 <__ssvfiscanf_r+0x1ea>
 80182fc:	2308      	movs	r3, #8
 80182fe:	9342      	str	r3, [sp, #264]	@ 0x108
 8018300:	2304      	movs	r3, #4
 8018302:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018304:	6863      	ldr	r3, [r4, #4]
 8018306:	2b00      	cmp	r3, #0
 8018308:	dd39      	ble.n	801837e <__ssvfiscanf_r+0x266>
 801830a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801830c:	0659      	lsls	r1, r3, #25
 801830e:	d404      	bmi.n	801831a <__ssvfiscanf_r+0x202>
 8018310:	6823      	ldr	r3, [r4, #0]
 8018312:	781a      	ldrb	r2, [r3, #0]
 8018314:	5cba      	ldrb	r2, [r7, r2]
 8018316:	0712      	lsls	r2, r2, #28
 8018318:	d438      	bmi.n	801838c <__ssvfiscanf_r+0x274>
 801831a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801831c:	2b02      	cmp	r3, #2
 801831e:	dc47      	bgt.n	80183b0 <__ssvfiscanf_r+0x298>
 8018320:	466b      	mov	r3, sp
 8018322:	4622      	mov	r2, r4
 8018324:	a941      	add	r1, sp, #260	@ 0x104
 8018326:	4630      	mov	r0, r6
 8018328:	f000 f9f8 	bl	801871c <_scanf_chars>
 801832c:	2801      	cmp	r0, #1
 801832e:	d064      	beq.n	80183fa <__ssvfiscanf_r+0x2e2>
 8018330:	2802      	cmp	r0, #2
 8018332:	f47f af19 	bne.w	8018168 <__ssvfiscanf_r+0x50>
 8018336:	e7c9      	b.n	80182cc <__ssvfiscanf_r+0x1b4>
 8018338:	220a      	movs	r2, #10
 801833a:	e7d7      	b.n	80182ec <__ssvfiscanf_r+0x1d4>
 801833c:	4629      	mov	r1, r5
 801833e:	4640      	mov	r0, r8
 8018340:	f000 fb3a 	bl	80189b8 <__sccl>
 8018344:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801834a:	9341      	str	r3, [sp, #260]	@ 0x104
 801834c:	4605      	mov	r5, r0
 801834e:	2301      	movs	r3, #1
 8018350:	e7d7      	b.n	8018302 <__ssvfiscanf_r+0x1ea>
 8018352:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8018354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018358:	9341      	str	r3, [sp, #260]	@ 0x104
 801835a:	2300      	movs	r3, #0
 801835c:	e7d1      	b.n	8018302 <__ssvfiscanf_r+0x1ea>
 801835e:	2302      	movs	r3, #2
 8018360:	e7cf      	b.n	8018302 <__ssvfiscanf_r+0x1ea>
 8018362:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8018364:	06c3      	lsls	r3, r0, #27
 8018366:	f53f aeff 	bmi.w	8018168 <__ssvfiscanf_r+0x50>
 801836a:	9b00      	ldr	r3, [sp, #0]
 801836c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801836e:	1d19      	adds	r1, r3, #4
 8018370:	9100      	str	r1, [sp, #0]
 8018372:	681b      	ldr	r3, [r3, #0]
 8018374:	07c0      	lsls	r0, r0, #31
 8018376:	bf4c      	ite	mi
 8018378:	801a      	strhmi	r2, [r3, #0]
 801837a:	601a      	strpl	r2, [r3, #0]
 801837c:	e6f4      	b.n	8018168 <__ssvfiscanf_r+0x50>
 801837e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018380:	4621      	mov	r1, r4
 8018382:	4630      	mov	r0, r6
 8018384:	4798      	blx	r3
 8018386:	2800      	cmp	r0, #0
 8018388:	d0bf      	beq.n	801830a <__ssvfiscanf_r+0x1f2>
 801838a:	e79f      	b.n	80182cc <__ssvfiscanf_r+0x1b4>
 801838c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801838e:	3201      	adds	r2, #1
 8018390:	9245      	str	r2, [sp, #276]	@ 0x114
 8018392:	6862      	ldr	r2, [r4, #4]
 8018394:	3a01      	subs	r2, #1
 8018396:	2a00      	cmp	r2, #0
 8018398:	6062      	str	r2, [r4, #4]
 801839a:	dd02      	ble.n	80183a2 <__ssvfiscanf_r+0x28a>
 801839c:	3301      	adds	r3, #1
 801839e:	6023      	str	r3, [r4, #0]
 80183a0:	e7b6      	b.n	8018310 <__ssvfiscanf_r+0x1f8>
 80183a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80183a4:	4621      	mov	r1, r4
 80183a6:	4630      	mov	r0, r6
 80183a8:	4798      	blx	r3
 80183aa:	2800      	cmp	r0, #0
 80183ac:	d0b0      	beq.n	8018310 <__ssvfiscanf_r+0x1f8>
 80183ae:	e78d      	b.n	80182cc <__ssvfiscanf_r+0x1b4>
 80183b0:	2b04      	cmp	r3, #4
 80183b2:	dc0f      	bgt.n	80183d4 <__ssvfiscanf_r+0x2bc>
 80183b4:	466b      	mov	r3, sp
 80183b6:	4622      	mov	r2, r4
 80183b8:	a941      	add	r1, sp, #260	@ 0x104
 80183ba:	4630      	mov	r0, r6
 80183bc:	f000 fa08 	bl	80187d0 <_scanf_i>
 80183c0:	e7b4      	b.n	801832c <__ssvfiscanf_r+0x214>
 80183c2:	bf00      	nop
 80183c4:	08018065 	.word	0x08018065
 80183c8:	080180df 	.word	0x080180df
 80183cc:	080195cb 	.word	0x080195cb
 80183d0:	080196d1 	.word	0x080196d1
 80183d4:	4b0a      	ldr	r3, [pc, #40]	@ (8018400 <__ssvfiscanf_r+0x2e8>)
 80183d6:	2b00      	cmp	r3, #0
 80183d8:	f43f aec6 	beq.w	8018168 <__ssvfiscanf_r+0x50>
 80183dc:	466b      	mov	r3, sp
 80183de:	4622      	mov	r2, r4
 80183e0:	a941      	add	r1, sp, #260	@ 0x104
 80183e2:	4630      	mov	r0, r6
 80183e4:	f3af 8000 	nop.w
 80183e8:	e7a0      	b.n	801832c <__ssvfiscanf_r+0x214>
 80183ea:	89a3      	ldrh	r3, [r4, #12]
 80183ec:	065b      	lsls	r3, r3, #25
 80183ee:	f53f af71 	bmi.w	80182d4 <__ssvfiscanf_r+0x1bc>
 80183f2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80183f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183fa:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80183fc:	e7f9      	b.n	80183f2 <__ssvfiscanf_r+0x2da>
 80183fe:	bf00      	nop
 8018400:	00000000 	.word	0x00000000

08018404 <_printf_common>:
 8018404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018408:	4616      	mov	r6, r2
 801840a:	4698      	mov	r8, r3
 801840c:	688a      	ldr	r2, [r1, #8]
 801840e:	690b      	ldr	r3, [r1, #16]
 8018410:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018414:	4293      	cmp	r3, r2
 8018416:	bfb8      	it	lt
 8018418:	4613      	movlt	r3, r2
 801841a:	6033      	str	r3, [r6, #0]
 801841c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018420:	4607      	mov	r7, r0
 8018422:	460c      	mov	r4, r1
 8018424:	b10a      	cbz	r2, 801842a <_printf_common+0x26>
 8018426:	3301      	adds	r3, #1
 8018428:	6033      	str	r3, [r6, #0]
 801842a:	6823      	ldr	r3, [r4, #0]
 801842c:	0699      	lsls	r1, r3, #26
 801842e:	bf42      	ittt	mi
 8018430:	6833      	ldrmi	r3, [r6, #0]
 8018432:	3302      	addmi	r3, #2
 8018434:	6033      	strmi	r3, [r6, #0]
 8018436:	6825      	ldr	r5, [r4, #0]
 8018438:	f015 0506 	ands.w	r5, r5, #6
 801843c:	d106      	bne.n	801844c <_printf_common+0x48>
 801843e:	f104 0a19 	add.w	sl, r4, #25
 8018442:	68e3      	ldr	r3, [r4, #12]
 8018444:	6832      	ldr	r2, [r6, #0]
 8018446:	1a9b      	subs	r3, r3, r2
 8018448:	42ab      	cmp	r3, r5
 801844a:	dc26      	bgt.n	801849a <_printf_common+0x96>
 801844c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018450:	6822      	ldr	r2, [r4, #0]
 8018452:	3b00      	subs	r3, #0
 8018454:	bf18      	it	ne
 8018456:	2301      	movne	r3, #1
 8018458:	0692      	lsls	r2, r2, #26
 801845a:	d42b      	bmi.n	80184b4 <_printf_common+0xb0>
 801845c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018460:	4641      	mov	r1, r8
 8018462:	4638      	mov	r0, r7
 8018464:	47c8      	blx	r9
 8018466:	3001      	adds	r0, #1
 8018468:	d01e      	beq.n	80184a8 <_printf_common+0xa4>
 801846a:	6823      	ldr	r3, [r4, #0]
 801846c:	6922      	ldr	r2, [r4, #16]
 801846e:	f003 0306 	and.w	r3, r3, #6
 8018472:	2b04      	cmp	r3, #4
 8018474:	bf02      	ittt	eq
 8018476:	68e5      	ldreq	r5, [r4, #12]
 8018478:	6833      	ldreq	r3, [r6, #0]
 801847a:	1aed      	subeq	r5, r5, r3
 801847c:	68a3      	ldr	r3, [r4, #8]
 801847e:	bf0c      	ite	eq
 8018480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018484:	2500      	movne	r5, #0
 8018486:	4293      	cmp	r3, r2
 8018488:	bfc4      	itt	gt
 801848a:	1a9b      	subgt	r3, r3, r2
 801848c:	18ed      	addgt	r5, r5, r3
 801848e:	2600      	movs	r6, #0
 8018490:	341a      	adds	r4, #26
 8018492:	42b5      	cmp	r5, r6
 8018494:	d11a      	bne.n	80184cc <_printf_common+0xc8>
 8018496:	2000      	movs	r0, #0
 8018498:	e008      	b.n	80184ac <_printf_common+0xa8>
 801849a:	2301      	movs	r3, #1
 801849c:	4652      	mov	r2, sl
 801849e:	4641      	mov	r1, r8
 80184a0:	4638      	mov	r0, r7
 80184a2:	47c8      	blx	r9
 80184a4:	3001      	adds	r0, #1
 80184a6:	d103      	bne.n	80184b0 <_printf_common+0xac>
 80184a8:	f04f 30ff 	mov.w	r0, #4294967295
 80184ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184b0:	3501      	adds	r5, #1
 80184b2:	e7c6      	b.n	8018442 <_printf_common+0x3e>
 80184b4:	18e1      	adds	r1, r4, r3
 80184b6:	1c5a      	adds	r2, r3, #1
 80184b8:	2030      	movs	r0, #48	@ 0x30
 80184ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80184be:	4422      	add	r2, r4
 80184c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80184c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80184c8:	3302      	adds	r3, #2
 80184ca:	e7c7      	b.n	801845c <_printf_common+0x58>
 80184cc:	2301      	movs	r3, #1
 80184ce:	4622      	mov	r2, r4
 80184d0:	4641      	mov	r1, r8
 80184d2:	4638      	mov	r0, r7
 80184d4:	47c8      	blx	r9
 80184d6:	3001      	adds	r0, #1
 80184d8:	d0e6      	beq.n	80184a8 <_printf_common+0xa4>
 80184da:	3601      	adds	r6, #1
 80184dc:	e7d9      	b.n	8018492 <_printf_common+0x8e>
	...

080184e0 <_printf_i>:
 80184e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80184e4:	7e0f      	ldrb	r7, [r1, #24]
 80184e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80184e8:	2f78      	cmp	r7, #120	@ 0x78
 80184ea:	4691      	mov	r9, r2
 80184ec:	4680      	mov	r8, r0
 80184ee:	460c      	mov	r4, r1
 80184f0:	469a      	mov	sl, r3
 80184f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80184f6:	d807      	bhi.n	8018508 <_printf_i+0x28>
 80184f8:	2f62      	cmp	r7, #98	@ 0x62
 80184fa:	d80a      	bhi.n	8018512 <_printf_i+0x32>
 80184fc:	2f00      	cmp	r7, #0
 80184fe:	f000 80d1 	beq.w	80186a4 <_printf_i+0x1c4>
 8018502:	2f58      	cmp	r7, #88	@ 0x58
 8018504:	f000 80b8 	beq.w	8018678 <_printf_i+0x198>
 8018508:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801850c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018510:	e03a      	b.n	8018588 <_printf_i+0xa8>
 8018512:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018516:	2b15      	cmp	r3, #21
 8018518:	d8f6      	bhi.n	8018508 <_printf_i+0x28>
 801851a:	a101      	add	r1, pc, #4	@ (adr r1, 8018520 <_printf_i+0x40>)
 801851c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018520:	08018579 	.word	0x08018579
 8018524:	0801858d 	.word	0x0801858d
 8018528:	08018509 	.word	0x08018509
 801852c:	08018509 	.word	0x08018509
 8018530:	08018509 	.word	0x08018509
 8018534:	08018509 	.word	0x08018509
 8018538:	0801858d 	.word	0x0801858d
 801853c:	08018509 	.word	0x08018509
 8018540:	08018509 	.word	0x08018509
 8018544:	08018509 	.word	0x08018509
 8018548:	08018509 	.word	0x08018509
 801854c:	0801868b 	.word	0x0801868b
 8018550:	080185b7 	.word	0x080185b7
 8018554:	08018645 	.word	0x08018645
 8018558:	08018509 	.word	0x08018509
 801855c:	08018509 	.word	0x08018509
 8018560:	080186ad 	.word	0x080186ad
 8018564:	08018509 	.word	0x08018509
 8018568:	080185b7 	.word	0x080185b7
 801856c:	08018509 	.word	0x08018509
 8018570:	08018509 	.word	0x08018509
 8018574:	0801864d 	.word	0x0801864d
 8018578:	6833      	ldr	r3, [r6, #0]
 801857a:	1d1a      	adds	r2, r3, #4
 801857c:	681b      	ldr	r3, [r3, #0]
 801857e:	6032      	str	r2, [r6, #0]
 8018580:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018584:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018588:	2301      	movs	r3, #1
 801858a:	e09c      	b.n	80186c6 <_printf_i+0x1e6>
 801858c:	6833      	ldr	r3, [r6, #0]
 801858e:	6820      	ldr	r0, [r4, #0]
 8018590:	1d19      	adds	r1, r3, #4
 8018592:	6031      	str	r1, [r6, #0]
 8018594:	0606      	lsls	r6, r0, #24
 8018596:	d501      	bpl.n	801859c <_printf_i+0xbc>
 8018598:	681d      	ldr	r5, [r3, #0]
 801859a:	e003      	b.n	80185a4 <_printf_i+0xc4>
 801859c:	0645      	lsls	r5, r0, #25
 801859e:	d5fb      	bpl.n	8018598 <_printf_i+0xb8>
 80185a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80185a4:	2d00      	cmp	r5, #0
 80185a6:	da03      	bge.n	80185b0 <_printf_i+0xd0>
 80185a8:	232d      	movs	r3, #45	@ 0x2d
 80185aa:	426d      	negs	r5, r5
 80185ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80185b0:	4858      	ldr	r0, [pc, #352]	@ (8018714 <_printf_i+0x234>)
 80185b2:	230a      	movs	r3, #10
 80185b4:	e011      	b.n	80185da <_printf_i+0xfa>
 80185b6:	6821      	ldr	r1, [r4, #0]
 80185b8:	6833      	ldr	r3, [r6, #0]
 80185ba:	0608      	lsls	r0, r1, #24
 80185bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80185c0:	d402      	bmi.n	80185c8 <_printf_i+0xe8>
 80185c2:	0649      	lsls	r1, r1, #25
 80185c4:	bf48      	it	mi
 80185c6:	b2ad      	uxthmi	r5, r5
 80185c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80185ca:	4852      	ldr	r0, [pc, #328]	@ (8018714 <_printf_i+0x234>)
 80185cc:	6033      	str	r3, [r6, #0]
 80185ce:	bf14      	ite	ne
 80185d0:	230a      	movne	r3, #10
 80185d2:	2308      	moveq	r3, #8
 80185d4:	2100      	movs	r1, #0
 80185d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80185da:	6866      	ldr	r6, [r4, #4]
 80185dc:	60a6      	str	r6, [r4, #8]
 80185de:	2e00      	cmp	r6, #0
 80185e0:	db05      	blt.n	80185ee <_printf_i+0x10e>
 80185e2:	6821      	ldr	r1, [r4, #0]
 80185e4:	432e      	orrs	r6, r5
 80185e6:	f021 0104 	bic.w	r1, r1, #4
 80185ea:	6021      	str	r1, [r4, #0]
 80185ec:	d04b      	beq.n	8018686 <_printf_i+0x1a6>
 80185ee:	4616      	mov	r6, r2
 80185f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80185f4:	fb03 5711 	mls	r7, r3, r1, r5
 80185f8:	5dc7      	ldrb	r7, [r0, r7]
 80185fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80185fe:	462f      	mov	r7, r5
 8018600:	42bb      	cmp	r3, r7
 8018602:	460d      	mov	r5, r1
 8018604:	d9f4      	bls.n	80185f0 <_printf_i+0x110>
 8018606:	2b08      	cmp	r3, #8
 8018608:	d10b      	bne.n	8018622 <_printf_i+0x142>
 801860a:	6823      	ldr	r3, [r4, #0]
 801860c:	07df      	lsls	r7, r3, #31
 801860e:	d508      	bpl.n	8018622 <_printf_i+0x142>
 8018610:	6923      	ldr	r3, [r4, #16]
 8018612:	6861      	ldr	r1, [r4, #4]
 8018614:	4299      	cmp	r1, r3
 8018616:	bfde      	ittt	le
 8018618:	2330      	movle	r3, #48	@ 0x30
 801861a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801861e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018622:	1b92      	subs	r2, r2, r6
 8018624:	6122      	str	r2, [r4, #16]
 8018626:	f8cd a000 	str.w	sl, [sp]
 801862a:	464b      	mov	r3, r9
 801862c:	aa03      	add	r2, sp, #12
 801862e:	4621      	mov	r1, r4
 8018630:	4640      	mov	r0, r8
 8018632:	f7ff fee7 	bl	8018404 <_printf_common>
 8018636:	3001      	adds	r0, #1
 8018638:	d14a      	bne.n	80186d0 <_printf_i+0x1f0>
 801863a:	f04f 30ff 	mov.w	r0, #4294967295
 801863e:	b004      	add	sp, #16
 8018640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018644:	6823      	ldr	r3, [r4, #0]
 8018646:	f043 0320 	orr.w	r3, r3, #32
 801864a:	6023      	str	r3, [r4, #0]
 801864c:	4832      	ldr	r0, [pc, #200]	@ (8018718 <_printf_i+0x238>)
 801864e:	2778      	movs	r7, #120	@ 0x78
 8018650:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018654:	6823      	ldr	r3, [r4, #0]
 8018656:	6831      	ldr	r1, [r6, #0]
 8018658:	061f      	lsls	r7, r3, #24
 801865a:	f851 5b04 	ldr.w	r5, [r1], #4
 801865e:	d402      	bmi.n	8018666 <_printf_i+0x186>
 8018660:	065f      	lsls	r7, r3, #25
 8018662:	bf48      	it	mi
 8018664:	b2ad      	uxthmi	r5, r5
 8018666:	6031      	str	r1, [r6, #0]
 8018668:	07d9      	lsls	r1, r3, #31
 801866a:	bf44      	itt	mi
 801866c:	f043 0320 	orrmi.w	r3, r3, #32
 8018670:	6023      	strmi	r3, [r4, #0]
 8018672:	b11d      	cbz	r5, 801867c <_printf_i+0x19c>
 8018674:	2310      	movs	r3, #16
 8018676:	e7ad      	b.n	80185d4 <_printf_i+0xf4>
 8018678:	4826      	ldr	r0, [pc, #152]	@ (8018714 <_printf_i+0x234>)
 801867a:	e7e9      	b.n	8018650 <_printf_i+0x170>
 801867c:	6823      	ldr	r3, [r4, #0]
 801867e:	f023 0320 	bic.w	r3, r3, #32
 8018682:	6023      	str	r3, [r4, #0]
 8018684:	e7f6      	b.n	8018674 <_printf_i+0x194>
 8018686:	4616      	mov	r6, r2
 8018688:	e7bd      	b.n	8018606 <_printf_i+0x126>
 801868a:	6833      	ldr	r3, [r6, #0]
 801868c:	6825      	ldr	r5, [r4, #0]
 801868e:	6961      	ldr	r1, [r4, #20]
 8018690:	1d18      	adds	r0, r3, #4
 8018692:	6030      	str	r0, [r6, #0]
 8018694:	062e      	lsls	r6, r5, #24
 8018696:	681b      	ldr	r3, [r3, #0]
 8018698:	d501      	bpl.n	801869e <_printf_i+0x1be>
 801869a:	6019      	str	r1, [r3, #0]
 801869c:	e002      	b.n	80186a4 <_printf_i+0x1c4>
 801869e:	0668      	lsls	r0, r5, #25
 80186a0:	d5fb      	bpl.n	801869a <_printf_i+0x1ba>
 80186a2:	8019      	strh	r1, [r3, #0]
 80186a4:	2300      	movs	r3, #0
 80186a6:	6123      	str	r3, [r4, #16]
 80186a8:	4616      	mov	r6, r2
 80186aa:	e7bc      	b.n	8018626 <_printf_i+0x146>
 80186ac:	6833      	ldr	r3, [r6, #0]
 80186ae:	1d1a      	adds	r2, r3, #4
 80186b0:	6032      	str	r2, [r6, #0]
 80186b2:	681e      	ldr	r6, [r3, #0]
 80186b4:	6862      	ldr	r2, [r4, #4]
 80186b6:	2100      	movs	r1, #0
 80186b8:	4630      	mov	r0, r6
 80186ba:	f7e7 fda1 	bl	8000200 <memchr>
 80186be:	b108      	cbz	r0, 80186c4 <_printf_i+0x1e4>
 80186c0:	1b80      	subs	r0, r0, r6
 80186c2:	6060      	str	r0, [r4, #4]
 80186c4:	6863      	ldr	r3, [r4, #4]
 80186c6:	6123      	str	r3, [r4, #16]
 80186c8:	2300      	movs	r3, #0
 80186ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80186ce:	e7aa      	b.n	8018626 <_printf_i+0x146>
 80186d0:	6923      	ldr	r3, [r4, #16]
 80186d2:	4632      	mov	r2, r6
 80186d4:	4649      	mov	r1, r9
 80186d6:	4640      	mov	r0, r8
 80186d8:	47d0      	blx	sl
 80186da:	3001      	adds	r0, #1
 80186dc:	d0ad      	beq.n	801863a <_printf_i+0x15a>
 80186de:	6823      	ldr	r3, [r4, #0]
 80186e0:	079b      	lsls	r3, r3, #30
 80186e2:	d413      	bmi.n	801870c <_printf_i+0x22c>
 80186e4:	68e0      	ldr	r0, [r4, #12]
 80186e6:	9b03      	ldr	r3, [sp, #12]
 80186e8:	4298      	cmp	r0, r3
 80186ea:	bfb8      	it	lt
 80186ec:	4618      	movlt	r0, r3
 80186ee:	e7a6      	b.n	801863e <_printf_i+0x15e>
 80186f0:	2301      	movs	r3, #1
 80186f2:	4632      	mov	r2, r6
 80186f4:	4649      	mov	r1, r9
 80186f6:	4640      	mov	r0, r8
 80186f8:	47d0      	blx	sl
 80186fa:	3001      	adds	r0, #1
 80186fc:	d09d      	beq.n	801863a <_printf_i+0x15a>
 80186fe:	3501      	adds	r5, #1
 8018700:	68e3      	ldr	r3, [r4, #12]
 8018702:	9903      	ldr	r1, [sp, #12]
 8018704:	1a5b      	subs	r3, r3, r1
 8018706:	42ab      	cmp	r3, r5
 8018708:	dcf2      	bgt.n	80186f0 <_printf_i+0x210>
 801870a:	e7eb      	b.n	80186e4 <_printf_i+0x204>
 801870c:	2500      	movs	r5, #0
 801870e:	f104 0619 	add.w	r6, r4, #25
 8018712:	e7f5      	b.n	8018700 <_printf_i+0x220>
 8018714:	080196dc 	.word	0x080196dc
 8018718:	080196ed 	.word	0x080196ed

0801871c <_scanf_chars>:
 801871c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018720:	4615      	mov	r5, r2
 8018722:	688a      	ldr	r2, [r1, #8]
 8018724:	4680      	mov	r8, r0
 8018726:	460c      	mov	r4, r1
 8018728:	b932      	cbnz	r2, 8018738 <_scanf_chars+0x1c>
 801872a:	698a      	ldr	r2, [r1, #24]
 801872c:	2a00      	cmp	r2, #0
 801872e:	bf14      	ite	ne
 8018730:	f04f 32ff 	movne.w	r2, #4294967295
 8018734:	2201      	moveq	r2, #1
 8018736:	608a      	str	r2, [r1, #8]
 8018738:	6822      	ldr	r2, [r4, #0]
 801873a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80187cc <_scanf_chars+0xb0>
 801873e:	06d1      	lsls	r1, r2, #27
 8018740:	bf5f      	itttt	pl
 8018742:	681a      	ldrpl	r2, [r3, #0]
 8018744:	1d11      	addpl	r1, r2, #4
 8018746:	6019      	strpl	r1, [r3, #0]
 8018748:	6816      	ldrpl	r6, [r2, #0]
 801874a:	2700      	movs	r7, #0
 801874c:	69a0      	ldr	r0, [r4, #24]
 801874e:	b188      	cbz	r0, 8018774 <_scanf_chars+0x58>
 8018750:	2801      	cmp	r0, #1
 8018752:	d107      	bne.n	8018764 <_scanf_chars+0x48>
 8018754:	682b      	ldr	r3, [r5, #0]
 8018756:	781a      	ldrb	r2, [r3, #0]
 8018758:	6963      	ldr	r3, [r4, #20]
 801875a:	5c9b      	ldrb	r3, [r3, r2]
 801875c:	b953      	cbnz	r3, 8018774 <_scanf_chars+0x58>
 801875e:	2f00      	cmp	r7, #0
 8018760:	d031      	beq.n	80187c6 <_scanf_chars+0xaa>
 8018762:	e022      	b.n	80187aa <_scanf_chars+0x8e>
 8018764:	2802      	cmp	r0, #2
 8018766:	d120      	bne.n	80187aa <_scanf_chars+0x8e>
 8018768:	682b      	ldr	r3, [r5, #0]
 801876a:	781b      	ldrb	r3, [r3, #0]
 801876c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8018770:	071b      	lsls	r3, r3, #28
 8018772:	d41a      	bmi.n	80187aa <_scanf_chars+0x8e>
 8018774:	6823      	ldr	r3, [r4, #0]
 8018776:	06da      	lsls	r2, r3, #27
 8018778:	bf5e      	ittt	pl
 801877a:	682b      	ldrpl	r3, [r5, #0]
 801877c:	781b      	ldrbpl	r3, [r3, #0]
 801877e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8018782:	682a      	ldr	r2, [r5, #0]
 8018784:	686b      	ldr	r3, [r5, #4]
 8018786:	3201      	adds	r2, #1
 8018788:	602a      	str	r2, [r5, #0]
 801878a:	68a2      	ldr	r2, [r4, #8]
 801878c:	3b01      	subs	r3, #1
 801878e:	3a01      	subs	r2, #1
 8018790:	606b      	str	r3, [r5, #4]
 8018792:	3701      	adds	r7, #1
 8018794:	60a2      	str	r2, [r4, #8]
 8018796:	b142      	cbz	r2, 80187aa <_scanf_chars+0x8e>
 8018798:	2b00      	cmp	r3, #0
 801879a:	dcd7      	bgt.n	801874c <_scanf_chars+0x30>
 801879c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80187a0:	4629      	mov	r1, r5
 80187a2:	4640      	mov	r0, r8
 80187a4:	4798      	blx	r3
 80187a6:	2800      	cmp	r0, #0
 80187a8:	d0d0      	beq.n	801874c <_scanf_chars+0x30>
 80187aa:	6823      	ldr	r3, [r4, #0]
 80187ac:	f013 0310 	ands.w	r3, r3, #16
 80187b0:	d105      	bne.n	80187be <_scanf_chars+0xa2>
 80187b2:	68e2      	ldr	r2, [r4, #12]
 80187b4:	3201      	adds	r2, #1
 80187b6:	60e2      	str	r2, [r4, #12]
 80187b8:	69a2      	ldr	r2, [r4, #24]
 80187ba:	b102      	cbz	r2, 80187be <_scanf_chars+0xa2>
 80187bc:	7033      	strb	r3, [r6, #0]
 80187be:	6923      	ldr	r3, [r4, #16]
 80187c0:	443b      	add	r3, r7
 80187c2:	6123      	str	r3, [r4, #16]
 80187c4:	2000      	movs	r0, #0
 80187c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80187ca:	bf00      	nop
 80187cc:	080195cb 	.word	0x080195cb

080187d0 <_scanf_i>:
 80187d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187d4:	4698      	mov	r8, r3
 80187d6:	4b74      	ldr	r3, [pc, #464]	@ (80189a8 <_scanf_i+0x1d8>)
 80187d8:	460c      	mov	r4, r1
 80187da:	4682      	mov	sl, r0
 80187dc:	4616      	mov	r6, r2
 80187de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80187e2:	b087      	sub	sp, #28
 80187e4:	ab03      	add	r3, sp, #12
 80187e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80187ea:	4b70      	ldr	r3, [pc, #448]	@ (80189ac <_scanf_i+0x1dc>)
 80187ec:	69a1      	ldr	r1, [r4, #24]
 80187ee:	4a70      	ldr	r2, [pc, #448]	@ (80189b0 <_scanf_i+0x1e0>)
 80187f0:	2903      	cmp	r1, #3
 80187f2:	bf08      	it	eq
 80187f4:	461a      	moveq	r2, r3
 80187f6:	68a3      	ldr	r3, [r4, #8]
 80187f8:	9201      	str	r2, [sp, #4]
 80187fa:	1e5a      	subs	r2, r3, #1
 80187fc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8018800:	bf88      	it	hi
 8018802:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8018806:	4627      	mov	r7, r4
 8018808:	bf82      	ittt	hi
 801880a:	eb03 0905 	addhi.w	r9, r3, r5
 801880e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8018812:	60a3      	strhi	r3, [r4, #8]
 8018814:	f857 3b1c 	ldr.w	r3, [r7], #28
 8018818:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801881c:	bf98      	it	ls
 801881e:	f04f 0900 	movls.w	r9, #0
 8018822:	6023      	str	r3, [r4, #0]
 8018824:	463d      	mov	r5, r7
 8018826:	f04f 0b00 	mov.w	fp, #0
 801882a:	6831      	ldr	r1, [r6, #0]
 801882c:	ab03      	add	r3, sp, #12
 801882e:	7809      	ldrb	r1, [r1, #0]
 8018830:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8018834:	2202      	movs	r2, #2
 8018836:	f7e7 fce3 	bl	8000200 <memchr>
 801883a:	b328      	cbz	r0, 8018888 <_scanf_i+0xb8>
 801883c:	f1bb 0f01 	cmp.w	fp, #1
 8018840:	d159      	bne.n	80188f6 <_scanf_i+0x126>
 8018842:	6862      	ldr	r2, [r4, #4]
 8018844:	b92a      	cbnz	r2, 8018852 <_scanf_i+0x82>
 8018846:	6822      	ldr	r2, [r4, #0]
 8018848:	2108      	movs	r1, #8
 801884a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801884e:	6061      	str	r1, [r4, #4]
 8018850:	6022      	str	r2, [r4, #0]
 8018852:	6822      	ldr	r2, [r4, #0]
 8018854:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8018858:	6022      	str	r2, [r4, #0]
 801885a:	68a2      	ldr	r2, [r4, #8]
 801885c:	1e51      	subs	r1, r2, #1
 801885e:	60a1      	str	r1, [r4, #8]
 8018860:	b192      	cbz	r2, 8018888 <_scanf_i+0xb8>
 8018862:	6832      	ldr	r2, [r6, #0]
 8018864:	1c51      	adds	r1, r2, #1
 8018866:	6031      	str	r1, [r6, #0]
 8018868:	7812      	ldrb	r2, [r2, #0]
 801886a:	f805 2b01 	strb.w	r2, [r5], #1
 801886e:	6872      	ldr	r2, [r6, #4]
 8018870:	3a01      	subs	r2, #1
 8018872:	2a00      	cmp	r2, #0
 8018874:	6072      	str	r2, [r6, #4]
 8018876:	dc07      	bgt.n	8018888 <_scanf_i+0xb8>
 8018878:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801887c:	4631      	mov	r1, r6
 801887e:	4650      	mov	r0, sl
 8018880:	4790      	blx	r2
 8018882:	2800      	cmp	r0, #0
 8018884:	f040 8085 	bne.w	8018992 <_scanf_i+0x1c2>
 8018888:	f10b 0b01 	add.w	fp, fp, #1
 801888c:	f1bb 0f03 	cmp.w	fp, #3
 8018890:	d1cb      	bne.n	801882a <_scanf_i+0x5a>
 8018892:	6863      	ldr	r3, [r4, #4]
 8018894:	b90b      	cbnz	r3, 801889a <_scanf_i+0xca>
 8018896:	230a      	movs	r3, #10
 8018898:	6063      	str	r3, [r4, #4]
 801889a:	6863      	ldr	r3, [r4, #4]
 801889c:	4945      	ldr	r1, [pc, #276]	@ (80189b4 <_scanf_i+0x1e4>)
 801889e:	6960      	ldr	r0, [r4, #20]
 80188a0:	1ac9      	subs	r1, r1, r3
 80188a2:	f000 f889 	bl	80189b8 <__sccl>
 80188a6:	f04f 0b00 	mov.w	fp, #0
 80188aa:	68a3      	ldr	r3, [r4, #8]
 80188ac:	6822      	ldr	r2, [r4, #0]
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	d03d      	beq.n	801892e <_scanf_i+0x15e>
 80188b2:	6831      	ldr	r1, [r6, #0]
 80188b4:	6960      	ldr	r0, [r4, #20]
 80188b6:	f891 c000 	ldrb.w	ip, [r1]
 80188ba:	f810 000c 	ldrb.w	r0, [r0, ip]
 80188be:	2800      	cmp	r0, #0
 80188c0:	d035      	beq.n	801892e <_scanf_i+0x15e>
 80188c2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80188c6:	d124      	bne.n	8018912 <_scanf_i+0x142>
 80188c8:	0510      	lsls	r0, r2, #20
 80188ca:	d522      	bpl.n	8018912 <_scanf_i+0x142>
 80188cc:	f10b 0b01 	add.w	fp, fp, #1
 80188d0:	f1b9 0f00 	cmp.w	r9, #0
 80188d4:	d003      	beq.n	80188de <_scanf_i+0x10e>
 80188d6:	3301      	adds	r3, #1
 80188d8:	f109 39ff 	add.w	r9, r9, #4294967295
 80188dc:	60a3      	str	r3, [r4, #8]
 80188de:	6873      	ldr	r3, [r6, #4]
 80188e0:	3b01      	subs	r3, #1
 80188e2:	2b00      	cmp	r3, #0
 80188e4:	6073      	str	r3, [r6, #4]
 80188e6:	dd1b      	ble.n	8018920 <_scanf_i+0x150>
 80188e8:	6833      	ldr	r3, [r6, #0]
 80188ea:	3301      	adds	r3, #1
 80188ec:	6033      	str	r3, [r6, #0]
 80188ee:	68a3      	ldr	r3, [r4, #8]
 80188f0:	3b01      	subs	r3, #1
 80188f2:	60a3      	str	r3, [r4, #8]
 80188f4:	e7d9      	b.n	80188aa <_scanf_i+0xda>
 80188f6:	f1bb 0f02 	cmp.w	fp, #2
 80188fa:	d1ae      	bne.n	801885a <_scanf_i+0x8a>
 80188fc:	6822      	ldr	r2, [r4, #0]
 80188fe:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8018902:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8018906:	d1c4      	bne.n	8018892 <_scanf_i+0xc2>
 8018908:	2110      	movs	r1, #16
 801890a:	6061      	str	r1, [r4, #4]
 801890c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8018910:	e7a2      	b.n	8018858 <_scanf_i+0x88>
 8018912:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8018916:	6022      	str	r2, [r4, #0]
 8018918:	780b      	ldrb	r3, [r1, #0]
 801891a:	f805 3b01 	strb.w	r3, [r5], #1
 801891e:	e7de      	b.n	80188de <_scanf_i+0x10e>
 8018920:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018924:	4631      	mov	r1, r6
 8018926:	4650      	mov	r0, sl
 8018928:	4798      	blx	r3
 801892a:	2800      	cmp	r0, #0
 801892c:	d0df      	beq.n	80188ee <_scanf_i+0x11e>
 801892e:	6823      	ldr	r3, [r4, #0]
 8018930:	05d9      	lsls	r1, r3, #23
 8018932:	d50d      	bpl.n	8018950 <_scanf_i+0x180>
 8018934:	42bd      	cmp	r5, r7
 8018936:	d909      	bls.n	801894c <_scanf_i+0x17c>
 8018938:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801893c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018940:	4632      	mov	r2, r6
 8018942:	4650      	mov	r0, sl
 8018944:	4798      	blx	r3
 8018946:	f105 39ff 	add.w	r9, r5, #4294967295
 801894a:	464d      	mov	r5, r9
 801894c:	42bd      	cmp	r5, r7
 801894e:	d028      	beq.n	80189a2 <_scanf_i+0x1d2>
 8018950:	6822      	ldr	r2, [r4, #0]
 8018952:	f012 0210 	ands.w	r2, r2, #16
 8018956:	d113      	bne.n	8018980 <_scanf_i+0x1b0>
 8018958:	702a      	strb	r2, [r5, #0]
 801895a:	6863      	ldr	r3, [r4, #4]
 801895c:	9e01      	ldr	r6, [sp, #4]
 801895e:	4639      	mov	r1, r7
 8018960:	4650      	mov	r0, sl
 8018962:	47b0      	blx	r6
 8018964:	f8d8 3000 	ldr.w	r3, [r8]
 8018968:	6821      	ldr	r1, [r4, #0]
 801896a:	1d1a      	adds	r2, r3, #4
 801896c:	f8c8 2000 	str.w	r2, [r8]
 8018970:	f011 0f20 	tst.w	r1, #32
 8018974:	681b      	ldr	r3, [r3, #0]
 8018976:	d00f      	beq.n	8018998 <_scanf_i+0x1c8>
 8018978:	6018      	str	r0, [r3, #0]
 801897a:	68e3      	ldr	r3, [r4, #12]
 801897c:	3301      	adds	r3, #1
 801897e:	60e3      	str	r3, [r4, #12]
 8018980:	6923      	ldr	r3, [r4, #16]
 8018982:	1bed      	subs	r5, r5, r7
 8018984:	445d      	add	r5, fp
 8018986:	442b      	add	r3, r5
 8018988:	6123      	str	r3, [r4, #16]
 801898a:	2000      	movs	r0, #0
 801898c:	b007      	add	sp, #28
 801898e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018992:	f04f 0b00 	mov.w	fp, #0
 8018996:	e7ca      	b.n	801892e <_scanf_i+0x15e>
 8018998:	07ca      	lsls	r2, r1, #31
 801899a:	bf4c      	ite	mi
 801899c:	8018      	strhmi	r0, [r3, #0]
 801899e:	6018      	strpl	r0, [r3, #0]
 80189a0:	e7eb      	b.n	801897a <_scanf_i+0x1aa>
 80189a2:	2001      	movs	r0, #1
 80189a4:	e7f2      	b.n	801898c <_scanf_i+0x1bc>
 80189a6:	bf00      	nop
 80189a8:	08019218 	.word	0x08019218
 80189ac:	080179c9 	.word	0x080179c9
 80189b0:	08018c2d 	.word	0x08018c2d
 80189b4:	0801970e 	.word	0x0801970e

080189b8 <__sccl>:
 80189b8:	b570      	push	{r4, r5, r6, lr}
 80189ba:	780b      	ldrb	r3, [r1, #0]
 80189bc:	4604      	mov	r4, r0
 80189be:	2b5e      	cmp	r3, #94	@ 0x5e
 80189c0:	bf0b      	itete	eq
 80189c2:	784b      	ldrbeq	r3, [r1, #1]
 80189c4:	1c4a      	addne	r2, r1, #1
 80189c6:	1c8a      	addeq	r2, r1, #2
 80189c8:	2100      	movne	r1, #0
 80189ca:	bf08      	it	eq
 80189cc:	2101      	moveq	r1, #1
 80189ce:	3801      	subs	r0, #1
 80189d0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80189d4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80189d8:	42a8      	cmp	r0, r5
 80189da:	d1fb      	bne.n	80189d4 <__sccl+0x1c>
 80189dc:	b90b      	cbnz	r3, 80189e2 <__sccl+0x2a>
 80189de:	1e50      	subs	r0, r2, #1
 80189e0:	bd70      	pop	{r4, r5, r6, pc}
 80189e2:	f081 0101 	eor.w	r1, r1, #1
 80189e6:	54e1      	strb	r1, [r4, r3]
 80189e8:	4610      	mov	r0, r2
 80189ea:	4602      	mov	r2, r0
 80189ec:	f812 5b01 	ldrb.w	r5, [r2], #1
 80189f0:	2d2d      	cmp	r5, #45	@ 0x2d
 80189f2:	d005      	beq.n	8018a00 <__sccl+0x48>
 80189f4:	2d5d      	cmp	r5, #93	@ 0x5d
 80189f6:	d016      	beq.n	8018a26 <__sccl+0x6e>
 80189f8:	2d00      	cmp	r5, #0
 80189fa:	d0f1      	beq.n	80189e0 <__sccl+0x28>
 80189fc:	462b      	mov	r3, r5
 80189fe:	e7f2      	b.n	80189e6 <__sccl+0x2e>
 8018a00:	7846      	ldrb	r6, [r0, #1]
 8018a02:	2e5d      	cmp	r6, #93	@ 0x5d
 8018a04:	d0fa      	beq.n	80189fc <__sccl+0x44>
 8018a06:	42b3      	cmp	r3, r6
 8018a08:	dcf8      	bgt.n	80189fc <__sccl+0x44>
 8018a0a:	3002      	adds	r0, #2
 8018a0c:	461a      	mov	r2, r3
 8018a0e:	3201      	adds	r2, #1
 8018a10:	4296      	cmp	r6, r2
 8018a12:	54a1      	strb	r1, [r4, r2]
 8018a14:	dcfb      	bgt.n	8018a0e <__sccl+0x56>
 8018a16:	1af2      	subs	r2, r6, r3
 8018a18:	3a01      	subs	r2, #1
 8018a1a:	1c5d      	adds	r5, r3, #1
 8018a1c:	42b3      	cmp	r3, r6
 8018a1e:	bfa8      	it	ge
 8018a20:	2200      	movge	r2, #0
 8018a22:	18ab      	adds	r3, r5, r2
 8018a24:	e7e1      	b.n	80189ea <__sccl+0x32>
 8018a26:	4610      	mov	r0, r2
 8018a28:	e7da      	b.n	80189e0 <__sccl+0x28>

08018a2a <__submore>:
 8018a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a2e:	460c      	mov	r4, r1
 8018a30:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8018a32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018a36:	4299      	cmp	r1, r3
 8018a38:	d11d      	bne.n	8018a76 <__submore+0x4c>
 8018a3a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018a3e:	f7ff f92d 	bl	8017c9c <_malloc_r>
 8018a42:	b918      	cbnz	r0, 8018a4c <__submore+0x22>
 8018a44:	f04f 30ff 	mov.w	r0, #4294967295
 8018a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018a4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018a50:	63a3      	str	r3, [r4, #56]	@ 0x38
 8018a52:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8018a56:	6360      	str	r0, [r4, #52]	@ 0x34
 8018a58:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8018a5c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8018a60:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8018a64:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8018a68:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8018a6c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8018a70:	6020      	str	r0, [r4, #0]
 8018a72:	2000      	movs	r0, #0
 8018a74:	e7e8      	b.n	8018a48 <__submore+0x1e>
 8018a76:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8018a78:	0077      	lsls	r7, r6, #1
 8018a7a:	463a      	mov	r2, r7
 8018a7c:	f000 f83a 	bl	8018af4 <_realloc_r>
 8018a80:	4605      	mov	r5, r0
 8018a82:	2800      	cmp	r0, #0
 8018a84:	d0de      	beq.n	8018a44 <__submore+0x1a>
 8018a86:	eb00 0806 	add.w	r8, r0, r6
 8018a8a:	4601      	mov	r1, r0
 8018a8c:	4632      	mov	r2, r6
 8018a8e:	4640      	mov	r0, r8
 8018a90:	f7ff f88a 	bl	8017ba8 <memcpy>
 8018a94:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8018a98:	f8c4 8000 	str.w	r8, [r4]
 8018a9c:	e7e9      	b.n	8018a72 <__submore+0x48>

08018a9e <memmove>:
 8018a9e:	4288      	cmp	r0, r1
 8018aa0:	b510      	push	{r4, lr}
 8018aa2:	eb01 0402 	add.w	r4, r1, r2
 8018aa6:	d902      	bls.n	8018aae <memmove+0x10>
 8018aa8:	4284      	cmp	r4, r0
 8018aaa:	4623      	mov	r3, r4
 8018aac:	d807      	bhi.n	8018abe <memmove+0x20>
 8018aae:	1e43      	subs	r3, r0, #1
 8018ab0:	42a1      	cmp	r1, r4
 8018ab2:	d008      	beq.n	8018ac6 <memmove+0x28>
 8018ab4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018ab8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018abc:	e7f8      	b.n	8018ab0 <memmove+0x12>
 8018abe:	4402      	add	r2, r0
 8018ac0:	4601      	mov	r1, r0
 8018ac2:	428a      	cmp	r2, r1
 8018ac4:	d100      	bne.n	8018ac8 <memmove+0x2a>
 8018ac6:	bd10      	pop	{r4, pc}
 8018ac8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018acc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018ad0:	e7f7      	b.n	8018ac2 <memmove+0x24>
	...

08018ad4 <_sbrk_r>:
 8018ad4:	b538      	push	{r3, r4, r5, lr}
 8018ad6:	4d06      	ldr	r5, [pc, #24]	@ (8018af0 <_sbrk_r+0x1c>)
 8018ad8:	2300      	movs	r3, #0
 8018ada:	4604      	mov	r4, r0
 8018adc:	4608      	mov	r0, r1
 8018ade:	602b      	str	r3, [r5, #0]
 8018ae0:	f7f0 f942 	bl	8008d68 <_sbrk>
 8018ae4:	1c43      	adds	r3, r0, #1
 8018ae6:	d102      	bne.n	8018aee <_sbrk_r+0x1a>
 8018ae8:	682b      	ldr	r3, [r5, #0]
 8018aea:	b103      	cbz	r3, 8018aee <_sbrk_r+0x1a>
 8018aec:	6023      	str	r3, [r4, #0]
 8018aee:	bd38      	pop	{r3, r4, r5, pc}
 8018af0:	20005db8 	.word	0x20005db8

08018af4 <_realloc_r>:
 8018af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018af8:	4607      	mov	r7, r0
 8018afa:	4614      	mov	r4, r2
 8018afc:	460d      	mov	r5, r1
 8018afe:	b921      	cbnz	r1, 8018b0a <_realloc_r+0x16>
 8018b00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018b04:	4611      	mov	r1, r2
 8018b06:	f7ff b8c9 	b.w	8017c9c <_malloc_r>
 8018b0a:	b92a      	cbnz	r2, 8018b18 <_realloc_r+0x24>
 8018b0c:	f7ff f85a 	bl	8017bc4 <_free_r>
 8018b10:	4625      	mov	r5, r4
 8018b12:	4628      	mov	r0, r5
 8018b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b18:	f000 f88a 	bl	8018c30 <_malloc_usable_size_r>
 8018b1c:	4284      	cmp	r4, r0
 8018b1e:	4606      	mov	r6, r0
 8018b20:	d802      	bhi.n	8018b28 <_realloc_r+0x34>
 8018b22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018b26:	d8f4      	bhi.n	8018b12 <_realloc_r+0x1e>
 8018b28:	4621      	mov	r1, r4
 8018b2a:	4638      	mov	r0, r7
 8018b2c:	f7ff f8b6 	bl	8017c9c <_malloc_r>
 8018b30:	4680      	mov	r8, r0
 8018b32:	b908      	cbnz	r0, 8018b38 <_realloc_r+0x44>
 8018b34:	4645      	mov	r5, r8
 8018b36:	e7ec      	b.n	8018b12 <_realloc_r+0x1e>
 8018b38:	42b4      	cmp	r4, r6
 8018b3a:	4622      	mov	r2, r4
 8018b3c:	4629      	mov	r1, r5
 8018b3e:	bf28      	it	cs
 8018b40:	4632      	movcs	r2, r6
 8018b42:	f7ff f831 	bl	8017ba8 <memcpy>
 8018b46:	4629      	mov	r1, r5
 8018b48:	4638      	mov	r0, r7
 8018b4a:	f7ff f83b 	bl	8017bc4 <_free_r>
 8018b4e:	e7f1      	b.n	8018b34 <_realloc_r+0x40>

08018b50 <_strtoul_l.isra.0>:
 8018b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018b54:	4e34      	ldr	r6, [pc, #208]	@ (8018c28 <_strtoul_l.isra.0+0xd8>)
 8018b56:	4686      	mov	lr, r0
 8018b58:	460d      	mov	r5, r1
 8018b5a:	4628      	mov	r0, r5
 8018b5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018b60:	5d37      	ldrb	r7, [r6, r4]
 8018b62:	f017 0708 	ands.w	r7, r7, #8
 8018b66:	d1f8      	bne.n	8018b5a <_strtoul_l.isra.0+0xa>
 8018b68:	2c2d      	cmp	r4, #45	@ 0x2d
 8018b6a:	d110      	bne.n	8018b8e <_strtoul_l.isra.0+0x3e>
 8018b6c:	782c      	ldrb	r4, [r5, #0]
 8018b6e:	2701      	movs	r7, #1
 8018b70:	1c85      	adds	r5, r0, #2
 8018b72:	f033 0010 	bics.w	r0, r3, #16
 8018b76:	d115      	bne.n	8018ba4 <_strtoul_l.isra.0+0x54>
 8018b78:	2c30      	cmp	r4, #48	@ 0x30
 8018b7a:	d10d      	bne.n	8018b98 <_strtoul_l.isra.0+0x48>
 8018b7c:	7828      	ldrb	r0, [r5, #0]
 8018b7e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8018b82:	2858      	cmp	r0, #88	@ 0x58
 8018b84:	d108      	bne.n	8018b98 <_strtoul_l.isra.0+0x48>
 8018b86:	786c      	ldrb	r4, [r5, #1]
 8018b88:	3502      	adds	r5, #2
 8018b8a:	2310      	movs	r3, #16
 8018b8c:	e00a      	b.n	8018ba4 <_strtoul_l.isra.0+0x54>
 8018b8e:	2c2b      	cmp	r4, #43	@ 0x2b
 8018b90:	bf04      	itt	eq
 8018b92:	782c      	ldrbeq	r4, [r5, #0]
 8018b94:	1c85      	addeq	r5, r0, #2
 8018b96:	e7ec      	b.n	8018b72 <_strtoul_l.isra.0+0x22>
 8018b98:	2b00      	cmp	r3, #0
 8018b9a:	d1f6      	bne.n	8018b8a <_strtoul_l.isra.0+0x3a>
 8018b9c:	2c30      	cmp	r4, #48	@ 0x30
 8018b9e:	bf14      	ite	ne
 8018ba0:	230a      	movne	r3, #10
 8018ba2:	2308      	moveq	r3, #8
 8018ba4:	f04f 38ff 	mov.w	r8, #4294967295
 8018ba8:	2600      	movs	r6, #0
 8018baa:	fbb8 f8f3 	udiv	r8, r8, r3
 8018bae:	fb03 f908 	mul.w	r9, r3, r8
 8018bb2:	ea6f 0909 	mvn.w	r9, r9
 8018bb6:	4630      	mov	r0, r6
 8018bb8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8018bbc:	f1bc 0f09 	cmp.w	ip, #9
 8018bc0:	d810      	bhi.n	8018be4 <_strtoul_l.isra.0+0x94>
 8018bc2:	4664      	mov	r4, ip
 8018bc4:	42a3      	cmp	r3, r4
 8018bc6:	dd1e      	ble.n	8018c06 <_strtoul_l.isra.0+0xb6>
 8018bc8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8018bcc:	d007      	beq.n	8018bde <_strtoul_l.isra.0+0x8e>
 8018bce:	4580      	cmp	r8, r0
 8018bd0:	d316      	bcc.n	8018c00 <_strtoul_l.isra.0+0xb0>
 8018bd2:	d101      	bne.n	8018bd8 <_strtoul_l.isra.0+0x88>
 8018bd4:	45a1      	cmp	r9, r4
 8018bd6:	db13      	blt.n	8018c00 <_strtoul_l.isra.0+0xb0>
 8018bd8:	fb00 4003 	mla	r0, r0, r3, r4
 8018bdc:	2601      	movs	r6, #1
 8018bde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018be2:	e7e9      	b.n	8018bb8 <_strtoul_l.isra.0+0x68>
 8018be4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8018be8:	f1bc 0f19 	cmp.w	ip, #25
 8018bec:	d801      	bhi.n	8018bf2 <_strtoul_l.isra.0+0xa2>
 8018bee:	3c37      	subs	r4, #55	@ 0x37
 8018bf0:	e7e8      	b.n	8018bc4 <_strtoul_l.isra.0+0x74>
 8018bf2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8018bf6:	f1bc 0f19 	cmp.w	ip, #25
 8018bfa:	d804      	bhi.n	8018c06 <_strtoul_l.isra.0+0xb6>
 8018bfc:	3c57      	subs	r4, #87	@ 0x57
 8018bfe:	e7e1      	b.n	8018bc4 <_strtoul_l.isra.0+0x74>
 8018c00:	f04f 36ff 	mov.w	r6, #4294967295
 8018c04:	e7eb      	b.n	8018bde <_strtoul_l.isra.0+0x8e>
 8018c06:	1c73      	adds	r3, r6, #1
 8018c08:	d106      	bne.n	8018c18 <_strtoul_l.isra.0+0xc8>
 8018c0a:	2322      	movs	r3, #34	@ 0x22
 8018c0c:	f8ce 3000 	str.w	r3, [lr]
 8018c10:	4630      	mov	r0, r6
 8018c12:	b932      	cbnz	r2, 8018c22 <_strtoul_l.isra.0+0xd2>
 8018c14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018c18:	b107      	cbz	r7, 8018c1c <_strtoul_l.isra.0+0xcc>
 8018c1a:	4240      	negs	r0, r0
 8018c1c:	2a00      	cmp	r2, #0
 8018c1e:	d0f9      	beq.n	8018c14 <_strtoul_l.isra.0+0xc4>
 8018c20:	b106      	cbz	r6, 8018c24 <_strtoul_l.isra.0+0xd4>
 8018c22:	1e69      	subs	r1, r5, #1
 8018c24:	6011      	str	r1, [r2, #0]
 8018c26:	e7f5      	b.n	8018c14 <_strtoul_l.isra.0+0xc4>
 8018c28:	080195cb 	.word	0x080195cb

08018c2c <_strtoul_r>:
 8018c2c:	f7ff bf90 	b.w	8018b50 <_strtoul_l.isra.0>

08018c30 <_malloc_usable_size_r>:
 8018c30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018c34:	1f18      	subs	r0, r3, #4
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	bfbc      	itt	lt
 8018c3a:	580b      	ldrlt	r3, [r1, r0]
 8018c3c:	18c0      	addlt	r0, r0, r3
 8018c3e:	4770      	bx	lr

08018c40 <_init>:
 8018c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c42:	bf00      	nop
 8018c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c46:	bc08      	pop	{r3}
 8018c48:	469e      	mov	lr, r3
 8018c4a:	4770      	bx	lr

08018c4c <_fini>:
 8018c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c4e:	bf00      	nop
 8018c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c52:	bc08      	pop	{r3}
 8018c54:	469e      	mov	lr, r3
 8018c56:	4770      	bx	lr
