

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Mon Oct  7 15:43:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   359125|   359125|  1.196 ms|  1.196 ms|  359125|  359125|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop14_loop15_loop16  |   359123|   359123|        25|          1|          1|  359100|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      589|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5593|    -|
|Memory               |        0|     -|        0|        0|   10|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|     4467|      768|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   101|    13687|     7040|   10|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        1|        1|    3|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_7ns_6ns_11_1_1_U42              |mul_7ns_6ns_11_1_1              |        0|   0|    0|   33|    0|
    |mul_8ns_6ns_12_1_1_U41              |mul_8ns_6ns_12_1_1              |        0|   0|    0|   40|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 100| 9220| 5593|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_7ns_7ns_15_4_1_U43  |mac_muladd_8ns_7ns_7ns_15_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v45_U    |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_1_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_2_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_3_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_4_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_5_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_6_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_7_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_8_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |v45_9_U  |node3_v45_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                         |        0|  0|   0|   10| 34200|  320|    10|      1094400|
    +---------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln130_1_fu_925_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln130_fu_934_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln131_1_fu_958_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln131_fu_1022_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln132_fu_1055_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln139_fu_1108_p2                |         +|   0|  0|  18|          11|          11|
    |add_ln143_fu_1114_p2                |         +|   0|  0|  19|          12|          12|
    |and_ln130_fu_1016_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage0_iter24  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp34_fu_1092_p2                    |      icmp|   0|  0|  14|           7|           1|
    |cmp60_1_fu_1097_p2                  |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln130_fu_919_p2                |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln131_fu_940_p2                |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln132_fu_1010_p2               |      icmp|   0|  0|  12|           5|           5|
    |or_ln130_fu_1000_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln131_1_fu_1034_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln131_fu_1028_p2                 |        or|   0|  0|   2|           1|           1|
    |add50_11645485562738499_fu_1307_p3  |    select|   0|  0|  32|           1|          32|
    |add50_2505364718697_fu_1312_p3      |    select|   0|  0|  32|           1|          32|
    |add50_357607582101_fu_1302_p3       |    select|   0|  0|  32|           1|          32|
    |add50_466698895_fu_1317_p3          |    select|   0|  0|  32|           1|          32|
    |add50_57780103_fu_1297_p3           |    select|   0|  0|  32|           1|          32|
    |add50_69093_fu_1322_p3              |    select|   0|  0|  32|           1|          32|
    |add50_7105_fu_1292_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln130_1_fu_946_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln130_fu_993_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln131_1_fu_1047_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln131_2_fu_964_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln131_fu_1039_p3             |    select|   0|  0|   5|           1|           1|
    |v54_8_fu_1278_p3                    |    select|   0|  0|  32|           1|           1|
    |v54_9_fu_1285_p3                    |    select|   0|  0|  32|           1|           1|
    |v54_fu_1271_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln130_fu_1005_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 589|         150|         328|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten18_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v46_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v47_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v48_load               |   9|          2|    5|         10|
    |indvar_flatten18_fu_150                 |   9|          2|   19|         38|
    |indvar_flatten_fu_142                   |   9|          2|   12|         24|
    |v46_fu_146                              |   9|          2|    8|         16|
    |v47_fu_138                              |   9|          2|    7|         14|
    |v48_fu_134                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  102|        204|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add50_11645485562738499_reg_2092                   |  32|   0|   32|          0|
    |add50_2505364718697_reg_2097                       |  32|   0|   32|          0|
    |add50_357607582101_reg_2087                        |  32|   0|   32|          0|
    |add50_466698895_reg_2102                           |  32|   0|   32|          0|
    |add50_57780103_reg_2082                            |  32|   0|   32|          0|
    |add50_69093_reg_2107                               |  32|   0|   32|          0|
    |add50_7105_reg_2077                                |  32|   0|   32|          0|
    |add_ln139_reg_1486                                 |  11|   0|   11|          0|
    |add_ln143_reg_1491                                 |  12|   0|   12|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                         |   1|   0|    1|          0|
    |cmp34_reg_1468                                     |   1|   0|    1|          0|
    |cmp60_1_reg_1482                                   |   1|   0|    1|          0|
    |icmp_ln130_reg_1423                                |   1|   0|    1|          0|
    |icmp_ln131_reg_1427                                |   1|   0|    1|          0|
    |indvar_flatten18_fu_150                            |  19|   0|   19|          0|
    |indvar_flatten_fu_142                              |  12|   0|   12|          0|
    |or_ln131_reg_1445                                  |   1|   0|    1|          0|
    |pf_all_done                                        |   1|   0|    1|          0|
    |select_ln130_1_reg_1435                            |   8|   0|    8|          0|
    |select_ln130_1_reg_1435_pp0_iter1_reg              |   8|   0|    8|          0|
    |select_ln131_1_reg_1455                            |   7|   0|    7|          0|
    |select_ln131_reg_1449                              |   5|   0|    5|          0|
    |tmp1_reg_2067                                      |  32|   0|   32|          0|
    |tmp2_reg_2072                                      |  32|   0|   32|          0|
    |tmp_reg_2062                                       |  32|   0|   32|          0|
    |v45_1_addr_reg_1746                                |  12|   0|   12|          0|
    |v45_2_addr_reg_1752                                |  12|   0|   12|          0|
    |v45_3_addr_reg_1758                                |  12|   0|   12|          0|
    |v45_4_addr_reg_1764                                |  12|   0|   12|          0|
    |v45_5_addr_reg_1770                                |  12|   0|   12|          0|
    |v45_6_addr_reg_1776                                |  12|   0|   12|          0|
    |v45_7_addr_reg_1782                                |  12|   0|   12|          0|
    |v45_8_addr_reg_1788                                |  12|   0|   12|          0|
    |v45_9_addr_reg_1794                                |  12|   0|   12|          0|
    |v45_addr_reg_1740                                  |  12|   0|   12|          0|
    |v46_fu_146                                         |   8|   0|    8|          0|
    |v47_fu_138                                         |   7|   0|    7|          0|
    |v48_fu_134                                         |   5|   0|    5|          0|
    |v52_1_reg_1661                                     |  32|   0|   32|          0|
    |v54_17_reg_1857                                    |  32|   0|   32|          0|
    |v54_18_reg_1862                                    |  32|   0|   32|          0|
    |v54_19_reg_1867                                    |  32|   0|   32|          0|
    |v54_1_reg_1852                                     |  32|   0|   32|          0|
    |v54_20_reg_1872                                    |  32|   0|   32|          0|
    |v54_21_reg_1877                                    |  32|   0|   32|          0|
    |v54_22_reg_1882                                    |  32|   0|   32|          0|
    |v54_8_reg_2052                                     |  32|   0|   32|          0|
    |v54_9_reg_2057                                     |  32|   0|   32|          0|
    |v54_reg_2047                                       |  32|   0|   32|          0|
    |v55_10_reg_1892                                    |  32|   0|   32|          0|
    |v55_11_reg_2117                                    |  32|   0|   32|          0|
    |v55_12_reg_2122                                    |  32|   0|   32|          0|
    |v55_13_reg_2127                                    |  32|   0|   32|          0|
    |v55_14_reg_2132                                    |  32|   0|   32|          0|
    |v55_15_reg_2137                                    |  32|   0|   32|          0|
    |v55_16_reg_2142                                    |  32|   0|   32|          0|
    |v55_17_reg_1897                                    |  32|   0|   32|          0|
    |v55_18_reg_1902                                    |  32|   0|   32|          0|
    |v55_19_reg_2112                                    |  32|   0|   32|          0|
    |v55_1_reg_1805                                     |  32|   0|   32|          0|
    |v55_2_reg_1811                                     |  32|   0|   32|          0|
    |v55_3_reg_1817                                     |  32|   0|   32|          0|
    |v55_4_reg_1823                                     |  32|   0|   32|          0|
    |v55_5_reg_1829                                     |  32|   0|   32|          0|
    |v55_6_reg_1835                                     |  32|   0|   32|          0|
    |v55_7_reg_1841                                     |  32|   0|   32|          0|
    |v55_8_reg_1847                                     |  32|   0|   32|          0|
    |v55_9_reg_1887                                     |  32|   0|   32|          0|
    |v55_reg_1800                                       |  32|   0|   32|          0|
    |v56_10_reg_2027                                    |  32|   0|   32|          0|
    |v56_11_reg_2032                                    |  32|   0|   32|          0|
    |v56_12_reg_2037                                    |  32|   0|   32|          0|
    |v56_13_reg_2042                                    |  32|   0|   32|          0|
    |v56_14_reg_2147                                    |  32|   0|   32|          0|
    |v56_14_reg_2147_pp0_iter23_reg                     |  32|   0|   32|          0|
    |v56_15_reg_2165                                    |  32|   0|   32|          0|
    |v56_16_reg_2171                                    |  32|   0|   32|          0|
    |v56_17_reg_2177                                    |  32|   0|   32|          0|
    |v56_18_reg_2183                                    |  32|   0|   32|          0|
    |v56_19_reg_2189                                    |  32|   0|   32|          0|
    |v56_20_reg_2195                                    |  32|   0|   32|          0|
    |v56_21_reg_2201                                    |  32|   0|   32|          0|
    |v56_22_reg_2153                                    |  32|   0|   32|          0|
    |v56_22_reg_2153_pp0_iter23_reg                     |  32|   0|   32|          0|
    |v56_23_reg_2159                                    |  32|   0|   32|          0|
    |v56_23_reg_2159_pp0_iter23_reg                     |  32|   0|   32|          0|
    |v56_8_reg_2017                                     |  32|   0|   32|          0|
    |v56_9_reg_2022                                     |  32|   0|   32|          0|
    |v56_reg_2012                                       |  32|   0|   32|          0|
    |v58_0_load3_fu_158                                 |  32|   0|   32|          0|
    |v58_1_load1_fu_154                                 |  32|   0|   32|          0|
    |v59_0_0_load_reg_1582                              |  32|   0|   32|          0|
    |v59_0_1_load_reg_1587                              |  32|   0|   32|          0|
    |v59_0_2_load_reg_1592                              |  32|   0|   32|          0|
    |v59_0_3_load_reg_1597                              |  32|   0|   32|          0|
    |v59_0_4_load_reg_1602                              |  32|   0|   32|          0|
    |v59_0_5_load_reg_1607                              |  32|   0|   32|          0|
    |v59_0_6_load_reg_1612                              |  32|   0|   32|          0|
    |v59_0_7_load_reg_1617                              |  32|   0|   32|          0|
    |v59_0_8_load_reg_1622                              |  32|   0|   32|          0|
    |v59_0_9_load_reg_1627                              |  32|   0|   32|          0|
    |v59_1_0_load_reg_1632                              |  32|   0|   32|          0|
    |v59_1_1_load_reg_1942                              |  32|   0|   32|          0|
    |v59_1_2_load_reg_1947                              |  32|   0|   32|          0|
    |v59_1_3_load_reg_1952                              |  32|   0|   32|          0|
    |v59_1_4_load_reg_1957                              |  32|   0|   32|          0|
    |v59_1_5_load_reg_1962                              |  32|   0|   32|          0|
    |v59_1_6_load_reg_1967                              |  32|   0|   32|          0|
    |v59_1_7_load_reg_1972                              |  32|   0|   32|          0|
    |v59_1_8_load_reg_1637                              |  32|   0|   32|          0|
    |v59_1_9_load_reg_1642                              |  32|   0|   32|          0|
    |zext_ln139_3_reg_1506                              |  11|   0|   64|         53|
    |add_ln143_reg_1491                                 |  64|  32|   12|          0|
    |cmp34_reg_1468                                     |  64|  32|    1|          0|
    |cmp60_1_reg_1482                                   |  64|  32|    1|          0|
    |icmp_ln130_reg_1423                                |  64|  32|    1|          0|
    |or_ln131_reg_1445                                  |  64|  32|    1|          0|
    |v45_1_addr_reg_1746                                |  64|  32|   12|          0|
    |v45_2_addr_reg_1752                                |  64|  32|   12|          0|
    |v45_3_addr_reg_1758                                |  64|  32|   12|          0|
    |v45_4_addr_reg_1764                                |  64|  32|   12|          0|
    |v45_5_addr_reg_1770                                |  64|  32|   12|          0|
    |v45_6_addr_reg_1776                                |  64|  32|   12|          0|
    |v45_7_addr_reg_1782                                |  64|  32|   12|          0|
    |v45_8_addr_reg_1788                                |  64|  32|   12|          0|
    |v45_9_addr_reg_1794                                |  64|  32|   12|          0|
    |v45_addr_reg_1740                                  |  64|  32|   12|          0|
    |v52_1_reg_1661                                     |  64|  32|   32|          0|
    |v55_1_reg_1805                                     |  64|  32|   32|          0|
    |v55_2_reg_1811                                     |  64|  32|   32|          0|
    |v55_3_reg_1817                                     |  64|  32|   32|          0|
    |v55_4_reg_1823                                     |  64|  32|   32|          0|
    |v55_5_reg_1829                                     |  64|  32|   32|          0|
    |v55_6_reg_1835                                     |  64|  32|   32|          0|
    |v55_7_reg_1841                                     |  64|  32|   32|          0|
    |zext_ln139_3_reg_1506                              |  64|  32|   64|         53|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |4467| 768| 3440|        106|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v65_0_din             |  out|   32|     ap_fifo|         v65_0|       pointer|
|v65_0_num_data_valid  |   in|   13|     ap_fifo|         v65_0|       pointer|
|v65_0_fifo_cap        |   in|   13|     ap_fifo|         v65_0|       pointer|
|v65_0_full_n          |   in|    1|     ap_fifo|         v65_0|       pointer|
|v65_0_write           |  out|    1|     ap_fifo|         v65_0|       pointer|
|v65_1_din             |  out|   32|     ap_fifo|         v65_1|       pointer|
|v65_1_num_data_valid  |   in|   13|     ap_fifo|         v65_1|       pointer|
|v65_1_fifo_cap        |   in|   13|     ap_fifo|         v65_1|       pointer|
|v65_1_full_n          |   in|    1|     ap_fifo|         v65_1|       pointer|
|v65_1_write           |  out|    1|     ap_fifo|         v65_1|       pointer|
|v65_2_din             |  out|   32|     ap_fifo|         v65_2|       pointer|
|v65_2_num_data_valid  |   in|   13|     ap_fifo|         v65_2|       pointer|
|v65_2_fifo_cap        |   in|   13|     ap_fifo|         v65_2|       pointer|
|v65_2_full_n          |   in|    1|     ap_fifo|         v65_2|       pointer|
|v65_2_write           |  out|    1|     ap_fifo|         v65_2|       pointer|
|v65_3_din             |  out|   32|     ap_fifo|         v65_3|       pointer|
|v65_3_num_data_valid  |   in|   13|     ap_fifo|         v65_3|       pointer|
|v65_3_fifo_cap        |   in|   13|     ap_fifo|         v65_3|       pointer|
|v65_3_full_n          |   in|    1|     ap_fifo|         v65_3|       pointer|
|v65_3_write           |  out|    1|     ap_fifo|         v65_3|       pointer|
|v65_4_din             |  out|   32|     ap_fifo|         v65_4|       pointer|
|v65_4_num_data_valid  |   in|   13|     ap_fifo|         v65_4|       pointer|
|v65_4_fifo_cap        |   in|   13|     ap_fifo|         v65_4|       pointer|
|v65_4_full_n          |   in|    1|     ap_fifo|         v65_4|       pointer|
|v65_4_write           |  out|    1|     ap_fifo|         v65_4|       pointer|
|v65_5_din             |  out|   32|     ap_fifo|         v65_5|       pointer|
|v65_5_num_data_valid  |   in|   13|     ap_fifo|         v65_5|       pointer|
|v65_5_fifo_cap        |   in|   13|     ap_fifo|         v65_5|       pointer|
|v65_5_full_n          |   in|    1|     ap_fifo|         v65_5|       pointer|
|v65_5_write           |  out|    1|     ap_fifo|         v65_5|       pointer|
|v65_6_din             |  out|   32|     ap_fifo|         v65_6|       pointer|
|v65_6_num_data_valid  |   in|   13|     ap_fifo|         v65_6|       pointer|
|v65_6_fifo_cap        |   in|   13|     ap_fifo|         v65_6|       pointer|
|v65_6_full_n          |   in|    1|     ap_fifo|         v65_6|       pointer|
|v65_6_write           |  out|    1|     ap_fifo|         v65_6|       pointer|
|v65_7_din             |  out|   32|     ap_fifo|         v65_7|       pointer|
|v65_7_num_data_valid  |   in|   13|     ap_fifo|         v65_7|       pointer|
|v65_7_fifo_cap        |   in|   13|     ap_fifo|         v65_7|       pointer|
|v65_7_full_n          |   in|    1|     ap_fifo|         v65_7|       pointer|
|v65_7_write           |  out|    1|     ap_fifo|         v65_7|       pointer|
|v65_8_din             |  out|   32|     ap_fifo|         v65_8|       pointer|
|v65_8_num_data_valid  |   in|   13|     ap_fifo|         v65_8|       pointer|
|v65_8_fifo_cap        |   in|   13|     ap_fifo|         v65_8|       pointer|
|v65_8_full_n          |   in|    1|     ap_fifo|         v65_8|       pointer|
|v65_8_write           |  out|    1|     ap_fifo|         v65_8|       pointer|
|v65_9_din             |  out|   32|     ap_fifo|         v65_9|       pointer|
|v65_9_num_data_valid  |   in|   13|     ap_fifo|         v65_9|       pointer|
|v65_9_fifo_cap        |   in|   13|     ap_fifo|         v65_9|       pointer|
|v65_9_full_n          |   in|    1|     ap_fifo|         v65_9|       pointer|
|v65_9_write           |  out|    1|     ap_fifo|         v65_9|       pointer|
|v59_0_0_address0      |  out|   11|   ap_memory|       v59_0_0|         array|
|v59_0_0_ce0           |  out|    1|   ap_memory|       v59_0_0|         array|
|v59_0_0_q0            |   in|   32|   ap_memory|       v59_0_0|         array|
|v59_0_1_address0      |  out|   11|   ap_memory|       v59_0_1|         array|
|v59_0_1_ce0           |  out|    1|   ap_memory|       v59_0_1|         array|
|v59_0_1_q0            |   in|   32|   ap_memory|       v59_0_1|         array|
|v59_0_2_address0      |  out|   11|   ap_memory|       v59_0_2|         array|
|v59_0_2_ce0           |  out|    1|   ap_memory|       v59_0_2|         array|
|v59_0_2_q0            |   in|   32|   ap_memory|       v59_0_2|         array|
|v59_0_3_address0      |  out|   11|   ap_memory|       v59_0_3|         array|
|v59_0_3_ce0           |  out|    1|   ap_memory|       v59_0_3|         array|
|v59_0_3_q0            |   in|   32|   ap_memory|       v59_0_3|         array|
|v59_0_4_address0      |  out|   11|   ap_memory|       v59_0_4|         array|
|v59_0_4_ce0           |  out|    1|   ap_memory|       v59_0_4|         array|
|v59_0_4_q0            |   in|   32|   ap_memory|       v59_0_4|         array|
|v59_0_5_address0      |  out|   11|   ap_memory|       v59_0_5|         array|
|v59_0_5_ce0           |  out|    1|   ap_memory|       v59_0_5|         array|
|v59_0_5_q0            |   in|   32|   ap_memory|       v59_0_5|         array|
|v59_0_6_address0      |  out|   11|   ap_memory|       v59_0_6|         array|
|v59_0_6_ce0           |  out|    1|   ap_memory|       v59_0_6|         array|
|v59_0_6_q0            |   in|   32|   ap_memory|       v59_0_6|         array|
|v59_0_7_address0      |  out|   11|   ap_memory|       v59_0_7|         array|
|v59_0_7_ce0           |  out|    1|   ap_memory|       v59_0_7|         array|
|v59_0_7_q0            |   in|   32|   ap_memory|       v59_0_7|         array|
|v59_0_8_address0      |  out|   11|   ap_memory|       v59_0_8|         array|
|v59_0_8_ce0           |  out|    1|   ap_memory|       v59_0_8|         array|
|v59_0_8_q0            |   in|   32|   ap_memory|       v59_0_8|         array|
|v59_0_9_address0      |  out|   11|   ap_memory|       v59_0_9|         array|
|v59_0_9_ce0           |  out|    1|   ap_memory|       v59_0_9|         array|
|v59_0_9_q0            |   in|   32|   ap_memory|       v59_0_9|         array|
|v59_1_0_address0      |  out|   11|   ap_memory|       v59_1_0|         array|
|v59_1_0_ce0           |  out|    1|   ap_memory|       v59_1_0|         array|
|v59_1_0_q0            |   in|   32|   ap_memory|       v59_1_0|         array|
|v59_1_1_address0      |  out|   11|   ap_memory|       v59_1_1|         array|
|v59_1_1_ce0           |  out|    1|   ap_memory|       v59_1_1|         array|
|v59_1_1_q0            |   in|   32|   ap_memory|       v59_1_1|         array|
|v59_1_2_address0      |  out|   11|   ap_memory|       v59_1_2|         array|
|v59_1_2_ce0           |  out|    1|   ap_memory|       v59_1_2|         array|
|v59_1_2_q0            |   in|   32|   ap_memory|       v59_1_2|         array|
|v59_1_3_address0      |  out|   11|   ap_memory|       v59_1_3|         array|
|v59_1_3_ce0           |  out|    1|   ap_memory|       v59_1_3|         array|
|v59_1_3_q0            |   in|   32|   ap_memory|       v59_1_3|         array|
|v59_1_4_address0      |  out|   11|   ap_memory|       v59_1_4|         array|
|v59_1_4_ce0           |  out|    1|   ap_memory|       v59_1_4|         array|
|v59_1_4_q0            |   in|   32|   ap_memory|       v59_1_4|         array|
|v59_1_5_address0      |  out|   11|   ap_memory|       v59_1_5|         array|
|v59_1_5_ce0           |  out|    1|   ap_memory|       v59_1_5|         array|
|v59_1_5_q0            |   in|   32|   ap_memory|       v59_1_5|         array|
|v59_1_6_address0      |  out|   11|   ap_memory|       v59_1_6|         array|
|v59_1_6_ce0           |  out|    1|   ap_memory|       v59_1_6|         array|
|v59_1_6_q0            |   in|   32|   ap_memory|       v59_1_6|         array|
|v59_1_7_address0      |  out|   11|   ap_memory|       v59_1_7|         array|
|v59_1_7_ce0           |  out|    1|   ap_memory|       v59_1_7|         array|
|v59_1_7_q0            |   in|   32|   ap_memory|       v59_1_7|         array|
|v59_1_8_address0      |  out|   11|   ap_memory|       v59_1_8|         array|
|v59_1_8_ce0           |  out|    1|   ap_memory|       v59_1_8|         array|
|v59_1_8_q0            |   in|   32|   ap_memory|       v59_1_8|         array|
|v59_1_9_address0      |  out|   11|   ap_memory|       v59_1_9|         array|
|v59_1_9_ce0           |  out|    1|   ap_memory|       v59_1_9|         array|
|v59_1_9_q0            |   in|   32|   ap_memory|       v59_1_9|         array|
|v58_0_address0        |  out|   15|   ap_memory|         v58_0|         array|
|v58_0_ce0             |  out|    1|   ap_memory|         v58_0|         array|
|v58_0_q0              |   in|   32|   ap_memory|         v58_0|         array|
|v58_1_address0        |  out|   15|   ap_memory|         v58_1|         array|
|v58_1_ce0             |  out|    1|   ap_memory|         v58_1|         array|
|v58_1_q0              |   in|   32|   ap_memory|         v58_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

