$date
	Sat Oct  5 10:54:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reduced_tb $end
$var wire 3 ! state [2:0] $end
$var wire 1 " out $end
$var reg 1 # clk $end
$var reg 1 $ x $end
$scope module mod $end
$var wire 1 # clk $end
$var wire 1 " out $end
$var wire 1 $ x $end
$var wire 3 % state [2:0] $end
$scope module ff0 $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 & k $end
$var reg 1 ' q $end
$upscope $end
$scope module ff1 $end
$var wire 1 # clk $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var reg 1 * q $end
$upscope $end
$scope module ff2 $end
$var wire 1 # clk $end
$var wire 1 + j $end
$var wire 1 $ k $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
0'
0&
b0 %
0$
0#
0"
b0 !
$end
#10
1"
1&
b10 !
b10 %
1*
1#
#20
0#
#30
0"
b11 !
b11 %
1'
0(
1)
1$
1#
#40
1"
1+
1(
0)
0$
0#
#50
1,
b110 !
b110 %
0'
1"
0+
0(
0)
1$
1#
#60
0"
1(
0$
0#
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
