#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Wed Oct 24 10:09:01 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_led_tm1637\src\spi_master.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637.v" (library work)
@I:"C:\fpga_led_tm1637\src\led_tm1637.v":"C:\fpga_led_tm1637\src\rom.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637_rom.v" (library work)
Verilog syntax check successful!
File C:\fpga_led_tm1637\src\led_tm1637.v changed - recompiling
Selecting top level module demo
@N: CG364 :"C:\fpga_led_tm1637\src\led_tm1637_rom.v":22:7:22:20|Synthesizing module LED_TM1637_ROM in library work.
Opening data file led_tm1637_rom.mem from directory C:\fpga_led_tm1637\src
@W: CG532 :"C:\fpga_led_tm1637\src\led_tm1637_rom.v":30:0:30:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"C:\fpga_led_tm1637\src\spi_master.v":3:7:3:16|Synthesizing module spi_master in library work.

	WORD_LEN=32'b00000000000000000000000000001000
	PRESCALER_SIZE=32'b00000000000000000000000000001000
	STATE_IDLE=1'b0
	STATE_BUSY=1'b1
   Generated name = spi_master_8s_8s_0_1
@A: CL291 :"C:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register _diomode with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"C:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register _lsbfirst with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"C:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register _mode with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A: CL291 :"C:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register _prescaler with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL113 :"C:\fpga_led_tm1637\src\spi_master.v":73:0:73:5|Feedback mux created for signal _tx_buffer_occupied[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\fpga_led_tm1637\src\spi_master.v":73:0:73:5|Feedback mux created for signal _prescaler_buffer[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CG364 :"C:\fpga_led_tm1637\src\led_tm1637.v":5:7:5:10|Synthesizing module demo in library work.
@W: CL169 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning unused register rst_led_n[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning unused register test_display_on[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning unused register test_display_off[7:0]. Make sure that there are no unused intermediate registers.
@W: CL113 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Feedback mux created for signal tm1637_vcc. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|All reachable assignments to tm1637_vcc assign 1, register removed by optimization
@W: CL190 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Optimizing register bit repeat_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning register bit 14 of repeat_count[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Optimizing register bit repeat_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning register bit 13 of repeat_count[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Optimizing register bit repeat_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning register bit 12 of repeat_count[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Optimizing register bit repeat_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Pruning register bit 11 of repeat_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 10:09:03 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N: NF107 :"C:\fpga_led_tm1637\src\led_tm1637.v":5:7:5:10|Selected library: work cell: demo view verilog as top level
@N: NF107 :"C:\fpga_led_tm1637\src\led_tm1637.v":5:7:5:10|Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 10:09:03 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 10:09:03 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\|rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

@N|Running in 64-bit mode
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_comp.srs changed - recompiling
@N: NF107 :"C:\fpga_led_tm1637\src\led_tm1637.v":5:7:5:10|Selected library: work cell: demo view verilog as top level
@N: NF107 :"C:\fpga_led_tm1637\src\led_tm1637.v":5:7:5:10|Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 10:09:05 2018

###########################################################]
# Wed Oct 24 10:09:05 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt 
Printing clock  summary report in "C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@W: FX707 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register spi0._diomode[0] has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@W: MO129 :|Sequential instance spi0._prescaler_26 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._prescaler_27 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._prescaler_16 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._prescaler_17 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._prescaler_11 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._prescaler_12 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._diomode_2 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._mode_32 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._mode_22 is reduced to a combinational gate by constant propagation.
@W: MO129 :|Sequential instance spi0._lsbfirst_7 is reduced to a combinational gate by constant propagation.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
syn_allowed_resources : blockrams=10  set on top level netlist demo

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock                                         Clock                     Clock
Level     Clock                                Frequency     Period        Type                                          Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       demo|clk_50M                         100.0 MHz     10.000        inferred                                      Autoconstr_clkgroup_0     26   
1 .         demo|clk_spi_derived_clock         100.0 MHz     10.000        derived (from demo|clk_50M)                   Autoconstr_clkgroup_0     156  
2 ..          demo|wr_spi_derived_clock[0]     100.0 MHz     10.000        derived (from demo|clk_spi_derived_clock)     Autoconstr_clkgroup_0     10   
2 ..          demo|rd_spi_derived_clock[0]     100.0 MHz     10.000        derived (from demo|clk_spi_derived_clock)     Autoconstr_clkgroup_0     1    
========================================================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                    Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                       Seq Example                       Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     26        clk_50M(port)             clk_spi.C                         -                 -            
demo|clk_spi_derived_clock       156       clk_spi.Q[0](dffre)       rd_spi[0].C                       -                 -            
demo|wr_spi_derived_clock[0]     10        wr_spi[0].Q[0](dffre)     spi0.tx_error.C                   -                 -            
demo|rd_spi_derived_clock[0]     1         rd_spi[0].Q[0](dffre)     spi0._rx_buffer_received[0].C     -                 -            
======================================================================================================================================

@W: MT529 :"c:\fpga_led_tm1637\src\led_tm1637.v":38:0:38:5|Found inferred clock demo|clk_50M which controls 26 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 167 clock pin(s) of sequential element(s)
0 instances converted, 167 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_7       clk_50M             Unconstrained_port     26         cnt[24:0]      
=======================================================================================
=================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                 Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       clk_spi.Q[0]        dffre                  156                    step_id[6:0]                    Derived clock on input (not legal for GCC)
@KP:ckid0_3       wr_spi[0].Q[0]      dffre                  10                     spi0._tx_buffer_occupied[0]     Derived clock on input (not legal for GCC)
@KP:ckid0_5       rd_spi[0].Q[0]      dffre                  1                      spi0._rx_buffer_received[0]     Derived clock on input (not legal for GCC)
==============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N|Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Oct 24 10:09:07 2018

###########################################################]
# Wed Oct 24 10:09:08 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@W: BN132 :|Removing sequential instance spi0._mode_31 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance spi0._lsbfirst_6 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance spi0._diomode_1 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._lsbfirst[0] because it is equivalent to instance spi0._diomode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing user instance spi0._lsbfirst_10 because it is equivalent to instance spi0._diomode_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing user instance spi0.mosi_1 because it is equivalent to instance spi0._msbfirst[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: MO231 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Found counter in view:work.demo(verilog) instance repeat_count[10:0] 
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance _rx_buffer[4] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance _rx_buffer[5] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance _rx_buffer[6] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance _rx_buffer[7] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
@N: MO231 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance _prescaler_cnt[7:0] 
@W: MO160 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register bit _prescaler[0] (in view view:work.spi_master_8s_8s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register bit _prescaler[1] (in view view:work.spi_master_8s_8s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Register bit _prescaler[2] (in view view:work.spi_master_8s_8s_0_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)

@N: MO106 :"c:\fpga_led_tm1637\src\led_tm1637_rom.v":31:14:31:23|Found ROM oled_rom_init.dout_1[47:0] (in view: work.demo(verilog)) with 128 words by 48 bits.
@W: BN132 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing instance tx_data[3] because it is equivalent to instance tx_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":63:0:63:5|Removing instance spi0._tx_buffer[3] because it is equivalent to instance spi0._tx_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[10] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[11] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[12] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[13] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[14] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[15] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[16] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[17] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[18] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[19] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[20] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[21] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[22] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[23] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[24] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[25] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[26] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance saved_elapsed_time[27] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance rd_spi[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":183:0:183:5|Removing sequential instance repeat_count[10] (in view: work.demo(verilog)) because it does not drive other instances.
@W: BN132 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing instance spi0._mode[1] because it is equivalent to instance spi0._mode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":323:0:323:5|Removing sequential instance spi0._rx_buffer_received[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._mode[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._diomode[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0.ss (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._shift_reg_rx[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\led_tm1637.v":93:0:93:3|Removing sequential instance spi0._mode_21 (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._shift_reg_rx[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._shift_reg_rx[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga_led_tm1637\src\spi_master.v":167:0:167:5|Removing sequential instance spi0._shift_reg_rx[4] (in view: work.demo(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     2.49ns		 277 /       130

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)

@N: MT611 :|Automatically generated clock demo|rd_spi_derived_clock[0] is not used and is being removed

Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 195MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 195MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 195MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 195MB)

@W: MT420 |Found inferred clock demo|clk_50M with period 10.00ns. Please declare a user-defined clock on port clk_50M.
@N: MT615 |Found clock demo|clk_spi_derived_clock with period 10.00ns 
@N: MT615 |Found clock demo|wr_spi_derived_clock[0] with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 24 10:09:12 2018
#


Top view:               demo
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.607

                                 Requested     Estimated     Requested     Estimated               Clock                                         Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack     Type                                          Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     100.0 MHz     106.8 MHz     10.000        9.366         0.634     inferred                                      Autoconstr_clkgroup_0
demo|clk_spi_derived_clock       100.0 MHz     106.7 MHz     10.000        9.370         1.260     derived (from demo|clk_50M)                   Autoconstr_clkgroup_0
demo|wr_spi_derived_clock[0]     100.0 MHz     116.7 MHz     10.000        8.569         1.431     derived (from demo|clk_spi_derived_clock)     Autoconstr_clkgroup_0
System                           100.0 MHz     866.6 MHz     10.000        1.154         8.846     system                                        system_clkgroup      
======================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
System                        demo|clk_50M                  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|clk_spi_derived_clock    |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|wr_spi_derived_clock[0]  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  System                        |  10.000      8.185   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  demo|clk_50M                  |  10.000      0.634   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_spi_derived_clock    System                        |  10.000      -1.607  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_spi_derived_clock    demo|clk_spi_derived_clock    |  10.000      1.260   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_spi_derived_clock    demo|wr_spi_derived_clock[0]  |  10.000      6.359   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  System                        |  10.000      6.559   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  demo|clk_spi_derived_clock    |  10.000      1.431   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  demo|wr_spi_derived_clock[0]  |  10.000      16.426  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: demo|clk_50M
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival          
Instance     Reference        Type     Pin     Net         Time        Slack
             Clock                                                          
----------------------------------------------------------------------------
cnt[8]       demo|clk_50M     DFFC     Q       cnt[8]      0.367       0.634
cnt[7]       demo|clk_50M     DFFC     Q       cnt[7]      0.367       0.701
cnt[1]       demo|clk_50M     DFFC     Q       cnt[1]      0.367       1.748
cnt[0]       demo|clk_50M     DFFC     Q       cnt[0]      0.367       1.815
cnt[5]       demo|clk_50M     DFFC     Q       cnt[5]      0.367       1.815
cnt[17]      demo|clk_50M     DFFC     Q       cnt[17]     0.367       1.851
cnt[4]       demo|clk_50M     DFFC     Q       cnt[4]      0.367       1.883
cnt[15]      demo|clk_50M     DFFC     Q       cnt[15]     0.367       1.918
cnt[2]       demo|clk_50M     DFFC     Q       cnt[2]      0.367       2.025
cnt[9]       demo|clk_50M     DFFC     Q       cnt[9]      0.367       2.025
============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required          
Instance     Reference        Type     Pin     Net           Time         Slack
             Clock                                                             
-------------------------------------------------------------------------------
cnt[11]      demo|clk_50M     DFFC     D       cnt_3[11]     9.867        0.634
cnt[12]      demo|clk_50M     DFFC     D       cnt_3[12]     9.867        0.634
cnt[13]      demo|clk_50M     DFFC     D       cnt_3[13]     9.867        0.634
cnt[22]      demo|clk_50M     DFFC     D       cnt_3[22]     9.867        0.634
cnt[24]      demo|clk_50M     DFFC     D       cnt_3[24]     9.867        0.634
cnt[6]       demo|clk_50M     DFFC     D       cnt_3[6]      9.867        1.851
cnt[21]      demo|clk_50M     DFFC     D       cnt_3[21]     9.867        1.851
cnt[14]      demo|clk_50M     DFFC     D       cnt_3[14]     9.867        2.092
cnt[16]      demo|clk_50M     DFFC     D       cnt_3[16]     9.867        2.092
cnt[18]      demo|clk_50M     DFFC     D       cnt_3[18]     9.867        2.092
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      9.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.634

    Number of logic level(s):                5
    Starting point:                          cnt[8] / Q
    Ending point:                            cnt[11] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net                Pin      Pin               Arrival     No. of    
Name                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------
cnt[8]               DFFC     Q        Out     0.367     0.367       -         
cnt[8]               Net      -        -       1.021     -           2         
un1_cntlto10_1       LUT2     I1       In      -         1.388       -         
un1_cntlto10_1       LUT2     F        Out     1.099     2.487       -         
un1_cntlto10_1       Net      -        -       0.766     -           1         
un1_cntlto10_3       LUT4     I3       In      -         3.253       -         
un1_cntlto10_3       LUT4     F        Out     0.626     3.879       -         
un1_cntlto10_3       Net      -        -       1.021     -           2         
un1_cntlto17_d_d     LUT4     I2       In      -         4.900       -         
un1_cntlto17_d_d     LUT4     F        Out     0.822     5.722       -         
un1_cntlto17_d_d     Net      -        -       0.766     -           1         
un1_cntlto24_d_4     LUT4     I1       In      -         6.487       -         
un1_cntlto24_d_4     LUT4     F        Out     1.099     7.586       -         
un1_cntlto24_d_4     Net      -        -       1.021     -           5         
cnt_RNO[11]          LUT4     I3       In      -         8.607       -         
cnt_RNO[11]          LUT4     F        Out     0.626     9.233       -         
cnt_3[11]            Net      -        -       0.000     -           1         
cnt[11]              DFFC     D        In      -         9.233       -         
===============================================================================
Total path delay (propagation time + setup) of 9.366 is 4.772(50.9%) logic and 4.594(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: demo|clk_spi_derived_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                Arrival           
Instance            Reference                      Type      Pin     Net                    Time        Slack 
                    Clock                                                                                     
--------------------------------------------------------------------------------------------------------------
step_id[3]          demo|clk_spi_derived_clock     DFFC      Q       debug_step_id_c[3]     0.367       -1.607
step_id[2]          demo|clk_spi_derived_clock     DFFC      Q       debug_step_id_c[2]     0.367       -1.540
step_id[4]          demo|clk_spi_derived_clock     DFFC      Q       debug_step_id_c[4]     0.367       -1.330
step_id[6]          demo|clk_spi_derived_clock     DFFC      Q       debug_step_id_c[6]     0.367       -1.073
step_id[1]          demo|clk_spi_derived_clock     DFFC      Q       debug_step_id_c[1]     0.367       0.456 
step_id[5]          demo|clk_spi_derived_clock     DFFC      Q       debug_step_id_c[5]     0.367       0.507 
step_id[0]          demo|clk_spi_derived_clock     DFFC      Q       un1_step_id_1          0.367       1.751 
elapsed_time[1]     demo|clk_spi_derived_clock     DFFCE     Q       elapsed_time[1]        0.367       4.536 
elapsed_time[2]     demo|clk_spi_derived_clock     DFFCE     Q       elapsed_time[2]        0.367       4.593 
elapsed_time[3]     demo|clk_spi_derived_clock     DFFCE     Q       elapsed_time[3]        0.367       4.650 
==============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                          Required           
Instance                          Reference                      Type      Pin     Net                              Time         Slack 
                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------
internal_state_machine_RNO[0]     demo|clk_spi_derived_clock     INV       I       debug_waiting_for_step_time5     10.000       -1.607
step_id[6]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_s_6_0_SUM          19.867       1.260 
step_id[5]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_5_0_0_SUM      19.867       1.317 
step_id[4]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_4_0_0_SUM      19.867       1.374 
step_id[3]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_3_0_0_SUM      19.867       1.431 
step_id[2]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_2_0_SUM        19.867       1.488 
step_id[1]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_1_0_SUM        19.867       1.545 
step_id[0]                        demo|clk_spi_derived_clock     DFFC      D       un1_step_id_1_cry_0_0_SUM        19.867       2.072 
elapsed_time[0]                   demo|clk_spi_derived_clock     DFFCE     D       elapsed_time_11[0]               19.867       4.986 
elapsed_time[1]                   demo|clk_spi_derived_clock     DFFCE     D       elapsed_time_11[1]               19.867       4.986 
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      11.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                29
    Starting point:                          step_id[3] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[3]                                DFFC     Q        Out     0.367     0.367       -         
debug_step_id_c[3]                        Net      -        -       1.082     -           19        
oled_rom_init.dout_1_i_o2[14]             LUT4     I1       In      -         1.449       -         
oled_rom_init.dout_1_i_o2[14]             LUT4     F        Out     1.099     2.548       -         
dout_1_i_o2[14]                           Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_1[14]              LUT2     I0       In      -         3.569       -         
oled_rom_init.dout_1_i_1[14]              LUT2     F        Out     1.032     4.601       -         
N_844_1                                   Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[18]                LUT4     I0       In      -         5.622       -         
oled_rom_init.dout_1_0[18]                LUT4     F        Out     1.032     6.654       -         
encoded_step[18]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      I0       In      -         7.675       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.958     8.633       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.633       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.690       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.690       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.747       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.747       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.804       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.804       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.861       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.861       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.918       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.918       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.975       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.975       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     9.032       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         9.032       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     9.089       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         9.089       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.146       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.146       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.203       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.203       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.260       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.260       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.317       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.317       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.374       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.374       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.431       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.431       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.488       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.488       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.545       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.545       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.602       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.602       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.659       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.659       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.716       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.716       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.773       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.773       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.830       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.830       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.887       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.887       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.944       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.944       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     10.001      -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         10.001      -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     10.058      -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.607      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.607 is 5.913(50.9%) logic and 5.694(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      11.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.540

    Number of logic level(s):                29
    Starting point:                          step_id[2] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[2]                                DFFC     Q        Out     0.367     0.367       -         
debug_step_id_c[2]                        Net      -        -       1.082     -           18        
oled_rom_init.dout_1_i_o2[14]             LUT4     I0       In      -         1.449       -         
oled_rom_init.dout_1_i_o2[14]             LUT4     F        Out     1.032     2.481       -         
dout_1_i_o2[14]                           Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_1[14]              LUT2     I0       In      -         3.502       -         
oled_rom_init.dout_1_i_1[14]              LUT2     F        Out     1.032     4.534       -         
N_844_1                                   Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[18]                LUT4     I0       In      -         5.555       -         
oled_rom_init.dout_1_0[18]                LUT4     F        Out     1.032     6.587       -         
encoded_step[18]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      I0       In      -         7.608       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.958     8.566       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.566       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.623       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.623       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.680       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.680       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.737       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.737       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.794       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.794       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.851       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.851       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.908       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.908       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.965       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.965       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     9.022       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         9.022       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.079       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.079       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.136       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.136       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.193       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.193       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.250       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.250       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.307       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.307       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.364       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.364       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.421       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.421       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.478       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.478       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.535       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.535       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.592       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.592       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.649       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.649       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.706       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.706       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.763       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.763       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.820       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.820       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.877       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.877       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.934       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.934       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.991       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.540      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.540 is 5.846(50.7%) logic and 5.694(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      11.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.330

    Number of logic level(s):                29
    Starting point:                          step_id[4] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[4]                                DFFC     Q        Out     0.367     0.367       -         
debug_step_id_c[4]                        Net      -        -       1.082     -           12        
oled_rom_init.dout_1_i_o2[14]             LUT4     I2       In      -         1.449       -         
oled_rom_init.dout_1_i_o2[14]             LUT4     F        Out     0.822     2.271       -         
dout_1_i_o2[14]                           Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_1[14]              LUT2     I0       In      -         3.292       -         
oled_rom_init.dout_1_i_1[14]              LUT2     F        Out     1.032     4.324       -         
N_844_1                                   Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[18]                LUT4     I0       In      -         5.345       -         
oled_rom_init.dout_1_0[18]                LUT4     F        Out     1.032     6.377       -         
encoded_step[18]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      I0       In      -         7.398       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.958     8.356       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.356       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.413       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.413       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.470       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.470       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.527       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.527       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.584       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.584       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.641       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.641       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.698       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.698       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.755       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.755       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     8.812       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         8.812       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     8.869       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         8.869       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     8.926       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         8.926       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     8.983       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         8.983       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.040       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.040       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.097       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.097       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.154       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.154       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.211       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.211       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.268       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.268       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.325       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.325       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.382       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.382       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.439       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.439       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.496       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.496       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.553       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.553       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.610       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.610       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.667       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.667       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.724       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.724       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.781       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.330      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.330 is 5.636(49.7%) logic and 5.694(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      11.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.073

    Number of logic level(s):                29
    Starting point:                          step_id[6] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[6]                                DFFC     Q        Out     0.367     0.367       -         
debug_step_id_c[6]                        Net      -        -       1.021     -           7         
oled_rom_init.dout_1_i_o2[14]             LUT4     I3       In      -         1.388       -         
oled_rom_init.dout_1_i_o2[14]             LUT4     F        Out     0.626     2.014       -         
dout_1_i_o2[14]                           Net      -        -       1.021     -           3         
oled_rom_init.dout_1_i_1[14]              LUT2     I0       In      -         3.035       -         
oled_rom_init.dout_1_i_1[14]              LUT2     F        Out     1.032     4.067       -         
N_844_1                                   Net      -        -       1.021     -           2         
oled_rom_init.dout_1_0[18]                LUT4     I0       In      -         5.088       -         
oled_rom_init.dout_1_0[18]                LUT4     F        Out     1.032     6.120       -         
encoded_step[18]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      I0       In      -         7.141       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.958     8.099       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.099       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.156       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.156       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.213       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.213       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.270       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.270       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.327       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.327       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.384       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.384       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.441       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.441       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.498       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.498       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     8.555       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         8.555       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     8.612       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         8.612       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     8.669       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         8.669       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     8.726       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         8.726       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     8.783       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         8.783       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     8.840       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         8.840       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     8.897       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         8.897       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     8.954       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         8.954       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.011       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.011       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.068       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.068       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.125       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.125       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.182       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.182       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.239       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.239       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.296       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.296       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.353       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.353       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.410       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.410       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.467       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.467       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.524       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.073      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.073 is 5.440(49.1%) logic and 5.633(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      9.678
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.322

    Number of logic level(s):                29
    Starting point:                          step_id[3] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[3]                                DFFC     Q        Out     0.367     0.367       -         
debug_step_id_c[3]                        Net      -        -       1.082     -           19        
oled_rom_init.dout_1_i_o2[14]             LUT4     I1       In      -         1.449       -         
oled_rom_init.dout_1_i_o2[14]             LUT4     F        Out     1.099     2.548       -         
dout_1_i_o2[14]                           Net      -        -       1.021     -           3         
oled_rom_init.dout_1_0[17]                LUT3     I1       In      -         3.569       -         
oled_rom_init.dout_1_0[17]                LUT3     F        Out     1.099     4.668       -         
encoded_step[17]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_1_0      ALU      I0       In      -         5.689       -         
debug_waiting_for_step_time5_cry_1_0      ALU      COUT     Out     0.958     6.647       -         
debug_waiting_for_step_time5_cry_1        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      CIN      In      -         6.647       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.057     6.704       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         6.704       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     6.761       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         6.761       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     6.818       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         6.818       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     6.875       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         6.875       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     6.932       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         6.932       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     6.989       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         6.989       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     7.046       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         7.046       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     7.103       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         7.103       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     7.160       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         7.160       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     7.217       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         7.217       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     7.274       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         7.274       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     7.331       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         7.331       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     7.388       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         7.388       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     7.445       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         7.445       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     7.502       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         7.502       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     7.559       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         7.559       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     7.616       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         7.616       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     7.673       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         7.673       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     7.730       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         7.730       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     7.787       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         7.787       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     7.844       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         7.844       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     7.901       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         7.901       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     7.958       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         7.958       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     8.015       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         8.015       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     8.072       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         8.072       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     8.129       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         9.678       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.678 is 5.005(51.7%) logic and 4.673(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: demo|wr_spi_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                                      Arrival          
Instance                        Reference                        Type      Pin     Net                        Time        Slack
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
spi0._tx_buffer_occupied[0]     demo|wr_spi_derived_clock[0]     DFFCE     Q       _tx_buffer_occupied[0]     0.367       1.431
spi0._tx_buffer[7]              demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[7]              0.367       7.380
spi0._tx_buffer[0]              demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[0]         0.367       7.447
spi0._tx_buffer[1]              demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[1]         0.367       7.447
spi0._tx_buffer[2]              demo|wr_spi_derived_clock[0]     DFFE      Q       debug_tx_buffer[2]         0.367       7.447
spi0._tx_buffer[4]              demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[4]              0.367       7.657
spi0._tx_buffer[5]              demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[5]              0.367       7.657
spi0._tx_buffer[6]              demo|wr_spi_derived_clock[0]     DFFE      Q       _tx_buffer[6]              0.367       7.657
===============================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                           Required          
Instance                  Reference                        Type      Pin     Net             Time         Slack
                          Clock                                                                                
---------------------------------------------------------------------------------------------------------------
spi0._sck[0]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[0]       9.867        1.431
spi0._sck[1]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[1]       9.867        1.431
spi0._sck[2]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[2]       9.867        1.431
spi0.debug[2]             demo|wr_spi_derived_clock[0]     DFFCE     D       N_25_i          9.867        1.431
spi0.debug[3]             demo|wr_spi_derived_clock[0]     DFFCE     D       N_135           9.867        1.431
spi0._sck[4]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[4]       9.867        1.498
spi0._mosi[0]             demo|wr_spi_derived_clock[0]     DFFPE     CE      N_54            9.867        1.708
spi0._mosi[0]             demo|wr_spi_derived_clock[0]     DFFPE     D       _mosi_16[0]     9.867        1.708
spi0._shift_reg_tx[0]     demo|wr_spi_derived_clock[0]     DFFCE     CE      N_50            9.867        2.253
spi0._shift_reg_tx[1]     demo|wr_spi_derived_clock[0]     DFFCE     CE      N_50            9.867        2.253
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      8.436
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.431

    Number of logic level(s):                4
    Starting point:                          spi0._tx_buffer_occupied[0] / Q
    Ending point:                            spi0._sck[0] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                    Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
spi0._tx_buffer_occupied[0]             DFFCE     Q        Out     0.367     0.367       -         
_tx_buffer_occupied[0]                  Net       -        -       1.021     -           2         
spi0._tx_buffer_occupied_RNIGB6Q[0]     LUT2      I0       In      -         1.388       -         
spi0._tx_buffer_occupied_RNIGB6Q[0]     LUT2      F        Out     1.032     2.420       -         
N_123_i                                 Net       -        -       1.021     -           8         
spi0.debug25_NE_1                       LUT4      I0       In      -         3.441       -         
spi0.debug25_NE_1                       LUT4      F        Out     1.032     4.473       -         
debug25_NE_1                            Net       -        -       1.021     -           6         
spi0._rx_buffer_1_sqmuxa_1_1_a2         LUT3      I2       In      -         5.494       -         
spi0._rx_buffer_1_sqmuxa_1_1_a2         LUT3      F        Out     0.822     6.316       -         
_rx_buffer_1_sqmuxa_1                   Net       -        -       1.021     -           8         
spi0._sck_6[0]                          LUT3      I1       In      -         7.337       -         
spi0._sck_6[0]                          LUT3      F        Out     1.099     8.436       -         
_sck_6[0]                               Net       -        -       0.000     -           1         
spi0._sck[0]                            DFFC      D        In      -         8.436       -         
===================================================================================================
Total path delay (propagation time + setup) of 8.569 is 4.485(52.3%) logic and 4.084(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                          Arrival          
Instance                                  Reference     Type     Pin     Net                                Time        Slack
                                          Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------
spi0._state_RNIIVQ7[0]                    System        INV      O       _state_i[0]                        0.000       8.846
spi0._tx_buffer_occupied_RNIGB6Q_0[0]     System        INV      O       N_123_i_i                          0.000       8.846
clk_spi_RNO                               System        INV      O       clk_spi_i_i                        0.000       8.846
cnt_spi_i[0]                              System        INV      O       cnt_spi_i[0]                       0.000       8.846
internal_state_machine_RNO[0]             System        INV      O       debug_waiting_for_step_time5_i     0.000       8.846
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                        Required          
Instance                        Reference     Type      Pin     Net             Time         Slack
                                Clock                                                             
--------------------------------------------------------------------------------------------------
spi0._state[0]                  System        DFFCE     D       _state_i[0]     9.867        8.846
spi0._tx_buffer[0]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer[1]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer[2]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer[4]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer[5]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer[6]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer[7]              System        DFFE      CE      N_123_i_i       9.867        8.846
spi0._tx_buffer_occupied[0]     System        DFFCE     CE      N_123_i_i       9.867        8.846
clk_spi                         System        DFFCE     D       clk_spi_i_i     9.867        8.846
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          spi0._state_RNIIVQ7[0] / O
    Ending point:                            spi0._state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            demo|clk_spi_derived_clock [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
spi0._state_RNIIVQ7[0]     INV       O        Out     0.000     0.000       -         
_state_i[0]                Net       -        -       1.021     -           2         
spi0._state[0]             DFFCE     D        In      -         1.021       -         
======================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 195MB)

---------------------------------------
Resource Usage Report for demo 

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             95 uses
DFFC            52 uses
DFFCE           69 uses
DFFE            7 uses
DFFPE           2 uses
GSR             1 use
INV             7 uses
MUX2_LUT5       8 uses
LUT2            61 uses
LUT3            57 uses
LUT4            64 uses

I/O ports: 22
I/O primitives: 22
IBUF           6 uses
OBUF           14 uses
TBUF           2 uses

I/O Register bits:                  0
Register bits not including I/Os:   130 of 3456 (3%)
Total load per clock:
   demo|clk_50M: 26
   demo|clk_spi_derived_clock: 95
   demo|wr_spi_derived_clock[0]: 9

@S |Mapping Summary:
Total  LUTs: 182 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 40MB peak: 195MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Oct 24 10:09:13 2018

###########################################################]
