Classic Timing Analyzer report for UP
Sat May 05 07:53:23 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                              ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 29.528 ns                        ; UnidadeControle:UC|state.OVERFLOW ; WriteDataReg[0]                     ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 22.83 MHz ( period = 43.794 ns ) ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg17[0]        ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:A|Saida[3]            ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; 35           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                   ;                                     ;            ;          ; 35           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.83 MHz ( period = 43.794 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.659 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.794 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.659 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.792 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.694 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.756 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.644 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.756 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.644 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.756 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.644 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.756 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.628 ns               ;
; N/A                                     ; 22.86 MHz ( period = 43.754 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.627 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.714 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.614 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.712 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.613 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.710 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[0]   ; clock      ; clock    ; None                        ; None                      ; 21.646 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.698 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[1]   ; clock      ; clock    ; None                        ; None                      ; 21.640 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.698 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[4]   ; clock      ; clock    ; None                        ; None                      ; 21.640 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.690 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 21.621 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.688 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 21.591 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.686 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 21.619 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[19]  ; clock      ; clock    ; None                        ; None                      ; 21.636 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[17]  ; clock      ; clock    ; None                        ; None                      ; 21.636 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[18]  ; clock      ; clock    ; None                        ; None                      ; 21.636 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[25]  ; clock      ; clock    ; None                        ; None                      ; 21.636 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[16]  ; clock      ; clock    ; None                        ; None                      ; 21.636 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[20]  ; clock      ; clock    ; None                        ; None                      ; 21.636 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.676 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.604 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.672 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.664 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 21.614 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.662 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 21.613 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.578 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 21.569 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.578 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 21.569 ns               ;
; N/A                                     ; 23.04 MHz ( period = 43.398 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 21.446 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.386 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.455 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.386 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.455 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.384 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.490 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.372 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[15]  ; clock      ; clock    ; None                        ; None                      ; 21.454 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.372 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[14]  ; clock      ; clock    ; None                        ; None                      ; 21.454 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.372 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[13]  ; clock      ; clock    ; None                        ; None                      ; 21.454 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.372 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[24]  ; clock      ; clock    ; None                        ; None                      ; 21.454 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[30]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[31]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[27]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[26]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[22]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[21]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.348 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.440 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.348 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.440 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.348 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.440 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.348 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.424 ns               ;
; N/A                                     ; 23.07 MHz ( period = 43.346 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.423 ns               ;
; N/A                                     ; 23.08 MHz ( period = 43.332 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.423 ns               ;
; N/A                                     ; 23.08 MHz ( period = 43.332 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.423 ns               ;
; N/A                                     ; 23.08 MHz ( period = 43.330 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.458 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.306 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.410 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.304 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.409 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.302 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[0]   ; clock      ; clock    ; None                        ; None                      ; 21.442 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.408 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.408 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.408 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.392 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.292 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.391 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.290 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[1]   ; clock      ; clock    ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.290 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[4]   ; clock      ; clock    ; None                        ; None                      ; 21.436 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.282 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 21.417 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.280 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 21.387 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.278 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 21.415 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[19]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[17]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[18]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[25]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[16]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; UnidadeControle:UC|state.ANDI     ; Registrador:RegPC|Saida[20]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.268 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.264 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 21.398 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.256 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 21.410 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.254 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 21.409 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.254 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 21.397 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.252 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 21.396 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.252 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.378 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.250 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.377 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.248 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[0]   ; clock      ; clock    ; None                        ; None                      ; 21.410 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.242 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.394 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.240 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.393 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.236 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[1]   ; clock      ; clock    ; None                        ; None                      ; 21.404 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.236 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[4]   ; clock      ; clock    ; None                        ; None                      ; 21.404 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.228 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 21.385 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.226 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[8]   ; clock      ; clock    ; None                        ; None                      ; 21.405 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.226 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[11]  ; clock      ; clock    ; None                        ; None                      ; 21.405 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.226 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[12]  ; clock      ; clock    ; None                        ; None                      ; 21.405 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.226 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[23]  ; clock      ; clock    ; None                        ; None                      ; 21.405 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.226 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Registrador:RegPC|Saida[10]  ; clock      ; clock    ; None                        ; None                      ; 21.405 ns               ;
; N/A                                     ; 23.13 MHz ( period = 43.226 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 21.355 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.224 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 21.383 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.224 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.373 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.224 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.373 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.222 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.408 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.222 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.358 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[19]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[17]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[18]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[25]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[16]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.218 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Registrador:RegPC|Saida[20]  ; clock      ; clock    ; None                        ; None                      ; 21.400 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.214 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.214 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.368 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.214 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.214 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.369 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.212 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.404 ns               ;
; N/A                                     ; 23.14 MHz ( period = 43.210 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 21.366 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.204 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.371 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 21.378 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.370 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.200 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 21.377 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.186 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.358 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.186 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.358 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.186 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.358 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.186 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.342 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.184 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.341 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.176 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.176 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.176 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.176 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.338 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.174 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.170 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 21.365 ns               ;
; N/A                                     ; 23.16 MHz ( period = 43.170 ns )                    ; UnidadeControle:UC|state.ANDI     ; Banco_reg:BancoRegs|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 21.365 ns               ;
; N/A                                     ; 23.18 MHz ( period = 43.144 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 23.18 MHz ( period = 43.142 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 23.18 MHz ( period = 43.140 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[0]   ; clock      ; clock    ; None                        ; None                      ; 21.360 ns               ;
; N/A                                     ; 23.18 MHz ( period = 43.134 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 23.18 MHz ( period = 43.132 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.130 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[0]   ; clock      ; clock    ; None                        ; None                      ; 21.356 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.128 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[1]   ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.128 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[4]   ; clock      ; clock    ; None                        ; None                      ; 21.354 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.126 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.329 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.120 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 21.335 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.118 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[1]   ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.118 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[4]   ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.118 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 21.305 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.116 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.116 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 23.19 MHz ( period = 43.116 ns )                    ; UnidadeControle:UC|state.SHWRITE  ; Banco_reg:BancoRegs|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 21.333 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[19]  ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[17]  ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[18]  ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[25]  ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[16]  ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JR       ; Registrador:RegPC|Saida[20]  ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.110 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 21.331 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.108 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 21.301 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.106 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 21.329 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.106 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.318 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.102 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 21.316 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.100 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[19]  ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.100 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[17]  ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.100 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[18]  ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.100 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[25]  ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.100 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[16]  ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.100 ns )                    ; UnidadeControle:UC|state.JUMP     ; Registrador:RegPC|Saida[20]  ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.096 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.314 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.094 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 21.328 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.092 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.092 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 21.312 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.086 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.312 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.086 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.312 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.084 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.082 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.082 ns )                    ; UnidadeControle:UC|state.SH       ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.082 ns )                    ; UnidadeControle:UC|state.SH       ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.295 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.080 ns )                    ; UnidadeControle:UC|state.SH       ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.330 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.078 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 21.306 ns               ;
; N/A                                     ; 23.21 MHz ( period = 43.078 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 21.306 ns               ;
; N/A                                     ; 23.22 MHz ( period = 43.074 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 21.302 ns               ;
; N/A                                     ; 23.22 MHz ( period = 43.074 ns )                    ; UnidadeControle:UC|state.OVERFLOW ; Banco_reg:BancoRegs|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 21.302 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.056 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.285 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.056 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.285 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.320 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.044 ns )                    ; UnidadeControle:UC|state.SH       ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.280 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.044 ns )                    ; UnidadeControle:UC|state.SH       ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.280 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.044 ns )                    ; UnidadeControle:UC|state.SH       ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.280 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.044 ns )                    ; UnidadeControle:UC|state.SH       ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.264 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.042 ns )                    ; UnidadeControle:UC|state.SH       ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.263 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.018 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.270 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.018 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Registrador:RegPC|Saida[3]   ; clock      ; clock    ; None                        ; None                      ; 21.270 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.018 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Registrador:RegPC|Saida[5]   ; clock      ; clock    ; None                        ; None                      ; 21.270 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.018 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.254 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.016 ns )                    ; UnidadeControle:UC|state.LHUWBS   ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.253 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.008 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 21.283 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.008 ns )                    ; UnidadeControle:UC|state.JR       ; Banco_reg:BancoRegs|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 21.283 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.006 ns )                    ; UnidadeControle:UC|state.LBU      ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.257 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.006 ns )                    ; UnidadeControle:UC|state.LBU      ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.257 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.004 ns )                    ; UnidadeControle:UC|state.LBU      ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.292 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.004 ns )                    ; UnidadeControle:UC|state.LBUWBS   ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.004 ns )                    ; UnidadeControle:UC|state.LBUWBS   ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.259 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.002 ns )                    ; UnidadeControle:UC|state.LBUWBS   ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.294 ns               ;
; N/A                                     ; 23.25 MHz ( period = 43.002 ns )                    ; UnidadeControle:UC|state.SH       ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.250 ns               ;
; N/A                                     ; 23.26 MHz ( period = 43.000 ns )                    ; UnidadeControle:UC|state.SH       ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.249 ns               ;
; N/A                                     ; 23.26 MHz ( period = 43.000 ns )                    ; UnidadeControle:UC|state.LBUMEM   ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.257 ns               ;
; N/A                                     ; 23.26 MHz ( period = 43.000 ns )                    ; UnidadeControle:UC|state.LBUMEM   ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.257 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.998 ns )                    ; UnidadeControle:UC|state.SH       ; Registrador:RegPC|Saida[0]   ; clock      ; clock    ; None                        ; None                      ; 21.282 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.998 ns )                    ; UnidadeControle:UC|state.LBUMEM   ; Registrador:RegPC|Saida[2]   ; clock      ; clock    ; None                        ; None                      ; 21.292 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.998 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 21.279 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.998 ns )                    ; UnidadeControle:UC|state.JUMP     ; Banco_reg:BancoRegs|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 21.279 ns               ;
; N/A                                     ; 23.26 MHz ( period = 42.996 ns )                    ; UnidadeControle:UC|state.ADDIU    ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.261 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                 ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[8]  ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[9]  ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 2.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[6]  ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 2.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 3.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 3.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 3.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 3.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 3.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[7]  ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[10] ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 4.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 5.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 5.066 ns                 ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 29.528 ns  ; UnidadeControle:UC|state.OVERFLOW    ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.324 ns  ; UnidadeControle:UC|state.ANDI        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.297 ns  ; UnidadeControle:UC|state.SHWRITE     ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.243 ns  ; UnidadeControle:UC|state.JR          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.238 ns  ; UnidadeControle:UC|state.JUMP        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.172 ns  ; UnidadeControle:UC|state.SH          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.159 ns  ; UnidadeControle:UC|state.LHUWBS      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.134 ns  ; UnidadeControle:UC|state.LBU         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.133 ns  ; UnidadeControle:UC|state.LBUWBS      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.131 ns  ; UnidadeControle:UC|state.LBUMEM      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.129 ns  ; UnidadeControle:UC|state.ADDIU       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.127 ns  ; UnidadeControle:UC|state.SB          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.088 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.065 ns  ; UnidadeControle:UC|state.DECODE      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.049 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.044 ns  ; UnidadeControle:UC|state.SHMEM       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.024 ns  ; UnidadeControle:UC|state.LHU         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 29.022 ns  ; UnidadeControle:UC|state.WBS         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.979 ns  ; UnidadeControle:UC|state.BUSCA       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.955 ns  ; UnidadeControle:UC|state.BNE         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.946 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.935 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.925 ns  ; UnidadeControle:UC|state.BREAK       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.921 ns  ; UnidadeControle:UC|state.OPCODEERROR ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.904 ns  ; UnidadeControle:UC|state.LW          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.897 ns  ; UnidadeControle:UC|state.LHUMEM      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.843 ns  ; UnidadeControle:UC|state.SBWRITE     ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.829 ns  ; UnidadeControle:UC|state.SLTI        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.825 ns  ; UnidadeControle:UC|state.WAIT        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.812 ns  ; UnidadeControle:UC|state.LUI         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.790 ns  ; UnidadeControle:UC|state.WRITE       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.783 ns  ; UnidadeControle:UC|state.BEQ         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.739 ns  ; UnidadeControle:UC|state.LORS        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.737 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.729 ns  ; UnidadeControle:UC|state.ADDI        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.671 ns  ; UnidadeControle:UC|state.RTE         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.627 ns  ; UnidadeControle:UC|state.AND         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.618 ns  ; UnidadeControle:UC|state.SW          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.579 ns  ; UnidadeControle:UC|state.WAITLW      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.577 ns  ; UnidadeControle:UC|state.ADDComp     ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.533 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.506 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.478 ns  ; UnidadeControle:UC|state.SBMEM       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.469 ns  ; UnidadeControle:UC|state.SUB         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.452 ns  ; UnidadeControle:UC|state.JR          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.447 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.406 ns  ; UnidadeControle:UC|state.NOP         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.381 ns  ; UnidadeControle:UC|state.SH          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.379 ns  ; UnidadeControle:UC|state.SLT         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.368 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.357 ns  ; UnidadeControle:UC|state.RESET       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.343 ns  ; UnidadeControle:UC|state.LBU         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.342 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.340 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.338 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.336 ns  ; UnidadeControle:UC|state.SB          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.329 ns  ; UnidadeControle:UC|state.XOR         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.297 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.274 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.264 ns  ; UnidadeControle:UC|state.SXORI       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.258 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.253 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.233 ns  ; UnidadeControle:UC|state.LHU         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.231 ns  ; UnidadeControle:UC|state.WBS         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.188 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.164 ns  ; UnidadeControle:UC|state.BNE         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.155 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.144 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.134 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.130 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.113 ns  ; UnidadeControle:UC|state.LW          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.112 ns  ; UnidadeControle:UC|state.ADD         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.106 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.052 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.038 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.034 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.021 ns  ; UnidadeControle:UC|state.LUI         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.008 ns  ; Registrador:A|Saida[0]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.999 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.992 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.948 ns  ; UnidadeControle:UC|state.LORS        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.938 ns  ; UnidadeControle:UC|state.ADDI        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.880 ns  ; UnidadeControle:UC|state.RTE         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.836 ns  ; UnidadeControle:UC|state.AND         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.827 ns  ; UnidadeControle:UC|state.SW          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.788 ns  ; UnidadeControle:UC|state.WAITLW      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.786 ns  ; UnidadeControle:UC|state.ADDComp     ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.687 ns  ; UnidadeControle:UC|state.SBMEM       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.678 ns  ; UnidadeControle:UC|state.SUB         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.629 ns  ; Registrador:B|Saida[0]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.615 ns  ; UnidadeControle:UC|state.NOP         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.588 ns  ; UnidadeControle:UC|state.SLT         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.583 ns  ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.566 ns  ; UnidadeControle:UC|state.RESET       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.538 ns  ; UnidadeControle:UC|state.XOR         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.475 ns  ; Registrador:B|Saida[1]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.473 ns  ; UnidadeControle:UC|state.SXORI       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.459 ns  ; Registrador:RegPC|Saida[0]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.449 ns  ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.417 ns  ; Registrador:RegPC|Saida[3]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.321 ns  ; UnidadeControle:UC|state.ADD         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.292 ns  ; Instr_Reg:RegInstrucao|Instr15_0[1]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.217 ns  ; Registrador:A|Saida[0]               ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.205 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.167 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 27.158 ns  ; Registrador:A|Saida[1]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.078 ns  ; Registrador:B|Saida[2]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.001 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.995 ns  ; Registrador:A|Saida[2]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.974 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.963 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.936 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.920 ns  ; UnidadeControle:UC|state.JR          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.915 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.882 ns  ; UnidadeControle:UC|state.JR          ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.877 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.849 ns  ; UnidadeControle:UC|state.SH          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.838 ns  ; Registrador:B|Saida[0]               ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.836 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.811 ns  ; UnidadeControle:UC|state.SH          ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.811 ns  ; UnidadeControle:UC|state.LBU         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.810 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.808 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.806 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.804 ns  ; UnidadeControle:UC|state.SB          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.798 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.792 ns  ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.778 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.773 ns  ; UnidadeControle:UC|state.LBU         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.772 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.770 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.768 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.766 ns  ; UnidadeControle:UC|state.SB          ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.765 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.742 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.741 ns  ; Registrador:B|Saida[3]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.727 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.726 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.721 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.704 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.701 ns  ; UnidadeControle:UC|state.LHU         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.699 ns  ; UnidadeControle:UC|state.WBS         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.688 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.684 ns  ; Registrador:B|Saida[1]               ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.683 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.668 ns  ; Registrador:RegPC|Saida[0]           ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.663 ns  ; UnidadeControle:UC|state.LHU         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.661 ns  ; UnidadeControle:UC|state.WBS         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.658 ns  ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.656 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.642 ns  ; Registrador:RegPC|Saida[2]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.632 ns  ; UnidadeControle:UC|state.BNE         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.626 ns  ; Registrador:RegPC|Saida[3]           ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.623 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.618 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.612 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.602 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.598 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.595 ns  ; Registrador:RegPC|Saida[1]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.594 ns  ; UnidadeControle:UC|state.BNE         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.585 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.581 ns  ; UnidadeControle:UC|state.LW          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.574 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.574 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.574 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.566 ns  ; Instr_Reg:RegInstrucao|Instr15_0[3]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.564 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.560 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.547 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.543 ns  ; UnidadeControle:UC|state.LW          ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.536 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.520 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.506 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.502 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.501 ns  ; Instr_Reg:RegInstrucao|Instr15_0[1]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.493 ns  ; UnidadeControle:UC|state.JR          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.489 ns  ; UnidadeControle:UC|state.LUI         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.488 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.482 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.468 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.467 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.464 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.460 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.451 ns  ; UnidadeControle:UC|state.LUI         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.451 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 26.429 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.422 ns  ; UnidadeControle:UC|state.SH          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.422 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.416 ns  ; UnidadeControle:UC|state.LORS        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.409 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.406 ns  ; UnidadeControle:UC|state.ADDI        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.384 ns  ; UnidadeControle:UC|state.LBU         ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.383 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.381 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.379 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.378 ns  ; UnidadeControle:UC|state.LORS        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.377 ns  ; UnidadeControle:UC|state.SB          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.376 ns  ; Registrador:B|Saida[5]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.376 ns  ; Instr_Reg:RegInstrucao|Instr15_0[4]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.372 ns  ; Instr_Reg:RegInstrucao|Instr15_0[5]  ; WriteDataReg[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 05 07:53:22 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxShiftAmount:MuxShamt|Selector0~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector2~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector1~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector3~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector4~2" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxShiftAmount:MuxShamt|Selector4~0" as buffer
    Info: Detected gated clock "UnidadeControle:UC|Decoder1~5" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[1]" as buffer
Info: Clock "clock" has Internal fmax of 22.83 MHz between source register "UnidadeControle:UC|state.OVERFLOW" and destination register "Banco_reg:BancoRegs|Reg21[0]" (period= 43.794 ns)
    Info: + Longest register to register delay is 21.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y31_N19; Fanout = 7; REG Node = 'UnidadeControle:UC|state.OVERFLOW'
        Info: 2: + IC(0.782 ns) + CELL(0.398 ns) = 1.180 ns; Loc. = LCCOMB_X44_Y31_N6; Fanout = 3; COMB Node = 'UnidadeControle:UC|WideOr14~0'
        Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 1.895 ns; Loc. = LCCOMB_X44_Y31_N2; Fanout = 57; COMB Node = 'UnidadeControle:UC|WideOr14'
        Info: 4: + IC(0.826 ns) + CELL(0.150 ns) = 2.871 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB|Mux29~2'
        Info: 5: + IC(0.744 ns) + CELL(0.150 ns) = 3.765 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 6; COMB Node = 'Multiplex2bit:MuxSrcB|Mux29~3'
        Info: 6: + IC(0.782 ns) + CELL(0.275 ns) = 4.822 ns; Loc. = LCCOMB_X44_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~15'
        Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 5.219 ns; Loc. = LCCOMB_X44_Y29_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~16'
        Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 5.623 ns; Loc. = LCCOMB_X44_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~17'
        Info: 9: + IC(0.249 ns) + CELL(0.150 ns) = 6.022 ns; Loc. = LCCOMB_X44_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~18'
        Info: 10: + IC(0.776 ns) + CELL(0.150 ns) = 6.948 ns; Loc. = LCCOMB_X44_Y27_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~19'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 7.346 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~20'
        Info: 12: + IC(0.683 ns) + CELL(0.150 ns) = 8.179 ns; Loc. = LCCOMB_X47_Y27_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~21'
        Info: 13: + IC(0.250 ns) + CELL(0.150 ns) = 8.579 ns; Loc. = LCCOMB_X47_Y27_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~22'
        Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 8.982 ns; Loc. = LCCOMB_X47_Y27_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~23'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 9.378 ns; Loc. = LCCOMB_X47_Y27_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~24'
        Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 9.785 ns; Loc. = LCCOMB_X47_Y27_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[13]~25'
        Info: 17: + IC(0.261 ns) + CELL(0.275 ns) = 10.321 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~26'
        Info: 18: + IC(0.253 ns) + CELL(0.150 ns) = 10.724 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~28'
        Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 11.121 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~29'
        Info: 20: + IC(0.256 ns) + CELL(0.150 ns) = 11.527 ns; Loc. = LCCOMB_X47_Y27_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[17]~30'
        Info: 21: + IC(0.261 ns) + CELL(0.271 ns) = 12.059 ns; Loc. = LCCOMB_X47_Y27_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~31'
        Info: 22: + IC(0.262 ns) + CELL(0.150 ns) = 12.471 ns; Loc. = LCCOMB_X47_Y27_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[19]~33'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 12.875 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~34'
        Info: 24: + IC(0.263 ns) + CELL(0.275 ns) = 13.413 ns; Loc. = LCCOMB_X47_Y27_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~36'
        Info: 25: + IC(0.260 ns) + CELL(0.150 ns) = 13.823 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~37'
        Info: 26: + IC(0.997 ns) + CELL(0.150 ns) = 14.970 ns; Loc. = LCCOMB_X50_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~39'
        Info: 27: + IC(0.255 ns) + CELL(0.275 ns) = 15.500 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~40'
        Info: 28: + IC(0.255 ns) + CELL(0.150 ns) = 15.905 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~42'
        Info: 29: + IC(0.258 ns) + CELL(0.271 ns) = 16.434 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~43'
        Info: 30: + IC(0.264 ns) + CELL(0.150 ns) = 16.848 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~45'
        Info: 31: + IC(0.243 ns) + CELL(0.150 ns) = 17.241 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~46'
        Info: 32: + IC(0.253 ns) + CELL(0.150 ns) = 17.644 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~47'
        Info: 33: + IC(0.255 ns) + CELL(0.150 ns) = 18.049 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[29]~48'
        Info: 34: + IC(0.265 ns) + CELL(0.150 ns) = 18.464 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[31]~50'
        Info: 35: + IC(0.244 ns) + CELL(0.150 ns) = 18.858 ns; Loc. = LCCOMB_X50_Y30_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[31]~51'
        Info: 36: + IC(0.266 ns) + CELL(0.275 ns) = 19.399 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 1; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~0'
        Info: 37: + IC(0.250 ns) + CELL(0.150 ns) = 19.799 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 1; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~2'
        Info: 38: + IC(0.249 ns) + CELL(0.150 ns) = 20.198 ns; Loc. = LCCOMB_X50_Y30_N14; Fanout = 33; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~3'
        Info: 39: + IC(1.095 ns) + CELL(0.366 ns) = 21.659 ns; Loc. = LCFF_X50_Y29_N1; Fanout = 2; REG Node = 'Banco_reg:BancoRegs|Reg21[0]'
        Info: Total cell delay = 7.319 ns ( 33.79 % )
        Info: Total interconnect delay = 14.340 ns ( 66.21 % )
    Info: - Smallest clock skew is -0.024 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.864 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.224 ns) + CELL(0.537 ns) = 2.864 ns; Loc. = LCFF_X50_Y29_N1; Fanout = 2; REG Node = 'Banco_reg:BancoRegs|Reg21[0]'
            Info: Total cell delay = 1.526 ns ( 53.28 % )
            Info: Total interconnect delay = 1.338 ns ( 46.72 % )
        Info: - Longest clock path from clock "clock" to source register is 2.888 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 2.888 ns; Loc. = LCFF_X45_Y31_N19; Fanout = 7; REG Node = 'UnidadeControle:UC|state.OVERFLOW'
            Info: Total cell delay = 1.526 ns ( 52.84 % )
            Info: Total interconnect delay = 1.362 ns ( 47.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:A|Saida[3]" and destination pin or register "MuxShiftAmount:MuxShamt|Selector1~1" for clock "clock" (Hold time is 3.869 ns)
    Info: + Largest clock skew is 5.383 ns
        Info: + Longest clock path from clock "clock" to destination register is 8.264 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.528 ns) + CELL(0.787 ns) = 3.304 ns; Loc. = LCFF_X45_Y29_N5; Fanout = 11; REG Node = 'Instr_Reg:RegInstrucao|Instr15_0[3]'
            Info: 3: + IC(0.332 ns) + CELL(0.376 ns) = 4.012 ns; Loc. = LCCOMB_X45_Y29_N20; Fanout = 2; COMB Node = 'UnidadeControle:UC|Decoder1~5'
            Info: 4: + IC(0.296 ns) + CELL(0.438 ns) = 4.746 ns; Loc. = LCCOMB_X45_Y29_N18; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector4~0'
            Info: 5: + IC(1.813 ns) + CELL(0.000 ns) = 6.559 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'MuxShiftAmount:MuxShamt|Selector4~0clkctrl'
            Info: 6: + IC(1.555 ns) + CELL(0.150 ns) = 8.264 ns; Loc. = LCCOMB_X45_Y32_N6; Fanout = 125; REG Node = 'MuxShiftAmount:MuxShamt|Selector1~1'
            Info: Total cell delay = 2.740 ns ( 33.16 % )
            Info: Total interconnect delay = 5.524 ns ( 66.84 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.881 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.881 ns; Loc. = LCFF_X45_Y32_N9; Fanout = 2; REG Node = 'Registrador:A|Saida[3]'
            Info: Total cell delay = 1.526 ns ( 52.97 % )
            Info: Total interconnect delay = 1.355 ns ( 47.03 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y32_N9; Fanout = 2; REG Node = 'Registrador:A|Saida[3]'
        Info: 2: + IC(0.319 ns) + CELL(0.271 ns) = 0.590 ns; Loc. = LCCOMB_X45_Y32_N28; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector1~0'
        Info: 3: + IC(0.254 ns) + CELL(0.420 ns) = 1.264 ns; Loc. = LCCOMB_X45_Y32_N6; Fanout = 125; REG Node = 'MuxShiftAmount:MuxShamt|Selector1~1'
        Info: Total cell delay = 0.691 ns ( 54.67 % )
        Info: Total interconnect delay = 0.573 ns ( 45.33 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "UnidadeControle:UC|state.OVERFLOW" is 29.528 ns
    Info: + Longest clock path from clock "clock" to source register is 2.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 2.888 ns; Loc. = LCFF_X45_Y31_N19; Fanout = 7; REG Node = 'UnidadeControle:UC|state.OVERFLOW'
        Info: Total cell delay = 1.526 ns ( 52.84 % )
        Info: Total interconnect delay = 1.362 ns ( 47.16 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 26.390 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y31_N19; Fanout = 7; REG Node = 'UnidadeControle:UC|state.OVERFLOW'
        Info: 2: + IC(0.782 ns) + CELL(0.398 ns) = 1.180 ns; Loc. = LCCOMB_X44_Y31_N6; Fanout = 3; COMB Node = 'UnidadeControle:UC|WideOr14~0'
        Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 1.895 ns; Loc. = LCCOMB_X44_Y31_N2; Fanout = 57; COMB Node = 'UnidadeControle:UC|WideOr14'
        Info: 4: + IC(0.826 ns) + CELL(0.150 ns) = 2.871 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 1; COMB Node = 'Multiplex2bit:MuxSrcB|Mux29~2'
        Info: 5: + IC(0.744 ns) + CELL(0.150 ns) = 3.765 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 6; COMB Node = 'Multiplex2bit:MuxSrcB|Mux29~3'
        Info: 6: + IC(0.782 ns) + CELL(0.275 ns) = 4.822 ns; Loc. = LCCOMB_X44_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~15'
        Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 5.219 ns; Loc. = LCCOMB_X44_Y29_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~16'
        Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 5.623 ns; Loc. = LCCOMB_X44_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~17'
        Info: 9: + IC(0.249 ns) + CELL(0.150 ns) = 6.022 ns; Loc. = LCCOMB_X44_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~18'
        Info: 10: + IC(0.776 ns) + CELL(0.150 ns) = 6.948 ns; Loc. = LCCOMB_X44_Y27_N10; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~19'
        Info: 11: + IC(0.248 ns) + CELL(0.150 ns) = 7.346 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~20'
        Info: 12: + IC(0.683 ns) + CELL(0.150 ns) = 8.179 ns; Loc. = LCCOMB_X47_Y27_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~21'
        Info: 13: + IC(0.250 ns) + CELL(0.150 ns) = 8.579 ns; Loc. = LCCOMB_X47_Y27_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~22'
        Info: 14: + IC(0.253 ns) + CELL(0.150 ns) = 8.982 ns; Loc. = LCCOMB_X47_Y27_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~23'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 9.378 ns; Loc. = LCCOMB_X47_Y27_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~24'
        Info: 16: + IC(0.257 ns) + CELL(0.150 ns) = 9.785 ns; Loc. = LCCOMB_X47_Y27_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[13]~25'
        Info: 17: + IC(0.261 ns) + CELL(0.275 ns) = 10.321 ns; Loc. = LCCOMB_X47_Y27_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~26'
        Info: 18: + IC(0.253 ns) + CELL(0.150 ns) = 10.724 ns; Loc. = LCCOMB_X47_Y27_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~28'
        Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 11.121 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~29'
        Info: 20: + IC(0.256 ns) + CELL(0.150 ns) = 11.527 ns; Loc. = LCCOMB_X47_Y27_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[17]~30'
        Info: 21: + IC(0.261 ns) + CELL(0.271 ns) = 12.059 ns; Loc. = LCCOMB_X47_Y27_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~31'
        Info: 22: + IC(0.262 ns) + CELL(0.150 ns) = 12.471 ns; Loc. = LCCOMB_X47_Y27_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[19]~33'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 12.875 ns; Loc. = LCCOMB_X47_Y27_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~34'
        Info: 24: + IC(0.263 ns) + CELL(0.275 ns) = 13.413 ns; Loc. = LCCOMB_X47_Y27_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~36'
        Info: 25: + IC(0.260 ns) + CELL(0.150 ns) = 13.823 ns; Loc. = LCCOMB_X47_Y27_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~37'
        Info: 26: + IC(0.997 ns) + CELL(0.150 ns) = 14.970 ns; Loc. = LCCOMB_X50_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~39'
        Info: 27: + IC(0.255 ns) + CELL(0.275 ns) = 15.500 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~40'
        Info: 28: + IC(0.255 ns) + CELL(0.150 ns) = 15.905 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~42'
        Info: 29: + IC(0.258 ns) + CELL(0.271 ns) = 16.434 ns; Loc. = LCCOMB_X50_Y30_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~43'
        Info: 30: + IC(0.264 ns) + CELL(0.150 ns) = 16.848 ns; Loc. = LCCOMB_X50_Y30_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~45'
        Info: 31: + IC(0.243 ns) + CELL(0.150 ns) = 17.241 ns; Loc. = LCCOMB_X50_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~46'
        Info: 32: + IC(0.253 ns) + CELL(0.150 ns) = 17.644 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~47'
        Info: 33: + IC(0.255 ns) + CELL(0.150 ns) = 18.049 ns; Loc. = LCCOMB_X50_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[29]~48'
        Info: 34: + IC(0.265 ns) + CELL(0.150 ns) = 18.464 ns; Loc. = LCCOMB_X50_Y30_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[31]~50'
        Info: 35: + IC(0.244 ns) + CELL(0.150 ns) = 18.858 ns; Loc. = LCCOMB_X50_Y30_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[31]~51'
        Info: 36: + IC(0.266 ns) + CELL(0.275 ns) = 19.399 ns; Loc. = LCCOMB_X50_Y30_N10; Fanout = 1; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~0'
        Info: 37: + IC(0.250 ns) + CELL(0.150 ns) = 19.799 ns; Loc. = LCCOMB_X50_Y30_N12; Fanout = 1; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~2'
        Info: 38: + IC(0.249 ns) + CELL(0.150 ns) = 20.198 ns; Loc. = LCCOMB_X50_Y30_N14; Fanout = 33; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~3'
        Info: 39: + IC(3.414 ns) + CELL(2.778 ns) = 26.390 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 9.731 ns ( 36.87 % )
        Info: Total interconnect delay = 16.659 ns ( 63.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Sat May 05 07:53:23 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


