{
  "module_name": "lan743x_main.h",
  "hash_id": "71243f6fbe09d08dec838f8424243b15a53ed775d72e180caac4725cb3d3bc1b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/lan743x_main.h",
  "human_readable_source": " \n \n\n#ifndef _LAN743X_H\n#define _LAN743X_H\n\n#include <linux/phy.h>\n#include \"lan743x_ptp.h\"\n\n#define DRIVER_AUTHOR   \"Bryan Whitehead <Bryan.Whitehead@microchip.com>\"\n#define DRIVER_DESC \"LAN743x PCIe Gigabit Ethernet Driver\"\n#define DRIVER_NAME \"lan743x\"\n\n \n#define ID_REV\t\t\t\t(0x00)\n#define ID_REV_ID_MASK_\t\t\t(0xFFFF0000)\n#define ID_REV_ID_LAN7430_\t\t(0x74300000)\n#define ID_REV_ID_LAN7431_\t\t(0x74310000)\n#define ID_REV_ID_LAN743X_\t\t(0x74300000)\n#define ID_REV_ID_A011_\t\t\t(0xA0110000)\t\n#define ID_REV_ID_A041_\t\t\t(0xA0410000)\t\n#define ID_REV_ID_A0X1_\t\t\t(0xA0010000)\n#define ID_REV_IS_VALID_CHIP_ID_(id_rev)\t    \\\n\t((((id_rev) & 0xFFF00000) == ID_REV_ID_LAN743X_) || \\\n\t (((id_rev) & 0xFF0F0000) == ID_REV_ID_A0X1_))\n#define ID_REV_CHIP_REV_MASK_\t\t(0x0000FFFF)\n#define ID_REV_CHIP_REV_A0_\t\t(0x00000000)\n#define ID_REV_CHIP_REV_B0_\t\t(0x00000010)\n\n#define FPGA_REV\t\t\t(0x04)\n#define FPGA_REV_GET_MINOR_(fpga_rev)\t(((fpga_rev) >> 8) & 0x000000FF)\n#define FPGA_REV_GET_MAJOR_(fpga_rev)\t((fpga_rev) & 0x000000FF)\n#define FPGA_SGMII_OP\t\t\tBIT(24)\n\n#define STRAP_READ\t\t\t(0x0C)\n#define STRAP_READ_USE_SGMII_EN_\tBIT(22)\n#define STRAP_READ_SGMII_EN_\t\tBIT(6)\n#define STRAP_READ_SGMII_REFCLK_\tBIT(5)\n#define STRAP_READ_SGMII_2_5G_\t\tBIT(4)\n#define STRAP_READ_BASE_X_\t\tBIT(3)\n#define STRAP_READ_RGMII_TXC_DELAY_EN_\tBIT(2)\n#define STRAP_READ_RGMII_RXC_DELAY_EN_\tBIT(1)\n#define STRAP_READ_ADV_PM_DISABLE_\tBIT(0)\n\n#define HW_CFG\t\t\t\t\t(0x010)\n#define HW_CFG_RST_PROTECT_PCIE_\t\tBIT(19)\n#define HW_CFG_HOT_RESET_DIS_\t\t\tBIT(15)\n#define HW_CFG_D3_VAUX_OVR_\t\t\tBIT(14)\n#define HW_CFG_D3_RESET_DIS_\t\t\tBIT(13)\n#define HW_CFG_RST_PROTECT_\t\t\tBIT(12)\n#define HW_CFG_RELOAD_TYPE_ALL_\t\t\t(0x00000FC0)\n#define HW_CFG_EE_OTP_RELOAD_\t\t\tBIT(4)\n#define HW_CFG_LRST_\t\t\t\tBIT(1)\n\n#define PMT_CTL\t\t\t\t\t(0x014)\n#define PMT_CTL_ETH_PHY_D3_COLD_OVR_\t\tBIT(27)\n#define PMT_CTL_MAC_D3_RX_CLK_OVR_\t\tBIT(25)\n#define PMT_CTL_ETH_PHY_EDPD_PLL_CTL_\t\tBIT(24)\n#define PMT_CTL_ETH_PHY_D3_OVR_\t\t\tBIT(23)\n#define PMT_CTL_RX_FCT_RFE_D3_CLK_OVR_\t\tBIT(18)\n#define PMT_CTL_GPIO_WAKEUP_EN_\t\t\tBIT(15)\n#define PMT_CTL_EEE_WAKEUP_EN_\t\t\tBIT(13)\n#define PMT_CTL_READY_\t\t\t\tBIT(7)\n#define PMT_CTL_ETH_PHY_RST_\t\t\tBIT(4)\n#define PMT_CTL_WOL_EN_\t\t\t\tBIT(3)\n#define PMT_CTL_ETH_PHY_WAKE_EN_\t\tBIT(2)\n#define PMT_CTL_WUPS_MASK_\t\t\t(0x00000003)\n\n#define DP_SEL\t\t\t\t(0x024)\n#define DP_SEL_DPRDY_\t\t\tBIT(31)\n#define DP_SEL_MASK_\t\t\t(0x0000001F)\n#define DP_SEL_RFE_RAM\t\t\t(0x00000001)\n\n#define DP_SEL_VHF_HASH_LEN\t\t(16)\n#define DP_SEL_VHF_VLAN_LEN\t\t(128)\n\n#define DP_CMD\t\t\t\t(0x028)\n#define DP_CMD_WRITE_\t\t\t(0x00000001)\n\n#define DP_ADDR\t\t\t\t(0x02C)\n\n#define DP_DATA_0\t\t\t(0x030)\n\n#define E2P_CMD\t\t\t\t(0x040)\n#define E2P_CMD_EPC_BUSY_\t\tBIT(31)\n#define E2P_CMD_EPC_CMD_WRITE_\t\t(0x30000000)\n#define E2P_CMD_EPC_CMD_EWEN_\t\t(0x20000000)\n#define E2P_CMD_EPC_CMD_READ_\t\t(0x00000000)\n#define E2P_CMD_EPC_TIMEOUT_\t\tBIT(10)\n#define E2P_CMD_EPC_ADDR_MASK_\t\t(0x000001FF)\n\n#define E2P_DATA\t\t\t(0x044)\n\n \n#define ETH_CTRL_REG_ADDR_BASE\t\t(0x0000)\n#define ETH_SYS_REG_ADDR_BASE\t\t(0x4000)\n#define CONFIG_REG_ADDR_BASE\t\t(0x0000)\n#define ETH_EEPROM_REG_ADDR_BASE\t(0x0E00)\n#define ETH_OTP_REG_ADDR_BASE\t\t(0x1000)\n#define GEN_SYS_CONFIG_LOAD_STARTED_REG\t(0x0078)\n#define ETH_SYS_CONFIG_LOAD_STARTED_REG (ETH_SYS_REG_ADDR_BASE + \\\n\t\t\t\t\t CONFIG_REG_ADDR_BASE + \\\n\t\t\t\t\t GEN_SYS_CONFIG_LOAD_STARTED_REG)\n#define GEN_SYS_LOAD_STARTED_REG_ETH_\tBIT(4)\n#define SYS_LOCK_REG\t\t\t(0x00A0)\n#define SYS_LOCK_REG_MAIN_LOCK_\t\tBIT(7)\n#define SYS_LOCK_REG_GEN_PERI_LOCK_\tBIT(5)\n#define SYS_LOCK_REG_SPI_PERI_LOCK_\tBIT(4)\n#define SYS_LOCK_REG_SMBUS_PERI_LOCK_\tBIT(3)\n#define SYS_LOCK_REG_UART_SS_LOCK_\tBIT(2)\n#define SYS_LOCK_REG_ENET_SS_LOCK_\tBIT(1)\n#define SYS_LOCK_REG_USB_SS_LOCK_\tBIT(0)\n#define ETH_SYSTEM_SYS_LOCK_REG\t\t(ETH_SYS_REG_ADDR_BASE + \\\n\t\t\t\t\t CONFIG_REG_ADDR_BASE + \\\n\t\t\t\t\t SYS_LOCK_REG)\n#define HS_EEPROM_REG_ADDR_BASE\t\t(ETH_SYS_REG_ADDR_BASE + \\\n\t\t\t\t\t ETH_EEPROM_REG_ADDR_BASE)\n#define HS_E2P_CMD\t\t\t(HS_EEPROM_REG_ADDR_BASE + 0x0000)\n#define HS_E2P_CMD_EPC_BUSY_\t\tBIT(31)\n#define HS_E2P_CMD_EPC_CMD_WRITE_\tGENMASK(29, 28)\n#define HS_E2P_CMD_EPC_CMD_READ_\t(0x0)\n#define HS_E2P_CMD_EPC_TIMEOUT_\t\tBIT(17)\n#define HS_E2P_CMD_EPC_ADDR_MASK_\tGENMASK(15, 0)\n#define HS_E2P_DATA\t\t\t(HS_EEPROM_REG_ADDR_BASE + 0x0004)\n#define HS_E2P_DATA_MASK_\t\tGENMASK(7, 0)\n#define HS_E2P_CFG\t\t\t(HS_EEPROM_REG_ADDR_BASE + 0x0008)\n#define HS_E2P_CFG_I2C_PULSE_MASK_\tGENMASK(19, 16)\n#define HS_E2P_CFG_EEPROM_SIZE_SEL_\tBIT(12)\n#define HS_E2P_CFG_I2C_BAUD_RATE_MASK_\tGENMASK(9, 8)\n#define HS_E2P_CFG_TEST_EEPR_TO_BYP_\tBIT(0)\n#define HS_E2P_PAD_CTL\t\t\t(HS_EEPROM_REG_ADDR_BASE + 0x000C)\n\n#define GPIO_CFG0\t\t\t(0x050)\n#define GPIO_CFG0_GPIO_DIR_BIT_(bit)\tBIT(16 + (bit))\n#define GPIO_CFG0_GPIO_DATA_BIT_(bit)\tBIT(0 + (bit))\n\n#define GPIO_CFG1\t\t\t(0x054)\n#define GPIO_CFG1_GPIOEN_BIT_(bit)\tBIT(16 + (bit))\n#define GPIO_CFG1_GPIOBUF_BIT_(bit)\tBIT(0 + (bit))\n\n#define GPIO_CFG2\t\t\t(0x058)\n#define GPIO_CFG2_1588_POL_BIT_(bit)\tBIT(0 + (bit))\n\n#define GPIO_CFG3\t\t\t(0x05C)\n#define GPIO_CFG3_1588_CH_SEL_BIT_(bit)\tBIT(16 + (bit))\n#define GPIO_CFG3_1588_OE_BIT_(bit)\tBIT(0 + (bit))\n\n#define FCT_RX_CTL\t\t\t(0xAC)\n#define FCT_RX_CTL_EN_(channel)\t\tBIT(28 + (channel))\n#define FCT_RX_CTL_DIS_(channel)\tBIT(24 + (channel))\n#define FCT_RX_CTL_RESET_(channel)\tBIT(20 + (channel))\n\n#define FCT_TX_CTL\t\t\t(0xC4)\n#define FCT_TX_CTL_EN_(channel)\t\tBIT(28 + (channel))\n#define FCT_TX_CTL_DIS_(channel)\tBIT(24 + (channel))\n#define FCT_TX_CTL_RESET_(channel)\tBIT(20 + (channel))\n\n#define FCT_FLOW(rx_channel)\t\t\t(0xE0 + ((rx_channel) << 2))\n#define FCT_FLOW_CTL_OFF_THRESHOLD_\t\t(0x00007F00)\n#define FCT_FLOW_CTL_OFF_THRESHOLD_SET_(value)\t\\\n\t((value << 8) & FCT_FLOW_CTL_OFF_THRESHOLD_)\n#define FCT_FLOW_CTL_REQ_EN_\t\t\tBIT(7)\n#define FCT_FLOW_CTL_ON_THRESHOLD_\t\t(0x0000007F)\n#define FCT_FLOW_CTL_ON_THRESHOLD_SET_(value)\t\\\n\t((value << 0) & FCT_FLOW_CTL_ON_THRESHOLD_)\n\n#define MAC_CR\t\t\t\t(0x100)\n#define MAC_CR_MII_EN_\t\t\tBIT(19)\n#define MAC_CR_EEE_EN_\t\t\tBIT(17)\n#define MAC_CR_ADD_\t\t\tBIT(12)\n#define MAC_CR_ASD_\t\t\tBIT(11)\n#define MAC_CR_CNTR_RST_\t\tBIT(5)\n#define MAC_CR_DPX_\t\t\tBIT(3)\n#define MAC_CR_CFG_H_\t\t\tBIT(2)\n#define MAC_CR_CFG_L_\t\t\tBIT(1)\n#define MAC_CR_RST_\t\t\tBIT(0)\n\n#define MAC_RX\t\t\t\t(0x104)\n#define MAC_RX_MAX_SIZE_SHIFT_\t\t(16)\n#define MAC_RX_MAX_SIZE_MASK_\t\t(0x3FFF0000)\n#define MAC_RX_RXD_\t\t\tBIT(1)\n#define MAC_RX_RXEN_\t\t\tBIT(0)\n\n#define MAC_TX\t\t\t\t(0x108)\n#define MAC_TX_TXD_\t\t\tBIT(1)\n#define MAC_TX_TXEN_\t\t\tBIT(0)\n\n#define MAC_FLOW\t\t\t(0x10C)\n#define MAC_FLOW_CR_TX_FCEN_\t\tBIT(30)\n#define MAC_FLOW_CR_RX_FCEN_\t\tBIT(29)\n#define MAC_FLOW_CR_FCPT_MASK_\t\t(0x0000FFFF)\n\n#define MAC_RX_ADDRH\t\t\t(0x118)\n\n#define MAC_RX_ADDRL\t\t\t(0x11C)\n\n#define MAC_MII_ACC\t\t\t(0x120)\n#define MAC_MII_ACC_MDC_CYCLE_SHIFT_\t(16)\n#define MAC_MII_ACC_MDC_CYCLE_MASK_\t(0x00070000)\n#define MAC_MII_ACC_MDC_CYCLE_2_5MHZ_\t(0)\n#define MAC_MII_ACC_MDC_CYCLE_5MHZ_\t(1)\n#define MAC_MII_ACC_MDC_CYCLE_12_5MHZ_\t(2)\n#define MAC_MII_ACC_MDC_CYCLE_25MHZ_\t(3)\n#define MAC_MII_ACC_MDC_CYCLE_1_25MHZ_\t(4)\n#define MAC_MII_ACC_PHY_ADDR_SHIFT_\t(11)\n#define MAC_MII_ACC_PHY_ADDR_MASK_\t(0x0000F800)\n#define MAC_MII_ACC_MIIRINDA_SHIFT_\t(6)\n#define MAC_MII_ACC_MIIRINDA_MASK_\t(0x000007C0)\n#define MAC_MII_ACC_MII_READ_\t\t(0x00000000)\n#define MAC_MII_ACC_MII_WRITE_\t\t(0x00000002)\n#define MAC_MII_ACC_MII_BUSY_\t\tBIT(0)\n\n#define MAC_MII_ACC_MIIMMD_SHIFT_\t(6)\n#define MAC_MII_ACC_MIIMMD_MASK_\t(0x000007C0)\n#define MAC_MII_ACC_MIICL45_\t\tBIT(3)\n#define MAC_MII_ACC_MIICMD_MASK_\t(0x00000006)\n#define MAC_MII_ACC_MIICMD_ADDR_\t(0x00000000)\n#define MAC_MII_ACC_MIICMD_WRITE_\t(0x00000002)\n#define MAC_MII_ACC_MIICMD_READ_\t(0x00000004)\n#define MAC_MII_ACC_MIICMD_READ_INC_\t(0x00000006)\n\n#define MAC_MII_DATA\t\t\t(0x124)\n\n#define MAC_EEE_TX_LPI_REQ_DLY_CNT\t\t(0x130)\n\n#define MAC_WUCSR\t\t\t\t(0x140)\n#define MAC_MP_SO_EN_\t\t\t\tBIT(21)\n#define MAC_WUCSR_RFE_WAKE_EN_\t\t\tBIT(14)\n#define MAC_WUCSR_PFDA_EN_\t\t\tBIT(3)\n#define MAC_WUCSR_WAKE_EN_\t\t\tBIT(2)\n#define MAC_WUCSR_MPEN_\t\t\t\tBIT(1)\n#define MAC_WUCSR_BCST_EN_\t\t\tBIT(0)\n\n#define MAC_WK_SRC\t\t\t\t(0x144)\n#define MAC_MP_SO_HI\t\t\t\t(0x148)\n#define MAC_MP_SO_LO\t\t\t\t(0x14C)\n\n#define MAC_WUF_CFG0\t\t\t(0x150)\n#define MAC_NUM_OF_WUF_CFG\t\t(32)\n#define MAC_WUF_CFG_BEGIN\t\t(MAC_WUF_CFG0)\n#define MAC_WUF_CFG(index)\t\t(MAC_WUF_CFG_BEGIN + (4 * (index)))\n#define MAC_WUF_CFG_EN_\t\t\tBIT(31)\n#define MAC_WUF_CFG_TYPE_MCAST_\t\t(0x02000000)\n#define MAC_WUF_CFG_TYPE_ALL_\t\t(0x01000000)\n#define MAC_WUF_CFG_OFFSET_SHIFT_\t(16)\n#define MAC_WUF_CFG_CRC16_MASK_\t\t(0x0000FFFF)\n\n#define MAC_WUF_MASK0_0\t\t\t(0x200)\n#define MAC_WUF_MASK0_1\t\t\t(0x204)\n#define MAC_WUF_MASK0_2\t\t\t(0x208)\n#define MAC_WUF_MASK0_3\t\t\t(0x20C)\n#define MAC_WUF_MASK0_BEGIN\t\t(MAC_WUF_MASK0_0)\n#define MAC_WUF_MASK1_BEGIN\t\t(MAC_WUF_MASK0_1)\n#define MAC_WUF_MASK2_BEGIN\t\t(MAC_WUF_MASK0_2)\n#define MAC_WUF_MASK3_BEGIN\t\t(MAC_WUF_MASK0_3)\n#define MAC_WUF_MASK0(index)\t\t(MAC_WUF_MASK0_BEGIN + (0x10 * (index)))\n#define MAC_WUF_MASK1(index)\t\t(MAC_WUF_MASK1_BEGIN + (0x10 * (index)))\n#define MAC_WUF_MASK2(index)\t\t(MAC_WUF_MASK2_BEGIN + (0x10 * (index)))\n#define MAC_WUF_MASK3(index)\t\t(MAC_WUF_MASK3_BEGIN + (0x10 * (index)))\n\n \n#define RFE_ADDR_FILT_HI(x)\t\t(0x400 + (8 * (x)))\n#define RFE_ADDR_FILT_HI_VALID_\t\tBIT(31)\n\n \n#define RFE_ADDR_FILT_LO(x)\t\t(0x404 + (8 * (x)))\n\n#define RFE_CTL\t\t\t\t(0x508)\n#define RFE_CTL_TCP_UDP_COE_\t\tBIT(12)\n#define RFE_CTL_IP_COE_\t\t\tBIT(11)\n#define RFE_CTL_AB_\t\t\tBIT(10)\n#define RFE_CTL_AM_\t\t\tBIT(9)\n#define RFE_CTL_AU_\t\t\tBIT(8)\n#define RFE_CTL_MCAST_HASH_\t\tBIT(3)\n#define RFE_CTL_DA_PERFECT_\t\tBIT(1)\n\n#define RFE_RSS_CFG\t\t\t(0x554)\n#define RFE_RSS_CFG_UDP_IPV6_EX_\tBIT(16)\n#define RFE_RSS_CFG_TCP_IPV6_EX_\tBIT(15)\n#define RFE_RSS_CFG_IPV6_EX_\t\tBIT(14)\n#define RFE_RSS_CFG_UDP_IPV6_\t\tBIT(13)\n#define RFE_RSS_CFG_TCP_IPV6_\t\tBIT(12)\n#define RFE_RSS_CFG_IPV6_\t\tBIT(11)\n#define RFE_RSS_CFG_UDP_IPV4_\t\tBIT(10)\n#define RFE_RSS_CFG_TCP_IPV4_\t\tBIT(9)\n#define RFE_RSS_CFG_IPV4_\t\tBIT(8)\n#define RFE_RSS_CFG_VALID_HASH_BITS_\t(0x000000E0)\n#define RFE_RSS_CFG_RSS_QUEUE_ENABLE_\tBIT(2)\n#define RFE_RSS_CFG_RSS_HASH_STORE_\tBIT(1)\n#define RFE_RSS_CFG_RSS_ENABLE_\t\tBIT(0)\n\n#define RFE_HASH_KEY(index)\t\t(0x558 + (index << 2))\n\n#define RFE_INDX(index)\t\t\t(0x580 + (index << 2))\n\n#define MAC_WUCSR2\t\t\t(0x600)\n\n#define SGMII_ACC\t\t\t(0x720)\n#define SGMII_ACC_SGMII_BZY_\t\tBIT(31)\n#define SGMII_ACC_SGMII_WR_\t\tBIT(30)\n#define SGMII_ACC_SGMII_MMD_SHIFT_\t(16)\n#define SGMII_ACC_SGMII_MMD_MASK_\tGENMASK(20, 16)\n#define SGMII_ACC_SGMII_MMD_VSR_\tBIT(15)\n#define SGMII_ACC_SGMII_ADDR_SHIFT_\t(0)\n#define SGMII_ACC_SGMII_ADDR_MASK_\tGENMASK(15, 0)\n#define SGMII_DATA\t\t\t(0x724)\n#define SGMII_DATA_SHIFT_\t\t(0)\n#define SGMII_DATA_MASK_\t\tGENMASK(15, 0)\n#define SGMII_CTL\t\t\t(0x728)\n#define SGMII_CTL_SGMII_ENABLE_\t\tBIT(31)\n#define SGMII_CTL_LINK_STATUS_SOURCE_\tBIT(8)\n#define SGMII_CTL_SGMII_POWER_DN_\tBIT(1)\n\n \n#define SR_VSMMD_PCS_ID1\t\t0x0004\n#define SR_VSMMD_PCS_ID2\t\t0x0005\n#define SR_VSMMD_STS\t\t\t0x0008\n#define SR_VSMMD_CTRL\t\t\t0x0009\n\n#define VR_MII_DIG_CTRL1\t\t\t0x8000\n#define VR_MII_DIG_CTRL1_VR_RST_\t\tBIT(15)\n#define VR_MII_DIG_CTRL1_R2TLBE_\t\tBIT(14)\n#define VR_MII_DIG_CTRL1_EN_VSMMD1_\t\tBIT(13)\n#define VR_MII_DIG_CTRL1_CS_EN_\t\t\tBIT(10)\n#define VR_MII_DIG_CTRL1_MAC_AUTO_SW_\t\tBIT(9)\n#define VR_MII_DIG_CTRL1_INIT_\t\t\tBIT(8)\n#define VR_MII_DIG_CTRL1_DTXLANED_0_\t\tBIT(4)\n#define VR_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_\tBIT(3)\n#define VR_MII_DIG_CTRL1_EN_2_5G_MODE_\t\tBIT(2)\n#define VR_MII_DIG_CTRL1_BYP_PWRUP_\t\tBIT(1)\n#define VR_MII_DIG_CTRL1_PHY_MODE_CTRL_\t\tBIT(0)\n#define VR_MII_AN_CTRL\t\t\t\t0x8001\n#define VR_MII_AN_CTRL_MII_CTRL_\t\tBIT(8)\n#define VR_MII_AN_CTRL_SGMII_LINK_STS_\t\tBIT(4)\n#define VR_MII_AN_CTRL_TX_CONFIG_\t\tBIT(3)\n#define VR_MII_AN_CTRL_1000BASE_X_\t\t(0)\n#define VR_MII_AN_CTRL_SGMII_MODE_\t\t(2)\n#define VR_MII_AN_CTRL_QSGMII_MODE_\t\t(3)\n#define VR_MII_AN_CTRL_PCS_MODE_SHIFT_\t\t(1)\n#define VR_MII_AN_CTRL_PCS_MODE_MASK_\t\tGENMASK(2, 1)\n#define VR_MII_AN_CTRL_MII_AN_INTR_EN_\t\tBIT(0)\n#define VR_MII_AN_INTR_STS\t\t\t0x8002\n#define VR_MII_AN_INTR_STS_LINK_UP_\t\tBIT(4)\n#define VR_MII_AN_INTR_STS_SPEED_MASK_\t\tGENMASK(3, 2)\n#define VR_MII_AN_INTR_STS_1000_MBPS_\t\tBIT(3)\n#define VR_MII_AN_INTR_STS_100_MBPS_\t\tBIT(2)\n#define VR_MII_AN_INTR_STS_10_MBPS_\t\t(0)\n#define VR_MII_AN_INTR_STS_FDX_\t\t\tBIT(1)\n#define VR_MII_AN_INTR_STS_CL37_ANCMPLT_INTR_\tBIT(0)\n\n#define VR_MII_LINK_TIMER_CTRL\t\t\t0x800A\n#define VR_MII_DIG_STS                          0x8010\n#define VR_MII_DIG_STS_PSEQ_STATE_MASK_         GENMASK(4, 2)\n#define VR_MII_DIG_STS_PSEQ_STATE_POS_          (2)\n#define VR_MII_GEN2_4_MPLL_CTRL0\t\t0x8078\n#define VR_MII_MPLL_CTRL0_REF_CLK_DIV2_\t\tBIT(12)\n#define VR_MII_MPLL_CTRL0_USE_REFCLK_PAD_\tBIT(4)\n#define VR_MII_GEN2_4_MPLL_CTRL1\t\t0x8079\n#define VR_MII_MPLL_CTRL1_MPLL_MULTIPLIER_\tGENMASK(6, 0)\n#define VR_MII_BAUD_RATE_3P125GBPS\t\t(3125)\n#define VR_MII_BAUD_RATE_1P25GBPS\t\t(1250)\n#define VR_MII_MPLL_MULTIPLIER_125\t\t(125)\n#define VR_MII_MPLL_MULTIPLIER_100\t\t(100)\n#define VR_MII_MPLL_MULTIPLIER_50\t\t(50)\n#define VR_MII_MPLL_MULTIPLIER_40\t\t(40)\n#define VR_MII_GEN2_4_MISC_CTRL1\t\t0x809A\n#define VR_MII_CTRL1_RX_RATE_0_MASK_\t\tGENMASK(3, 2)\n#define VR_MII_CTRL1_RX_RATE_0_SHIFT_\t\t(2)\n#define VR_MII_CTRL1_TX_RATE_0_MASK_\t\tGENMASK(1, 0)\n#define VR_MII_MPLL_BAUD_CLK\t\t\t(0)\n#define VR_MII_MPLL_BAUD_CLK_DIV_2\t\t(1)\n#define VR_MII_MPLL_BAUD_CLK_DIV_4\t\t(2)\n\n#define INT_STS\t\t\t\t(0x780)\n#define INT_BIT_DMA_RX_(channel)\tBIT(24 + (channel))\n#define INT_BIT_ALL_RX_\t\t\t(0x0F000000)\n#define INT_BIT_DMA_TX_(channel)\tBIT(16 + (channel))\n#define INT_BIT_ALL_TX_\t\t\t(0x000F0000)\n#define INT_BIT_SW_GP_\t\t\tBIT(9)\n#define INT_BIT_1588_\t\t\tBIT(7)\n#define INT_BIT_ALL_OTHER_\t\t(INT_BIT_SW_GP_ | INT_BIT_1588_)\n#define INT_BIT_MAS_\t\t\tBIT(0)\n\n#define INT_SET\t\t\t\t(0x784)\n\n#define INT_EN_SET\t\t\t(0x788)\n\n#define INT_EN_CLR\t\t\t(0x78C)\n\n#define INT_STS_R2C\t\t\t(0x790)\n\n#define INT_VEC_EN_SET\t\t\t(0x794)\n#define INT_VEC_EN_CLR\t\t\t(0x798)\n#define INT_VEC_EN_AUTO_CLR\t\t(0x79C)\n#define INT_VEC_EN_(vector_index)\tBIT(0 + vector_index)\n\n#define INT_VEC_MAP0\t\t\t(0x7A0)\n#define INT_VEC_MAP0_RX_VEC_(channel, vector)\t\\\n\t(((u32)(vector)) << ((channel) << 2))\n\n#define INT_VEC_MAP1\t\t\t(0x7A4)\n#define INT_VEC_MAP1_TX_VEC_(channel, vector)\t\\\n\t(((u32)(vector)) << ((channel) << 2))\n\n#define INT_VEC_MAP2\t\t\t(0x7A8)\n\n#define INT_MOD_MAP0\t\t\t(0x7B0)\n\n#define INT_MOD_MAP1\t\t\t(0x7B4)\n\n#define INT_MOD_MAP2\t\t\t(0x7B8)\n\n#define INT_MOD_CFG0\t\t\t(0x7C0)\n#define INT_MOD_CFG1\t\t\t(0x7C4)\n#define INT_MOD_CFG2\t\t\t(0x7C8)\n#define INT_MOD_CFG3\t\t\t(0x7CC)\n#define INT_MOD_CFG4\t\t\t(0x7D0)\n#define INT_MOD_CFG5\t\t\t(0x7D4)\n#define INT_MOD_CFG6\t\t\t(0x7D8)\n#define INT_MOD_CFG7\t\t\t(0x7DC)\n#define INT_MOD_CFG8\t\t\t(0x7E0)\n#define INT_MOD_CFG9\t\t\t(0x7E4)\n\n#define PTP_CMD_CTL\t\t\t\t\t(0x0A00)\n#define PTP_CMD_CTL_PTP_LTC_TARGET_READ_\t\tBIT(13)\n#define PTP_CMD_CTL_PTP_CLK_STP_NSEC_\t\t\tBIT(6)\n#define PTP_CMD_CTL_PTP_CLOCK_STEP_SEC_\t\t\tBIT(5)\n#define PTP_CMD_CTL_PTP_CLOCK_LOAD_\t\t\tBIT(4)\n#define PTP_CMD_CTL_PTP_CLOCK_READ_\t\t\tBIT(3)\n#define PTP_CMD_CTL_PTP_ENABLE_\t\t\t\tBIT(2)\n#define PTP_CMD_CTL_PTP_DISABLE_\t\t\tBIT(1)\n#define PTP_CMD_CTL_PTP_RESET_\t\t\t\tBIT(0)\n#define PTP_GENERAL_CONFIG\t\t\t\t(0x0A04)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_X_MASK_(channel) \\\n\t(0x7 << (1 + ((channel) << 2)))\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_100NS_\t(0)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_10US_\t(1)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_100US_\t(2)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_1MS_\t(3)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_10MS_\t(4)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_200MS_\t(5)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_TOGGLE_\t(6)\n#define PTP_GENERAL_CONFIG_CLOCK_EVENT_X_SET_(channel, value) \\\n\t(((value) & 0x7) << (1 + ((channel) << 2)))\n#define PTP_GENERAL_CONFIG_RELOAD_ADD_X_(channel)\t(BIT((channel) << 2))\n\n#define HS_PTP_GENERAL_CONFIG\t\t\t\t(0x0A04)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_X_MASK_(channel) \\\n\t(0xf << (4 + ((channel) << 2)))\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_100NS_\t(0)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_500NS_\t(1)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_1US_\t\t(2)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_5US_\t\t(3)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_10US_\t\t(4)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_50US_\t\t(5)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_100US_\t(6)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_500US_\t(7)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_1MS_\t\t(8)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_5MS_\t\t(9)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_10MS_\t\t(10)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_50MS_\t\t(11)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_100MS_\t(12)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_200MS_\t(13)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_TOGG_\t\t(14)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_INT_\t\t(15)\n#define HS_PTP_GENERAL_CONFIG_CLOCK_EVENT_X_SET_(channel, value) \\\n\t(((value) & 0xf) << (4 + ((channel) << 2)))\n#define HS_PTP_GENERAL_CONFIG_EVENT_POL_X_(channel)\t(BIT(1 + ((channel) * 2)))\n#define HS_PTP_GENERAL_CONFIG_RELOAD_ADD_X_(channel)\t(BIT((channel) * 2))\n\n#define PTP_INT_STS\t\t\t\t(0x0A08)\n#define PTP_INT_IO_FE_MASK_\t\t\tGENMASK(31, 24)\n#define PTP_INT_IO_FE_SHIFT_\t\t\t(24)\n#define PTP_INT_IO_FE_SET_(channel)\t\tBIT(24 + (channel))\n#define PTP_INT_IO_RE_MASK_\t\t\tGENMASK(23, 16)\n#define PTP_INT_IO_RE_SHIFT_\t\t\t(16)\n#define PTP_INT_IO_RE_SET_(channel)\t\tBIT(16 + (channel))\n#define PTP_INT_TX_TS_OVRFL_INT_\t\tBIT(14)\n#define PTP_INT_TX_SWTS_ERR_INT_\t\tBIT(13)\n#define PTP_INT_TX_TS_INT_\t\t\tBIT(12)\n#define PTP_INT_RX_TS_OVRFL_INT_\t\tBIT(9)\n#define PTP_INT_RX_TS_INT_\t\t\tBIT(8)\n#define PTP_INT_TIMER_INT_B_\t\t\tBIT(1)\n#define PTP_INT_TIMER_INT_A_\t\t\tBIT(0)\n#define PTP_INT_EN_SET\t\t\t\t(0x0A0C)\n#define PTP_INT_EN_FE_EN_SET_(channel)\t\tBIT(24 + (channel))\n#define PTP_INT_EN_RE_EN_SET_(channel)\t\tBIT(16 + (channel))\n#define PTP_INT_EN_TIMER_SET_(channel)\t\tBIT(channel)\n#define PTP_INT_EN_CLR\t\t\t\t(0x0A10)\n#define PTP_INT_EN_FE_EN_CLR_(channel)\t\tBIT(24 + (channel))\n#define PTP_INT_EN_RE_EN_CLR_(channel)\t\tBIT(16 + (channel))\n#define PTP_INT_BIT_TX_SWTS_ERR_\t\tBIT(13)\n#define PTP_INT_BIT_TX_TS_\t\t\tBIT(12)\n#define PTP_INT_BIT_TIMER_B_\t\t\tBIT(1)\n#define PTP_INT_BIT_TIMER_A_\t\t\tBIT(0)\n\n#define PTP_CLOCK_SEC\t\t\t\t(0x0A14)\n#define PTP_CLOCK_NS\t\t\t\t(0x0A18)\n#define PTP_CLOCK_SUBNS\t\t\t\t(0x0A1C)\n#define PTP_CLOCK_RATE_ADJ\t\t\t(0x0A20)\n#define PTP_CLOCK_RATE_ADJ_DIR_\t\t\tBIT(31)\n#define PTP_CLOCK_STEP_ADJ\t\t\t(0x0A2C)\n#define PTP_CLOCK_STEP_ADJ_DIR_\t\t\tBIT(31)\n#define PTP_CLOCK_STEP_ADJ_VALUE_MASK_\t\t(0x3FFFFFFF)\n#define PTP_CLOCK_TARGET_SEC_X(channel)\t\t(0x0A30 + ((channel) << 4))\n#define PTP_CLOCK_TARGET_NS_X(channel)\t\t(0x0A34 + ((channel) << 4))\n#define PTP_CLOCK_TARGET_RELOAD_SEC_X(channel)\t(0x0A38 + ((channel) << 4))\n#define PTP_CLOCK_TARGET_RELOAD_NS_X(channel)\t(0x0A3C + ((channel) << 4))\n#define PTP_LTC_SET_SEC_HI\t\t\t(0x0A50)\n#define PTP_LTC_SET_SEC_HI_SEC_47_32_MASK_\tGENMASK(15, 0)\n#define PTP_VERSION\t\t\t\t(0x0A54)\n#define PTP_VERSION_TX_UP_MASK_\t\t\tGENMASK(31, 24)\n#define PTP_VERSION_TX_LO_MASK_\t\t\tGENMASK(23, 16)\n#define PTP_VERSION_RX_UP_MASK_\t\t\tGENMASK(15, 8)\n#define PTP_VERSION_RX_LO_MASK_\t\t\tGENMASK(7, 0)\n#define PTP_IO_SEL\t\t\t\t(0x0A58)\n#define PTP_IO_SEL_MASK_\t\t\tGENMASK(10, 8)\n#define PTP_IO_SEL_SHIFT_\t\t\t(8)\n#define PTP_LATENCY\t\t\t\t(0x0A5C)\n#define PTP_LATENCY_TX_SET_(tx_latency)\t\t(((u32)(tx_latency)) << 16)\n#define PTP_LATENCY_RX_SET_(rx_latency)\t\t\\\n\t(((u32)(rx_latency)) & 0x0000FFFF)\n#define PTP_CAP_INFO\t\t\t\t(0x0A60)\n#define PTP_CAP_INFO_TX_TS_CNT_GET_(reg_val)\t(((reg_val) & 0x00000070) >> 4)\n\n#define PTP_TX_MOD\t\t\t\t(0x0AA4)\n#define PTP_TX_MOD_TX_PTP_SYNC_TS_INSERT_\t(0x10000000)\n\n#define PTP_TX_MOD2\t\t\t\t(0x0AA8)\n#define PTP_TX_MOD2_TX_PTP_CLR_UDPV4_CHKSUM_\t(0x00000001)\n\n#define PTP_TX_EGRESS_SEC\t\t\t(0x0AAC)\n#define PTP_TX_EGRESS_NS\t\t\t(0x0AB0)\n#define PTP_TX_EGRESS_NS_CAPTURE_CAUSE_MASK_\t(0xC0000000)\n#define PTP_TX_EGRESS_NS_CAPTURE_CAUSE_AUTO_\t(0x00000000)\n#define PTP_TX_EGRESS_NS_CAPTURE_CAUSE_SW_\t(0x40000000)\n#define PTP_TX_EGRESS_NS_TS_NS_MASK_\t\t(0x3FFFFFFF)\n\n#define PTP_TX_MSG_HEADER\t\t\t(0x0AB4)\n#define PTP_TX_MSG_HEADER_MSG_TYPE_\t\t(0x000F0000)\n#define PTP_TX_MSG_HEADER_MSG_TYPE_SYNC_\t(0x00000000)\n\n#define PTP_TX_CAP_INFO\t\t\t\t(0x0AB8)\n#define PTP_TX_CAP_INFO_TX_CH_MASK_\t\tGENMASK(1, 0)\n#define PTP_TX_DOMAIN\t\t\t\t(0x0ABC)\n#define PTP_TX_DOMAIN_MASK_\t\t\tGENMASK(23, 16)\n#define PTP_TX_DOMAIN_RANGE_EN_\t\t\tBIT(15)\n#define PTP_TX_DOMAIN_RANGE_MASK_\t\tGENMASK(7, 0)\n#define PTP_TX_SDOID\t\t\t\t(0x0AC0)\n#define PTP_TX_SDOID_MASK_\t\t\tGENMASK(23, 16)\n#define PTP_TX_SDOID_RANGE_EN_\t\t\tBIT(15)\n#define PTP_TX_SDOID_11_0_MASK_\t\t\tGENMASK(7, 0)\n#define PTP_IO_CAP_CONFIG\t\t\t(0x0AC4)\n#define PTP_IO_CAP_CONFIG_LOCK_FE_(channel)\tBIT(24 + (channel))\n#define PTP_IO_CAP_CONFIG_LOCK_RE_(channel)\tBIT(16 + (channel))\n#define PTP_IO_CAP_CONFIG_FE_CAP_EN_(channel)\tBIT(8 + (channel))\n#define PTP_IO_CAP_CONFIG_RE_CAP_EN_(channel)\tBIT(0 + (channel))\n#define PTP_IO_RE_LTC_SEC_CAP_X\t\t\t(0x0AC8)\n#define PTP_IO_RE_LTC_NS_CAP_X\t\t\t(0x0ACC)\n#define PTP_IO_FE_LTC_SEC_CAP_X\t\t\t(0x0AD0)\n#define PTP_IO_FE_LTC_NS_CAP_X\t\t\t(0x0AD4)\n#define PTP_IO_EVENT_OUTPUT_CFG\t\t\t(0x0AD8)\n#define PTP_IO_EVENT_OUTPUT_CFG_SEL_(channel)\tBIT(16 + (channel))\n#define PTP_IO_EVENT_OUTPUT_CFG_EN_(channel)\tBIT(0 + (channel))\n#define PTP_IO_PIN_CFG\t\t\t\t(0x0ADC)\n#define PTP_IO_PIN_CFG_OBUF_TYPE_(channel)\tBIT(0 + (channel))\n#define PTP_LTC_RD_SEC_HI\t\t\t(0x0AF0)\n#define PTP_LTC_RD_SEC_HI_SEC_47_32_MASK_\tGENMASK(15, 0)\n#define PTP_LTC_RD_SEC_LO\t\t\t(0x0AF4)\n#define PTP_LTC_RD_NS\t\t\t\t(0x0AF8)\n#define PTP_LTC_RD_NS_29_0_MASK_\t\tGENMASK(29, 0)\n#define PTP_LTC_RD_SUBNS\t\t\t(0x0AFC)\n#define PTP_RX_USER_MAC_HI\t\t\t(0x0B00)\n#define PTP_RX_USER_MAC_HI_47_32_MASK_\t\tGENMASK(15, 0)\n#define PTP_RX_USER_MAC_LO\t\t\t(0x0B04)\n#define PTP_RX_USER_IP_ADDR_0\t\t\t(0x0B20)\n#define PTP_RX_USER_IP_ADDR_1\t\t\t(0x0B24)\n#define PTP_RX_USER_IP_ADDR_2\t\t\t(0x0B28)\n#define PTP_RX_USER_IP_ADDR_3\t\t\t(0x0B2C)\n#define PTP_RX_USER_IP_MASK_0\t\t\t(0x0B30)\n#define PTP_RX_USER_IP_MASK_1\t\t\t(0x0B34)\n#define PTP_RX_USER_IP_MASK_2\t\t\t(0x0B38)\n#define PTP_RX_USER_IP_MASK_3\t\t\t(0x0B3C)\n#define PTP_TX_USER_MAC_HI\t\t\t(0x0B40)\n#define PTP_TX_USER_MAC_HI_47_32_MASK_\t\tGENMASK(15, 0)\n#define PTP_TX_USER_MAC_LO\t\t\t(0x0B44)\n#define PTP_TX_USER_IP_ADDR_0\t\t\t(0x0B60)\n#define PTP_TX_USER_IP_ADDR_1\t\t\t(0x0B64)\n#define PTP_TX_USER_IP_ADDR_2\t\t\t(0x0B68)\n#define PTP_TX_USER_IP_ADDR_3\t\t\t(0x0B6C)\n#define PTP_TX_USER_IP_MASK_0\t\t\t(0x0B70)\n#define PTP_TX_USER_IP_MASK_1\t\t\t(0x0B74)\n#define PTP_TX_USER_IP_MASK_2\t\t\t(0x0B78)\n#define PTP_TX_USER_IP_MASK_3\t\t\t(0x0B7C)\n\n#define DMAC_CFG\t\t\t\t(0xC00)\n#define DMAC_CFG_COAL_EN_\t\t\tBIT(16)\n#define DMAC_CFG_CH_ARB_SEL_RX_HIGH_\t\t(0x00000000)\n#define DMAC_CFG_MAX_READ_REQ_MASK_\t\t(0x00000070)\n#define DMAC_CFG_MAX_READ_REQ_SET_(val)\t\\\n\t((((u32)(val)) << 4) & DMAC_CFG_MAX_READ_REQ_MASK_)\n#define DMAC_CFG_MAX_DSPACE_16_\t\t\t(0x00000000)\n#define DMAC_CFG_MAX_DSPACE_32_\t\t\t(0x00000001)\n#define DMAC_CFG_MAX_DSPACE_64_\t\t\tBIT(1)\n#define DMAC_CFG_MAX_DSPACE_128_\t\t(0x00000003)\n\n#define DMAC_COAL_CFG\t\t\t\t(0xC04)\n#define DMAC_COAL_CFG_TIMER_LIMIT_MASK_\t\t(0xFFF00000)\n#define DMAC_COAL_CFG_TIMER_LIMIT_SET_(val)\t\\\n\t((((u32)(val)) << 20) & DMAC_COAL_CFG_TIMER_LIMIT_MASK_)\n#define DMAC_COAL_CFG_TIMER_TX_START_\t\tBIT(19)\n#define DMAC_COAL_CFG_FLUSH_INTS_\t\tBIT(18)\n#define DMAC_COAL_CFG_INT_EXIT_COAL_\t\tBIT(17)\n#define DMAC_COAL_CFG_CSR_EXIT_COAL_\t\tBIT(16)\n#define DMAC_COAL_CFG_TX_THRES_MASK_\t\t(0x0000FF00)\n#define DMAC_COAL_CFG_TX_THRES_SET_(val)\t\\\n\t((((u32)(val)) << 8) & DMAC_COAL_CFG_TX_THRES_MASK_)\n#define DMAC_COAL_CFG_RX_THRES_MASK_\t\t(0x000000FF)\n#define DMAC_COAL_CFG_RX_THRES_SET_(val)\t\\\n\t(((u32)(val)) & DMAC_COAL_CFG_RX_THRES_MASK_)\n\n#define DMAC_OBFF_CFG\t\t\t\t(0xC08)\n#define DMAC_OBFF_TX_THRES_MASK_\t\t(0x0000FF00)\n#define DMAC_OBFF_TX_THRES_SET_(val)\t\\\n\t((((u32)(val)) << 8) & DMAC_OBFF_TX_THRES_MASK_)\n#define DMAC_OBFF_RX_THRES_MASK_\t\t(0x000000FF)\n#define DMAC_OBFF_RX_THRES_SET_(val)\t\\\n\t(((u32)(val)) & DMAC_OBFF_RX_THRES_MASK_)\n\n#define DMAC_CMD\t\t\t\t(0xC0C)\n#define DMAC_CMD_SWR_\t\t\t\tBIT(31)\n#define DMAC_CMD_TX_SWR_(channel)\t\tBIT(24 + (channel))\n#define DMAC_CMD_START_T_(channel)\t\tBIT(20 + (channel))\n#define DMAC_CMD_STOP_T_(channel)\t\tBIT(16 + (channel))\n#define DMAC_CMD_RX_SWR_(channel)\t\tBIT(8 + (channel))\n#define DMAC_CMD_START_R_(channel)\t\tBIT(4 + (channel))\n#define DMAC_CMD_STOP_R_(channel)\t\tBIT(0 + (channel))\n\n#define DMAC_INT_STS\t\t\t\t(0xC10)\n#define DMAC_INT_EN_SET\t\t\t\t(0xC14)\n#define DMAC_INT_EN_CLR\t\t\t\t(0xC18)\n#define DMAC_INT_BIT_RXFRM_(channel)\t\tBIT(16 + (channel))\n#define DMAC_INT_BIT_TX_IOC_(channel)\t\tBIT(0 + (channel))\n\n#define RX_CFG_A(channel)\t\t\t(0xC40 + ((channel) << 6))\n#define RX_CFG_A_RX_WB_ON_INT_TMR_\t\tBIT(30)\n#define RX_CFG_A_RX_WB_THRES_MASK_\t\t(0x1F000000)\n#define RX_CFG_A_RX_WB_THRES_SET_(val)\t\\\n\t((((u32)(val)) << 24) & RX_CFG_A_RX_WB_THRES_MASK_)\n#define RX_CFG_A_RX_PF_THRES_MASK_\t\t(0x001F0000)\n#define RX_CFG_A_RX_PF_THRES_SET_(val)\t\\\n\t((((u32)(val)) << 16) & RX_CFG_A_RX_PF_THRES_MASK_)\n#define RX_CFG_A_RX_PF_PRI_THRES_MASK_\t\t(0x00001F00)\n#define RX_CFG_A_RX_PF_PRI_THRES_SET_(val)\t\\\n\t((((u32)(val)) << 8) & RX_CFG_A_RX_PF_PRI_THRES_MASK_)\n#define RX_CFG_A_RX_HP_WB_EN_\t\t\tBIT(5)\n\n#define RX_CFG_B(channel)\t\t\t(0xC44 + ((channel) << 6))\n#define RX_CFG_B_TS_ALL_RX_\t\t\tBIT(29)\n#define RX_CFG_B_RX_PAD_MASK_\t\t\t(0x03000000)\n#define RX_CFG_B_RX_PAD_0_\t\t\t(0x00000000)\n#define RX_CFG_B_RX_PAD_2_\t\t\t(0x02000000)\n#define RX_CFG_B_RDMABL_512_\t\t\t(0x00040000)\n#define RX_CFG_B_RX_RING_LEN_MASK_\t\t(0x0000FFFF)\n\n#define RX_BASE_ADDRH(channel)\t\t\t(0xC48 + ((channel) << 6))\n\n#define RX_BASE_ADDRL(channel)\t\t\t(0xC4C + ((channel) << 6))\n\n#define RX_HEAD_WRITEBACK_ADDRH(channel)\t(0xC50 + ((channel) << 6))\n\n#define RX_HEAD_WRITEBACK_ADDRL(channel)\t(0xC54 + ((channel) << 6))\n\n#define RX_HEAD(channel)\t\t\t(0xC58 + ((channel) << 6))\n\n#define RX_TAIL(channel)\t\t\t(0xC5C + ((channel) << 6))\n#define RX_TAIL_SET_TOP_INT_EN_\t\t\tBIT(30)\n#define RX_TAIL_SET_TOP_INT_VEC_EN_\t\tBIT(29)\n\n#define RX_CFG_C(channel)\t\t\t(0xC64 + ((channel) << 6))\n#define RX_CFG_C_RX_TOP_INT_EN_AUTO_CLR_\tBIT(6)\n#define RX_CFG_C_RX_INT_EN_R2C_\t\t\tBIT(4)\n#define RX_CFG_C_RX_DMA_INT_STS_AUTO_CLR_\tBIT(3)\n#define RX_CFG_C_RX_INT_STS_R2C_MODE_MASK_\t(0x00000007)\n\n#define TX_CFG_A(channel)\t\t\t(0xD40 + ((channel) << 6))\n#define TX_CFG_A_TX_HP_WB_ON_INT_TMR_\t\tBIT(30)\n#define TX_CFG_A_TX_TMR_HPWB_SEL_IOC_\t\t(0x10000000)\n#define TX_CFG_A_TX_PF_THRES_MASK_\t\t(0x001F0000)\n#define TX_CFG_A_TX_PF_THRES_SET_(value)\t\\\n\t((((u32)(value)) << 16) & TX_CFG_A_TX_PF_THRES_MASK_)\n#define TX_CFG_A_TX_PF_PRI_THRES_MASK_\t\t(0x00001F00)\n#define TX_CFG_A_TX_PF_PRI_THRES_SET_(value)\t\\\n\t((((u32)(value)) << 8) & TX_CFG_A_TX_PF_PRI_THRES_MASK_)\n#define TX_CFG_A_TX_HP_WB_EN_\t\t\tBIT(5)\n#define TX_CFG_A_TX_HP_WB_THRES_MASK_\t\t(0x0000000F)\n#define TX_CFG_A_TX_HP_WB_THRES_SET_(value)\t\\\n\t(((u32)(value)) & TX_CFG_A_TX_HP_WB_THRES_MASK_)\n\n#define TX_CFG_B(channel)\t\t\t(0xD44 + ((channel) << 6))\n#define TX_CFG_B_TDMABL_512_\t\t\t(0x00040000)\n#define TX_CFG_B_TX_RING_LEN_MASK_\t\t(0x0000FFFF)\n\n#define TX_BASE_ADDRH(channel)\t\t\t(0xD48 + ((channel) << 6))\n\n#define TX_BASE_ADDRL(channel)\t\t\t(0xD4C + ((channel) << 6))\n\n#define TX_HEAD_WRITEBACK_ADDRH(channel)\t(0xD50 + ((channel) << 6))\n\n#define TX_HEAD_WRITEBACK_ADDRL(channel)\t(0xD54 + ((channel) << 6))\n\n#define TX_HEAD(channel)\t\t\t(0xD58 + ((channel) << 6))\n\n#define TX_TAIL(channel)\t\t\t(0xD5C + ((channel) << 6))\n#define TX_TAIL_SET_DMAC_INT_EN_\t\tBIT(31)\n#define TX_TAIL_SET_TOP_INT_EN_\t\t\tBIT(30)\n#define TX_TAIL_SET_TOP_INT_VEC_EN_\t\tBIT(29)\n\n#define TX_CFG_C(channel)\t\t\t(0xD64 + ((channel) << 6))\n#define TX_CFG_C_TX_TOP_INT_EN_AUTO_CLR_\tBIT(6)\n#define TX_CFG_C_TX_DMA_INT_EN_AUTO_CLR_\tBIT(5)\n#define TX_CFG_C_TX_INT_EN_R2C_\t\t\tBIT(4)\n#define TX_CFG_C_TX_DMA_INT_STS_AUTO_CLR_\tBIT(3)\n#define TX_CFG_C_TX_INT_STS_R2C_MODE_MASK_\t(0x00000007)\n\n#define OTP_PWR_DN\t\t\t\t(0x1000)\n#define OTP_PWR_DN_PWRDN_N_\t\t\tBIT(0)\n\n#define OTP_ADDR_HIGH\t\t\t\t(0x1004)\n#define OTP_ADDR_LOW\t\t\t\t(0x1008)\n\n#define OTP_PRGM_DATA\t\t\t\t(0x1010)\n\n#define OTP_PRGM_MODE\t\t\t\t(0x1014)\n#define OTP_PRGM_MODE_BYTE_\t\t\tBIT(0)\n\n#define OTP_READ_DATA\t\t\t\t(0x1018)\n\n#define OTP_FUNC_CMD\t\t\t\t(0x1020)\n#define OTP_FUNC_CMD_READ_\t\t\tBIT(0)\n\n#define OTP_TST_CMD\t\t\t\t(0x1024)\n#define OTP_TST_CMD_PRGVRFY_\t\t\tBIT(3)\n\n#define OTP_CMD_GO\t\t\t\t(0x1028)\n#define OTP_CMD_GO_GO_\t\t\t\tBIT(0)\n\n#define OTP_STATUS\t\t\t\t(0x1030)\n#define OTP_STATUS_BUSY_\t\t\tBIT(0)\n\n \n#define HS_OTP_BLOCK_BASE\t\t\t(ETH_SYS_REG_ADDR_BASE + \\\n\t\t\t\t\t\t ETH_OTP_REG_ADDR_BASE)\n#define HS_OTP_PWR_DN\t\t\t\t(HS_OTP_BLOCK_BASE + 0x0)\n#define HS_OTP_ADDR_HIGH\t\t\t(HS_OTP_BLOCK_BASE + 0x4)\n#define HS_OTP_ADDR_LOW\t\t\t\t(HS_OTP_BLOCK_BASE + 0x8)\n#define HS_OTP_PRGM_DATA\t\t\t(HS_OTP_BLOCK_BASE + 0x10)\n#define HS_OTP_PRGM_MODE\t\t\t(HS_OTP_BLOCK_BASE + 0x14)\n#define HS_OTP_READ_DATA\t\t\t(HS_OTP_BLOCK_BASE + 0x18)\n#define HS_OTP_FUNC_CMD\t\t\t\t(HS_OTP_BLOCK_BASE + 0x20)\n#define HS_OTP_TST_CMD\t\t\t\t(HS_OTP_BLOCK_BASE + 0x24)\n#define HS_OTP_CMD_GO\t\t\t\t(HS_OTP_BLOCK_BASE + 0x28)\n#define HS_OTP_STATUS\t\t\t\t(HS_OTP_BLOCK_BASE + 0x30)\n\n \n#define STAT_RX_FCS_ERRORS\t\t\t(0x1200)\n#define STAT_RX_ALIGNMENT_ERRORS\t\t(0x1204)\n#define STAT_RX_FRAGMENT_ERRORS\t\t\t(0x1208)\n#define STAT_RX_JABBER_ERRORS\t\t\t(0x120C)\n#define STAT_RX_UNDERSIZE_FRAME_ERRORS\t\t(0x1210)\n#define STAT_RX_OVERSIZE_FRAME_ERRORS\t\t(0x1214)\n#define STAT_RX_DROPPED_FRAMES\t\t\t(0x1218)\n#define STAT_RX_UNICAST_BYTE_COUNT\t\t(0x121C)\n#define STAT_RX_BROADCAST_BYTE_COUNT\t\t(0x1220)\n#define STAT_RX_MULTICAST_BYTE_COUNT\t\t(0x1224)\n#define STAT_RX_UNICAST_FRAMES\t\t\t(0x1228)\n#define STAT_RX_BROADCAST_FRAMES\t\t(0x122C)\n#define STAT_RX_MULTICAST_FRAMES\t\t(0x1230)\n#define STAT_RX_PAUSE_FRAMES\t\t\t(0x1234)\n#define STAT_RX_64_BYTE_FRAMES\t\t\t(0x1238)\n#define STAT_RX_65_127_BYTE_FRAMES\t\t(0x123C)\n#define STAT_RX_128_255_BYTE_FRAMES\t\t(0x1240)\n#define STAT_RX_256_511_BYTES_FRAMES\t\t(0x1244)\n#define STAT_RX_512_1023_BYTE_FRAMES\t\t(0x1248)\n#define STAT_RX_1024_1518_BYTE_FRAMES\t\t(0x124C)\n#define STAT_RX_GREATER_1518_BYTE_FRAMES\t(0x1250)\n#define STAT_RX_TOTAL_FRAMES\t\t\t(0x1254)\n#define STAT_EEE_RX_LPI_TRANSITIONS\t\t(0x1258)\n#define STAT_EEE_RX_LPI_TIME\t\t\t(0x125C)\n#define STAT_RX_COUNTER_ROLLOVER_STATUS\t\t(0x127C)\n\n#define STAT_TX_FCS_ERRORS\t\t\t(0x1280)\n#define STAT_TX_EXCESS_DEFERRAL_ERRORS\t\t(0x1284)\n#define STAT_TX_CARRIER_ERRORS\t\t\t(0x1288)\n#define STAT_TX_BAD_BYTE_COUNT\t\t\t(0x128C)\n#define STAT_TX_SINGLE_COLLISIONS\t\t(0x1290)\n#define STAT_TX_MULTIPLE_COLLISIONS\t\t(0x1294)\n#define STAT_TX_EXCESSIVE_COLLISION\t\t(0x1298)\n#define STAT_TX_LATE_COLLISIONS\t\t\t(0x129C)\n#define STAT_TX_UNICAST_BYTE_COUNT\t\t(0x12A0)\n#define STAT_TX_BROADCAST_BYTE_COUNT\t\t(0x12A4)\n#define STAT_TX_MULTICAST_BYTE_COUNT\t\t(0x12A8)\n#define STAT_TX_UNICAST_FRAMES\t\t\t(0x12AC)\n#define STAT_TX_BROADCAST_FRAMES\t\t(0x12B0)\n#define STAT_TX_MULTICAST_FRAMES\t\t(0x12B4)\n#define STAT_TX_PAUSE_FRAMES\t\t\t(0x12B8)\n#define STAT_TX_64_BYTE_FRAMES\t\t\t(0x12BC)\n#define STAT_TX_65_127_BYTE_FRAMES\t\t(0x12C0)\n#define STAT_TX_128_255_BYTE_FRAMES\t\t(0x12C4)\n#define STAT_TX_256_511_BYTES_FRAMES\t\t(0x12C8)\n#define STAT_TX_512_1023_BYTE_FRAMES\t\t(0x12CC)\n#define STAT_TX_1024_1518_BYTE_FRAMES\t\t(0x12D0)\n#define STAT_TX_GREATER_1518_BYTE_FRAMES\t(0x12D4)\n#define STAT_TX_TOTAL_FRAMES\t\t\t(0x12D8)\n#define STAT_EEE_TX_LPI_TRANSITIONS\t\t(0x12DC)\n#define STAT_EEE_TX_LPI_TIME\t\t\t(0x12E0)\n#define STAT_TX_COUNTER_ROLLOVER_STATUS\t\t(0x12FC)\n\n \n\n#define LAN743X_MAX_RX_CHANNELS\t\t(4)\n#define LAN743X_MAX_TX_CHANNELS\t\t(1)\n#define PCI11X1X_MAX_TX_CHANNELS\t(4)\nstruct lan743x_adapter;\n\n#define LAN743X_USED_RX_CHANNELS\t(4)\n#define LAN743X_USED_TX_CHANNELS\t(1)\n#define PCI11X1X_USED_TX_CHANNELS\t(4)\n#define LAN743X_INT_MOD\t(400)\n\n#if (LAN743X_USED_RX_CHANNELS > LAN743X_MAX_RX_CHANNELS)\n#error Invalid LAN743X_USED_RX_CHANNELS\n#endif\n#if (LAN743X_USED_TX_CHANNELS > LAN743X_MAX_TX_CHANNELS)\n#error Invalid LAN743X_USED_TX_CHANNELS\n#endif\n#if (PCI11X1X_USED_TX_CHANNELS > PCI11X1X_MAX_TX_CHANNELS)\n#error Invalid PCI11X1X_USED_TX_CHANNELS\n#endif\n\n \n \n#define PCI_VENDOR_ID_SMSC\t\tPCI_VENDOR_ID_EFAR\n#define PCI_DEVICE_ID_SMSC_LAN7430\t(0x7430)\n#define PCI_DEVICE_ID_SMSC_LAN7431\t(0x7431)\n#define PCI_DEVICE_ID_SMSC_A011\t\t(0xA011)\n#define PCI_DEVICE_ID_SMSC_A041\t\t(0xA041)\n\n#define PCI_CONFIG_LENGTH\t\t(0x1000)\n\n \n#define CSR_LENGTH\t\t\t\t\t(0x2000)\n\n#define LAN743X_CSR_FLAG_IS_A0\t\t\t\tBIT(0)\n#define LAN743X_CSR_FLAG_IS_B0\t\t\t\tBIT(1)\n#define LAN743X_CSR_FLAG_SUPPORTS_INTR_AUTO_SET_CLR\tBIT(8)\n\nstruct lan743x_csr {\n\tu32 flags;\n\tu8 __iomem *csr_address;\n\tu32 id_rev;\n\tu32 fpga_rev;\n};\n\n \ntypedef void(*lan743x_vector_handler)(void *context, u32 int_sts, u32 flags);\n\n#define LAN743X_VECTOR_FLAG_IRQ_SHARED\t\t\tBIT(0)\n#define LAN743X_VECTOR_FLAG_SOURCE_STATUS_READ\t\tBIT(1)\n#define LAN743X_VECTOR_FLAG_SOURCE_STATUS_R2C\t\tBIT(2)\n#define LAN743X_VECTOR_FLAG_SOURCE_STATUS_W2C\t\tBIT(3)\n#define LAN743X_VECTOR_FLAG_SOURCE_ENABLE_CHECK\t\tBIT(4)\n#define LAN743X_VECTOR_FLAG_SOURCE_ENABLE_CLEAR\t\tBIT(5)\n#define LAN743X_VECTOR_FLAG_SOURCE_ENABLE_R2C\t\tBIT(6)\n#define LAN743X_VECTOR_FLAG_MASTER_ENABLE_CLEAR\t\tBIT(7)\n#define LAN743X_VECTOR_FLAG_MASTER_ENABLE_SET\t\tBIT(8)\n#define LAN743X_VECTOR_FLAG_VECTOR_ENABLE_ISR_CLEAR\tBIT(9)\n#define LAN743X_VECTOR_FLAG_VECTOR_ENABLE_ISR_SET\tBIT(10)\n#define LAN743X_VECTOR_FLAG_VECTOR_ENABLE_AUTO_CLEAR\tBIT(11)\n#define LAN743X_VECTOR_FLAG_VECTOR_ENABLE_AUTO_SET\tBIT(12)\n#define LAN743X_VECTOR_FLAG_SOURCE_ENABLE_AUTO_CLEAR\tBIT(13)\n#define LAN743X_VECTOR_FLAG_SOURCE_ENABLE_AUTO_SET\tBIT(14)\n#define LAN743X_VECTOR_FLAG_SOURCE_STATUS_AUTO_CLEAR\tBIT(15)\n\nstruct lan743x_vector {\n\tint\t\t\tirq;\n\tu32\t\t\tflags;\n\tstruct lan743x_adapter\t*adapter;\n\tint\t\t\tvector_index;\n\tu32\t\t\tint_mask;\n\tlan743x_vector_handler\thandler;\n\tvoid\t\t\t*context;\n};\n\n#define LAN743X_MAX_VECTOR_COUNT\t(8)\n#define PCI11X1X_MAX_VECTOR_COUNT\t(16)\n\nstruct lan743x_intr {\n\tint\t\t\tflags;\n\n\tunsigned int\t\tirq;\n\n\tstruct lan743x_vector\tvector_list[PCI11X1X_MAX_VECTOR_COUNT];\n\tint\t\t\tnumber_of_vectors;\n\tbool\t\t\tusing_vectors;\n\n\tbool\t\t\tsoftware_isr_flag;\n\twait_queue_head_t\tsoftware_isr_wq;\n};\n\n#define LAN743X_MAX_FRAME_SIZE\t\t\t(9 * 1024)\n\n \nstruct lan743x_phy {\n\tbool\tfc_autoneg;\n\tu8\tfc_request_control;\n};\n\n \nstruct lan743x_tx_descriptor;\nstruct lan743x_tx_buffer_info;\n\n#define GPIO_QUEUE_STARTED\t\t(0)\n#define GPIO_TX_FUNCTION\t\t(1)\n#define GPIO_TX_COMPLETION\t\t(2)\n#define GPIO_TX_FRAGMENT\t\t(3)\n\n#define TX_FRAME_FLAG_IN_PROGRESS\tBIT(0)\n\n#define TX_TS_FLAG_TIMESTAMPING_ENABLED\tBIT(0)\n#define TX_TS_FLAG_ONE_STEP_SYNC\tBIT(1)\n\nstruct lan743x_tx {\n\tstruct lan743x_adapter *adapter;\n\tu32\tts_flags;\n\tu32\tvector_flags;\n\tint\tchannel_number;\n\n\tint\tring_size;\n\tsize_t\tring_allocation_size;\n\tstruct lan743x_tx_descriptor *ring_cpu_ptr;\n\tdma_addr_t ring_dma_ptr;\n\t \n\tspinlock_t ring_lock;\n\tu32\t\tframe_flags;\n\tu32\t\tframe_first;\n\tu32\t\tframe_data0;\n\tu32\t\tframe_tail;\n\n\tstruct lan743x_tx_buffer_info *buffer_info;\n\n\t__le32\t\t*head_cpu_ptr;\n\tdma_addr_t\thead_dma_ptr;\n\tint\t\tlast_head;\n\tint\t\tlast_tail;\n\n\tstruct napi_struct napi;\n\tu32 frame_count;\n\tu32 rqd_descriptors;\n};\n\nvoid lan743x_tx_set_timestamping_mode(struct lan743x_tx *tx,\n\t\t\t\t      bool enable_timestamping,\n\t\t\t\t      bool enable_onestep_sync);\n\n \nstruct lan743x_rx_descriptor;\nstruct lan743x_rx_buffer_info;\n\nstruct lan743x_rx {\n\tstruct lan743x_adapter *adapter;\n\tu32\tvector_flags;\n\tint\tchannel_number;\n\n\tint\tring_size;\n\tsize_t\tring_allocation_size;\n\tstruct lan743x_rx_descriptor *ring_cpu_ptr;\n\tdma_addr_t ring_dma_ptr;\n\n\tstruct lan743x_rx_buffer_info *buffer_info;\n\n\t__le32\t\t*head_cpu_ptr;\n\tdma_addr_t\thead_dma_ptr;\n\tu32\t\tlast_head;\n\tu32\t\tlast_tail;\n\n\tstruct napi_struct napi;\n\n\tu32\t\tframe_count;\n\n\tstruct sk_buff *skb_head, *skb_tail;\n};\n\n \nenum lan743x_sgmii_lsd {\n\tPOWER_DOWN = 0,\n\tLINK_DOWN,\n\tANEG_BUSY,\n\tLINK_10HD,\n\tLINK_10FD,\n\tLINK_100HD,\n\tLINK_100FD,\n\tLINK_1000_MASTER,\n\tLINK_1000_SLAVE,\n\tLINK_2500_MASTER,\n\tLINK_2500_SLAVE\n};\n\nstruct lan743x_adapter {\n\tstruct net_device       *netdev;\n\tstruct mii_bus\t\t*mdiobus;\n\tint                     msg_enable;\n#ifdef CONFIG_PM\n\tu32\t\t\twolopts;\n\tu8\t\t\tsopass[SOPASS_MAX];\n#endif\n\tstruct pci_dev\t\t*pdev;\n\tstruct lan743x_csr      csr;\n\tstruct lan743x_intr     intr;\n\n\tstruct lan743x_gpio\tgpio;\n\tstruct lan743x_ptp\tptp;\n\n\tu8\t\t\tmac_address[ETH_ALEN];\n\n\tstruct lan743x_phy      phy;\n\tstruct lan743x_tx       tx[PCI11X1X_USED_TX_CHANNELS];\n\tstruct lan743x_rx       rx[LAN743X_USED_RX_CHANNELS];\n\tbool\t\t\tis_pci11x1x;\n\tbool\t\t\tis_sgmii_en;\n\t \n\tspinlock_t\t\teth_syslock_spinlock;\n\tbool\t\t\teth_syslock_en;\n\tu32\t\t\teth_syslock_acquire_cnt;\n\tstruct mutex\t\tsgmii_rw_lock;\n\t \n\tenum\t\t\tlan743x_sgmii_lsd sgmii_lsd;\n\tu8\t\t\tmax_tx_channels;\n\tu8\t\t\tused_tx_channels;\n\tu8\t\t\tmax_vector_count;\n\n#define LAN743X_ADAPTER_FLAG_OTP\t\tBIT(0)\n\tu32\t\t\tflags;\n\tu32\t\t\thw_cfg;\n\tphy_interface_t\t\tphy_interface;\n};\n\n#define LAN743X_COMPONENT_FLAG_RX(channel)  BIT(20 + (channel))\n\n#define INTR_FLAG_IRQ_REQUESTED(vector_index)\tBIT(0 + vector_index)\n#define INTR_FLAG_MSI_ENABLED\t\t\tBIT(8)\n#define INTR_FLAG_MSIX_ENABLED\t\t\tBIT(9)\n\n#define MAC_MII_READ            1\n#define MAC_MII_WRITE           0\n\n#define PHY_FLAG_OPENED     BIT(0)\n#define PHY_FLAG_ATTACHED   BIT(1)\n\n#ifdef CONFIG_ARCH_DMA_ADDR_T_64BIT\n#define DMA_ADDR_HIGH32(dma_addr)   ((u32)(((dma_addr) >> 32) & 0xFFFFFFFF))\n#else\n#define DMA_ADDR_HIGH32(dma_addr)   ((u32)(0))\n#endif\n#define DMA_ADDR_LOW32(dma_addr) ((u32)((dma_addr) & 0xFFFFFFFF))\n#define DMA_DESCRIPTOR_SPACING_16       (16)\n#define DMA_DESCRIPTOR_SPACING_32       (32)\n#define DMA_DESCRIPTOR_SPACING_64       (64)\n#define DMA_DESCRIPTOR_SPACING_128      (128)\n#define DEFAULT_DMA_DESCRIPTOR_SPACING  (L1_CACHE_BYTES)\n\n#define DMAC_CHANNEL_STATE_SET(start_bit, stop_bit) \\\n\t(((start_bit) ? 2 : 0) | ((stop_bit) ? 1 : 0))\n#define DMAC_CHANNEL_STATE_INITIAL      DMAC_CHANNEL_STATE_SET(0, 0)\n#define DMAC_CHANNEL_STATE_STARTED      DMAC_CHANNEL_STATE_SET(1, 0)\n#define DMAC_CHANNEL_STATE_STOP_PENDING DMAC_CHANNEL_STATE_SET(1, 1)\n#define DMAC_CHANNEL_STATE_STOPPED      DMAC_CHANNEL_STATE_SET(0, 1)\n\n \n#define TX_DESC_DATA0_DTYPE_MASK_\t\t(0xC0000000)\n#define TX_DESC_DATA0_DTYPE_DATA_\t\t(0x00000000)\n#define TX_DESC_DATA0_DTYPE_EXT_\t\t(0x40000000)\n#define TX_DESC_DATA0_FS_\t\t\t(0x20000000)\n#define TX_DESC_DATA0_LS_\t\t\t(0x10000000)\n#define TX_DESC_DATA0_EXT_\t\t\t(0x08000000)\n#define TX_DESC_DATA0_IOC_\t\t\t(0x04000000)\n#define TX_DESC_DATA0_ICE_\t\t\t(0x00400000)\n#define TX_DESC_DATA0_IPE_\t\t\t(0x00200000)\n#define TX_DESC_DATA0_TPE_\t\t\t(0x00100000)\n#define TX_DESC_DATA0_FCS_\t\t\t(0x00020000)\n#define TX_DESC_DATA0_TSE_\t\t\t(0x00010000)\n#define TX_DESC_DATA0_BUF_LENGTH_MASK_\t\t(0x0000FFFF)\n#define TX_DESC_DATA0_EXT_LSO_\t\t\t(0x00200000)\n#define TX_DESC_DATA0_EXT_PAY_LENGTH_MASK_\t(0x000FFFFF)\n#define TX_DESC_DATA3_FRAME_LENGTH_MSS_MASK_\t(0x3FFF0000)\n\nstruct lan743x_tx_descriptor {\n\t__le32     data0;\n\t__le32     data1;\n\t__le32     data2;\n\t__le32     data3;\n} __aligned(DEFAULT_DMA_DESCRIPTOR_SPACING);\n\n#define TX_BUFFER_INFO_FLAG_ACTIVE\t\tBIT(0)\n#define TX_BUFFER_INFO_FLAG_TIMESTAMP_REQUESTED\tBIT(1)\n#define TX_BUFFER_INFO_FLAG_IGNORE_SYNC\t\tBIT(2)\n#define TX_BUFFER_INFO_FLAG_SKB_FRAGMENT\tBIT(3)\nstruct lan743x_tx_buffer_info {\n\tint flags;\n\tstruct sk_buff *skb;\n\tdma_addr_t      dma_ptr;\n\tunsigned int    buffer_length;\n};\n\n#define LAN743X_TX_RING_SIZE    (128)\n\n \n#define RX_DESC_DATA0_OWN_                (0x00008000)\n \n#define RX_DESC_DATA0_FS_                 (0x80000000)\n#define RX_DESC_DATA0_LS_                 (0x40000000)\n#define RX_DESC_DATA0_FRAME_LENGTH_MASK_  (0x3FFF0000)\n#define RX_DESC_DATA0_FRAME_LENGTH_GET_(data0)\t\\\n\t(((data0) & RX_DESC_DATA0_FRAME_LENGTH_MASK_) >> 16)\n#define RX_DESC_DATA0_EXT_                (0x00004000)\n#define RX_DESC_DATA0_BUF_LENGTH_MASK_    (0x00003FFF)\n#define RX_DESC_DATA1_STATUS_ICE_         (0x00020000)\n#define RX_DESC_DATA1_STATUS_TCE_         (0x00010000)\n#define RX_DESC_DATA1_STATUS_ICSM_        (0x00000001)\n#define RX_DESC_DATA2_TS_NS_MASK_         (0x3FFFFFFF)\n\n#if ((NET_IP_ALIGN != 0) && (NET_IP_ALIGN != 2))\n#error NET_IP_ALIGN must be 0 or 2\n#endif\n\n#define RX_HEAD_PADDING\t\tNET_IP_ALIGN\n\nstruct lan743x_rx_descriptor {\n\t__le32     data0;\n\t__le32     data1;\n\t__le32     data2;\n\t__le32     data3;\n} __aligned(DEFAULT_DMA_DESCRIPTOR_SPACING);\n\n#define RX_BUFFER_INFO_FLAG_ACTIVE      BIT(0)\nstruct lan743x_rx_buffer_info {\n\tint flags;\n\tstruct sk_buff *skb;\n\n\tdma_addr_t      dma_ptr;\n\tunsigned int    buffer_length;\n};\n\n#define LAN743X_RX_RING_SIZE        (128)\n\n#define RX_PROCESS_RESULT_NOTHING_TO_DO     (0)\n#define RX_PROCESS_RESULT_BUFFER_RECEIVED   (1)\n\nu32 lan743x_csr_read(struct lan743x_adapter *adapter, int offset);\nvoid lan743x_csr_write(struct lan743x_adapter *adapter, int offset, u32 data);\nint lan743x_hs_syslock_acquire(struct lan743x_adapter *adapter, u16 timeout);\nvoid lan743x_hs_syslock_release(struct lan743x_adapter *adapter);\nvoid lan743x_mac_flow_ctrl_set_enables(struct lan743x_adapter *adapter,\n\t\t\t\t       bool tx_enable, bool rx_enable);\nint lan743x_sgmii_read(struct lan743x_adapter *adapter, u8 mmd, u16 addr);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}