INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/gray2binarization/gray2binarization.sim/sim_1/synth/timing/xsim/gray2binarization_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2binarization
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/gray2binarization/gray2binarization.srcs/sim_1/new/gray2binarization_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2binarization_tb
WARNING: [VRFC 10-3380] identifier 'Threshold' is used before its declaration [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/gray2binarization/gray2binarization.srcs/sim_1/new/gray2binarization_tb.v:13]
