[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SystemCallSize/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SystemCallSize/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<220> s<219> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<217> c<2> s<40> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:1> el<3:6>
n<15> u<8> t<IntConst> p<9> l<3:8> el<3:10>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:8> el<3:10>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:8> el<3:10>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:8> el<3:10>
n<0> u<12> t<IntConst> p<13> l<3:11> el<3:12>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:11> el<3:12>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:11> el<3:12>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:11> el<3:12>
n<> u<16> t<Constant_range> p<17> c<11> l<3:8> el<3:12>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:7> el<3:13>
n<> u<18> t<Data_type> p<33> c<7> s<32> l<3:1> el<3:13>
n<a> u<19> t<StringConst> p<31> s<30> l<3:14> el<3:15>
n<1> u<20> t<IntConst> p<21> l<3:16> el<3:17>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:16> el<3:17>
n<> u<22> t<Constant_primary> p<23> c<21> l<3:16> el<3:17>
n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<3:16> el<3:17>
n<0> u<24> t<IntConst> p<25> l<3:18> el<3:19>
n<> u<25> t<Primary_literal> p<26> c<24> l<3:18> el<3:19>
n<> u<26> t<Constant_primary> p<27> c<25> l<3:18> el<3:19>
n<> u<27> t<Constant_expression> p<28> c<26> l<3:18> el<3:19>
n<> u<28> t<Constant_range> p<29> c<23> l<3:16> el<3:19>
n<> u<29> t<Unpacked_dimension> p<30> c<28> l<3:15> el<3:20>
n<> u<30> t<Variable_dimension> p<31> c<29> l<3:15> el<3:20>
n<> u<31> t<Variable_decl_assignment> p<32> c<19> l<3:14> el<3:20>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<3:14> el<3:20>
n<> u<33> t<Variable_declaration> p<34> c<18> l<3:1> el<3:21>
n<> u<34> t<Data_declaration> p<35> c<33> l<3:1> el<3:21>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<3:1> el<3:21>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<3:1> el<3:21>
n<> u<37> t<Module_common_item> p<38> c<36> l<3:1> el<3:21>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<3:1> el<3:21>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<3:1> el<3:21>
n<> u<40> t<Module_item> p<217> c<39> s<76> l<3:1> el<3:21>
n<> u<41> t<IntVec_TypeLogic> p<42> l<4:1> el<4:6>
n<> u<42> t<Data_type> p<69> c<41> s<68> l<4:1> el<4:6>
n<b> u<43> t<StringConst> p<67> s<66> l<4:7> el<4:8>
n<> u<44> t<Dollar_keyword> p<51> s<45> l<4:9> el<4:10>
n<bits> u<45> t<StringConst> p<51> s<50> l<4:10> el<4:14>
n<a> u<46> t<StringConst> p<47> l<4:15> el<4:16>
n<> u<47> t<Primary_literal> p<48> c<46> l<4:15> el<4:16>
n<> u<48> t<Primary> p<49> c<47> l<4:15> el<4:16>
n<> u<49> t<Expression> p<50> c<48> l<4:15> el<4:16>
n<> u<50> t<List_of_arguments> p<51> c<49> l<4:15> el<4:16>
n<> u<51> t<Subroutine_call> p<52> c<44> l<4:9> el<4:17>
n<> u<52> t<Constant_primary> p<53> c<51> l<4:9> el<4:17>
n<> u<53> t<Constant_expression> p<59> c<52> s<58> l<4:9> el<4:17>
n<1> u<54> t<IntConst> p<55> l<4:18> el<4:19>
n<> u<55> t<Primary_literal> p<56> c<54> l<4:18> el<4:19>
n<> u<56> t<Constant_primary> p<57> c<55> l<4:18> el<4:19>
n<> u<57> t<Constant_expression> p<59> c<56> l<4:18> el<4:19>
n<> u<58> t<BinOp_Minus> p<59> s<57> l<4:17> el<4:18>
n<> u<59> t<Constant_expression> p<64> c<53> s<63> l<4:9> el<4:19>
n<0> u<60> t<IntConst> p<61> l<4:20> el<4:21>
n<> u<61> t<Primary_literal> p<62> c<60> l<4:20> el<4:21>
n<> u<62> t<Constant_primary> p<63> c<61> l<4:20> el<4:21>
n<> u<63> t<Constant_expression> p<64> c<62> l<4:20> el<4:21>
n<> u<64> t<Constant_range> p<65> c<59> l<4:9> el<4:21>
n<> u<65> t<Unpacked_dimension> p<66> c<64> l<4:8> el<4:22>
n<> u<66> t<Variable_dimension> p<67> c<65> l<4:8> el<4:22>
n<> u<67> t<Variable_decl_assignment> p<68> c<43> l<4:7> el<4:22>
n<> u<68> t<List_of_variable_decl_assignments> p<69> c<67> l<4:7> el<4:22>
n<> u<69> t<Variable_declaration> p<70> c<42> l<4:1> el<4:23>
n<> u<70> t<Data_declaration> p<71> c<69> l<4:1> el<4:23>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<4:1> el<4:23>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<4:1> el<4:23>
n<> u<73> t<Module_common_item> p<74> c<72> l<4:1> el<4:23>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<4:1> el<4:23>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<4:1> el<4:23>
n<> u<76> t<Module_item> p<217> c<75> s<112> l<4:1> el<4:23>
n<> u<77> t<IntVec_TypeLogic> p<78> l<9:1> el<9:6>
n<> u<78> t<Data_type> p<105> c<77> s<104> l<9:1> el<9:6>
n<c> u<79> t<StringConst> p<103> s<102> l<9:7> el<9:8>
n<> u<80> t<Dollar_keyword> p<87> s<81> l<9:9> el<9:10>
n<size> u<81> t<StringConst> p<87> s<86> l<9:10> el<9:14>
n<a> u<82> t<StringConst> p<83> l<9:15> el<9:16>
n<> u<83> t<Primary_literal> p<84> c<82> l<9:15> el<9:16>
n<> u<84> t<Primary> p<85> c<83> l<9:15> el<9:16>
n<> u<85> t<Expression> p<86> c<84> l<9:15> el<9:16>
n<> u<86> t<List_of_arguments> p<87> c<85> l<9:15> el<9:16>
n<> u<87> t<Subroutine_call> p<88> c<80> l<9:9> el<9:17>
n<> u<88> t<Constant_primary> p<89> c<87> l<9:9> el<9:17>
n<> u<89> t<Constant_expression> p<95> c<88> s<94> l<9:9> el<9:17>
n<1> u<90> t<IntConst> p<91> l<9:18> el<9:19>
n<> u<91> t<Primary_literal> p<92> c<90> l<9:18> el<9:19>
n<> u<92> t<Constant_primary> p<93> c<91> l<9:18> el<9:19>
n<> u<93> t<Constant_expression> p<95> c<92> l<9:18> el<9:19>
n<> u<94> t<BinOp_Minus> p<95> s<93> l<9:17> el<9:18>
n<> u<95> t<Constant_expression> p<100> c<89> s<99> l<9:9> el<9:19>
n<0> u<96> t<IntConst> p<97> l<9:20> el<9:21>
n<> u<97> t<Primary_literal> p<98> c<96> l<9:20> el<9:21>
n<> u<98> t<Constant_primary> p<99> c<97> l<9:20> el<9:21>
n<> u<99> t<Constant_expression> p<100> c<98> l<9:20> el<9:21>
n<> u<100> t<Constant_range> p<101> c<95> l<9:9> el<9:21>
n<> u<101> t<Unpacked_dimension> p<102> c<100> l<9:8> el<9:22>
n<> u<102> t<Variable_dimension> p<103> c<101> l<9:8> el<9:22>
n<> u<103> t<Variable_decl_assignment> p<104> c<79> l<9:7> el<9:22>
n<> u<104> t<List_of_variable_decl_assignments> p<105> c<103> l<9:7> el<9:22>
n<> u<105> t<Variable_declaration> p<106> c<78> l<9:1> el<9:23>
n<> u<106> t<Data_declaration> p<107> c<105> l<9:1> el<9:23>
n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<9:1> el<9:23>
n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<9:1> el<9:23>
n<> u<109> t<Module_common_item> p<110> c<108> l<9:1> el<9:23>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<9:1> el<9:23>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<9:1> el<9:23>
n<> u<112> t<Module_item> p<217> c<111> s<160> l<9:1> el<9:23>
n<> u<113> t<IntVec_TypeLogic> p<114> l<10:1> el<10:6>
n<> u<114> t<Data_type> p<153> c<113> s<152> l<10:1> el<10:6>
n<d> u<115> t<StringConst> p<151> s<150> l<10:7> el<10:8>
n<> u<116> t<Dollar_keyword> p<123> s<117> l<10:9> el<10:10>
n<high> u<117> t<StringConst> p<123> s<122> l<10:10> el<10:14>
n<a> u<118> t<StringConst> p<119> l<10:15> el<10:16>
n<> u<119> t<Primary_literal> p<120> c<118> l<10:15> el<10:16>
n<> u<120> t<Primary> p<121> c<119> l<10:15> el<10:16>
n<> u<121> t<Expression> p<122> c<120> l<10:15> el<10:16>
n<> u<122> t<List_of_arguments> p<123> c<121> l<10:15> el<10:16>
n<> u<123> t<Subroutine_call> p<124> c<116> l<10:9> el<10:17>
n<> u<124> t<Constant_primary> p<125> c<123> l<10:9> el<10:17>
n<> u<125> t<Constant_expression> p<137> c<124> s<136> l<10:9> el<10:17>
n<> u<126> t<Dollar_keyword> p<133> s<127> l<10:18> el<10:19>
n<low> u<127> t<StringConst> p<133> s<132> l<10:19> el<10:22>
n<a> u<128> t<StringConst> p<129> l<10:23> el<10:24>
n<> u<129> t<Primary_literal> p<130> c<128> l<10:23> el<10:24>
n<> u<130> t<Primary> p<131> c<129> l<10:23> el<10:24>
n<> u<131> t<Expression> p<132> c<130> l<10:23> el<10:24>
n<> u<132> t<List_of_arguments> p<133> c<131> l<10:23> el<10:24>
n<> u<133> t<Subroutine_call> p<134> c<126> l<10:18> el<10:25>
n<> u<134> t<Constant_primary> p<135> c<133> l<10:18> el<10:25>
n<> u<135> t<Constant_expression> p<137> c<134> l<10:18> el<10:25>
n<> u<136> t<BinOp_Minus> p<137> s<135> l<10:17> el<10:18>
n<> u<137> t<Constant_expression> p<143> c<125> s<142> l<10:9> el<10:25>
n<1> u<138> t<IntConst> p<139> l<10:26> el<10:27>
n<> u<139> t<Primary_literal> p<140> c<138> l<10:26> el<10:27>
n<> u<140> t<Constant_primary> p<141> c<139> l<10:26> el<10:27>
n<> u<141> t<Constant_expression> p<143> c<140> l<10:26> el<10:27>
n<> u<142> t<BinOp_Plus> p<143> s<141> l<10:25> el<10:26>
n<> u<143> t<Constant_expression> p<148> c<137> s<147> l<10:9> el<10:27>
n<0> u<144> t<IntConst> p<145> l<10:28> el<10:29>
n<> u<145> t<Primary_literal> p<146> c<144> l<10:28> el<10:29>
n<> u<146> t<Constant_primary> p<147> c<145> l<10:28> el<10:29>
n<> u<147> t<Constant_expression> p<148> c<146> l<10:28> el<10:29>
n<> u<148> t<Constant_range> p<149> c<143> l<10:9> el<10:29>
n<> u<149> t<Unpacked_dimension> p<150> c<148> l<10:8> el<10:30>
n<> u<150> t<Variable_dimension> p<151> c<149> l<10:8> el<10:30>
n<> u<151> t<Variable_decl_assignment> p<152> c<115> l<10:7> el<10:30>
n<> u<152> t<List_of_variable_decl_assignments> p<153> c<151> l<10:7> el<10:30>
n<> u<153> t<Variable_declaration> p<154> c<114> l<10:1> el<10:31>
n<> u<154> t<Data_declaration> p<155> c<153> l<10:1> el<10:31>
n<> u<155> t<Package_or_generate_item_declaration> p<156> c<154> l<10:1> el<10:31>
n<> u<156> t<Module_or_generate_item_declaration> p<157> c<155> l<10:1> el<10:31>
n<> u<157> t<Module_common_item> p<158> c<156> l<10:1> el<10:31>
n<> u<158> t<Module_or_generate_item> p<159> c<157> l<10:1> el<10:31>
n<> u<159> t<Non_port_module_item> p<160> c<158> l<10:1> el<10:31>
n<> u<160> t<Module_item> p<217> c<159> s<215> l<10:1> el<10:31>
n<i> u<161> t<StringConst> p<166> s<165> l<13:17> el<13:18>
n<0> u<162> t<IntConst> p<163> l<13:19> el<13:20>
n<> u<163> t<Primary_literal> p<164> c<162> l<13:19> el<13:20>
n<> u<164> t<Constant_primary> p<165> c<163> l<13:19> el<13:20>
n<> u<165> t<Constant_expression> p<166> c<164> l<13:19> el<13:20>
n<> u<166> t<Genvar_initialization> p<208> c<161> s<182> l<13:10> el<13:20>
n<i> u<167> t<StringConst> p<168> l<13:22> el<13:23>
n<> u<168> t<Primary_literal> p<169> c<167> l<13:22> el<13:23>
n<> u<169> t<Constant_primary> p<170> c<168> l<13:22> el<13:23>
n<> u<170> t<Constant_expression> p<182> c<169> s<181> l<13:22> el<13:23>
n<> u<171> t<Dollar_keyword> p<178> s<172> l<13:24> el<13:25>
n<size> u<172> t<StringConst> p<178> s<177> l<13:25> el<13:29>
n<a> u<173> t<StringConst> p<174> l<13:30> el<13:31>
n<> u<174> t<Primary_literal> p<175> c<173> l<13:30> el<13:31>
n<> u<175> t<Primary> p<176> c<174> l<13:30> el<13:31>
n<> u<176> t<Expression> p<177> c<175> l<13:30> el<13:31>
n<> u<177> t<List_of_arguments> p<178> c<176> l<13:30> el<13:31>
n<> u<178> t<Subroutine_call> p<179> c<171> l<13:24> el<13:32>
n<> u<179> t<Constant_primary> p<180> c<178> l<13:24> el<13:32>
n<> u<180> t<Constant_expression> p<182> c<179> l<13:24> el<13:32>
n<> u<181> t<BinOp_Less> p<182> s<180> l<13:23> el<13:24>
n<> u<182> t<Constant_expression> p<208> c<170> s<185> l<13:22> el<13:32>
n<i> u<183> t<StringConst> p<185> s<184> l<13:34> el<13:35>
n<> u<184> t<IncDec_PlusPlus> p<185> l<13:35> el<13:37>
n<> u<185> t<Genvar_iteration> p<208> c<183> s<207> l<13:34> el<13:37>
n<c> u<186> t<StringConst> p<187> l<14:16> el<14:17>
n<> u<187> t<Ps_or_hierarchical_identifier> p<194> c<186> s<193> l<14:16> el<14:17>
n<i> u<188> t<StringConst> p<189> l<14:18> el<14:19>
n<> u<189> t<Primary_literal> p<190> c<188> l<14:18> el<14:19>
n<> u<190> t<Constant_primary> p<191> c<189> l<14:18> el<14:19>
n<> u<191> t<Constant_expression> p<192> c<190> l<14:18> el<14:19>
n<> u<192> t<Constant_bit_select> p<193> c<191> l<14:17> el<14:20>
n<> u<193> t<Constant_select> p<194> c<192> l<14:17> el<14:20>
n<> u<194> t<Net_lvalue> p<199> c<187> s<198> l<14:16> el<14:20>
n<0> u<195> t<IntConst> p<196> l<14:23> el<14:24>
n<> u<196> t<Primary_literal> p<197> c<195> l<14:23> el<14:24>
n<> u<197> t<Primary> p<198> c<196> l<14:23> el<14:24>
n<> u<198> t<Expression> p<199> c<197> l<14:23> el<14:24>
n<> u<199> t<Net_assignment> p<200> c<194> l<14:16> el<14:24>
n<> u<200> t<List_of_net_assignments> p<201> c<199> l<14:16> el<14:24>
n<> u<201> t<Continuous_assign> p<202> c<200> l<14:9> el<14:25>
n<> u<202> t<Module_common_item> p<203> c<201> l<14:9> el<14:25>
n<> u<203> t<Module_or_generate_item> p<204> c<202> l<14:9> el<14:25>
n<> u<204> t<Generate_item> p<206> c<203> s<205> l<14:9> el<14:25>
n<> u<205> t<END> p<206> l<15:5> el<15:8>
n<> u<206> t<Generate_begin_end_block> p<207> c<204> l<13:39> el<15:8>
n<> u<207> t<Generate_item> p<208> c<206> l<13:39> el<15:8>
n<> u<208> t<Loop_generate_construct> p<209> c<166> l<13:5> el<15:8>
n<> u<209> t<Module_common_item> p<210> c<208> l<13:5> el<15:8>
n<> u<210> t<Module_or_generate_item> p<211> c<209> l<13:5> el<15:8>
n<> u<211> t<Generate_item> p<213> c<210> s<212> l<13:5> el<15:8>
n<> u<212> t<ENDGENERATE> p<213> l<16:1> el<16:12>
n<> u<213> t<Generate_region> p<214> c<211> l<12:1> el<16:12>
n<> u<214> t<Non_port_module_item> p<215> c<213> l<12:1> el<16:12>
n<> u<215> t<Module_item> p<217> c<214> s<216> l<12:1> el<16:12>
n<> u<216> t<ENDMODULE> p<217> l<18:1> el<18:10>
n<> u<217> t<Module_declaration> p<218> c<6> l<1:1> el<18:10>
n<> u<218> t<Description> p<219> c<217> l<1:1> el<18:10>
n<> u<219> t<Source_text> p<220> c<218> l<1:1> el<18:10>
n<> u<220> t<Top_level_rule> c<1> l<1:1> el<19:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SystemCallSize/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SystemCallSize/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[INF:CP0335] ${SURELOG_DIR}/tests/SystemCallSize/dut.sv:13:39: Compile generate block "work@top.genblk1[0]".
[INF:CP0335] ${SURELOG_DIR}/tests/SystemCallSize/dut.sv:13:39: Compile generate block "work@top.genblk1[1]".
[NTE:EL0503] ${SURELOG_DIR}/tests/SystemCallSize/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         9
array_var                                              4
begin                                                  1
bit_select                                             4
constant                                              56
cont_assign                                            4
design                                                 1
gen_region                                             1
gen_scope                                              4
gen_scope_array                                        4
int_typespec                                           2
logic_net                                              4
logic_typespec                                        13
logic_var                                              4
module_inst                                            5
operation                                              7
parameter                                              2
range                                                 17
ref_obj                                                8
ref_typespec                                          19
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         9
array_var                                              4
begin                                                  1
bit_select                                             6
constant                                              56
cont_assign                                            6
design                                                 1
gen_region                                             1
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                           2
logic_net                                              4
logic_typespec                                        13
logic_var                                              4
module_inst                                            5
operation                                              7
parameter                                              2
range                                                 17
ref_obj                                               10
ref_typespec                                          21
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SystemCallSize/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SystemCallSize/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SystemCallSize/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:3:14, endln:3:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:3:14, endln:3:15
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:20
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:4:7, endln:4:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:4:7, endln:4:8
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:4:1, endln:4:22
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:9:7, endln:9:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c)
      |vpiParent:
      \_logic_net: (work@top.c), line:9:7, endln:9:8
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_typespec: , line:9:1, endln:9:22
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.d), line:10:7, endln:10:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_ref_typespec: (work@top.d)
      |vpiParent:
      \_logic_net: (work@top.d), line:10:7, endln:10:8
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_typespec: , line:10:1, endln:10:30
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:36
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.a), line:3:14, endln:3:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiSize:2
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_array_var: (work@top.a), line:3:14, endln:3:15
      |vpiFullName:work@top.a
      |vpiActual:
      \_array_typespec: 
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:15, endln:3:20
      |vpiParent:
      \_array_var: (work@top.a), line:3:14, endln:3:15
      |vpiLeftRange:
      \_constant: , line:3:16, endln:3:17
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:18, endln:3:19
        |vpiParent:
        \_range: , line:3:15, endln:3:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiReg:
    \_logic_var: (work@top.a), line:3:14, endln:3:15
      |vpiParent:
      \_array_var: (work@top.a), line:3:14, endln:3:15
      |vpiTypespec:
      \_ref_typespec: (work@top.a)
        |vpiParent:
        \_logic_var: (work@top.a), line:3:14, endln:3:15
        |vpiFullName:work@top.a
        |vpiActual:
        \_logic_typespec: , line:3:1, endln:3:13
      |vpiFullName:work@top.a
  |vpiVariables:
  \_array_var: (work@top.b), line:4:7, endln:4:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiSize:32
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_array_var: (work@top.b), line:4:7, endln:4:8
      |vpiFullName:work@top.b
      |vpiActual:
      \_array_typespec: 
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:4:8, endln:4:22
      |vpiParent:
      \_array_var: (work@top.b), line:4:7, endln:4:8
      |vpiLeftRange:
      \_constant: , line:4:9, endln:4:17
        |vpiParent:
        \_range: , line:4:8, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:4:20, endln:4:21
        |vpiParent:
        \_range: , line:4:8, endln:4:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiReg:
    \_logic_var: (work@top.b), line:4:7, endln:4:8
      |vpiParent:
      \_array_var: (work@top.b), line:4:7, endln:4:8
      |vpiTypespec:
      \_ref_typespec: (work@top.b)
        |vpiParent:
        \_logic_var: (work@top.b), line:4:7, endln:4:8
        |vpiFullName:work@top.b
        |vpiActual:
        \_logic_typespec: , line:4:1, endln:4:6
      |vpiFullName:work@top.b
  |vpiVariables:
  \_array_var: (work@top.c), line:9:7, endln:9:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiSize:2
    |vpiTypespec:
    \_ref_typespec: (work@top.c)
      |vpiParent:
      \_array_var: (work@top.c), line:9:7, endln:9:8
      |vpiFullName:work@top.c
      |vpiActual:
      \_array_typespec: 
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:9:8, endln:9:22
      |vpiParent:
      \_array_var: (work@top.c), line:9:7, endln:9:8
      |vpiLeftRange:
      \_constant: , line:9:9, endln:9:17
        |vpiParent:
        \_range: , line:9:8, endln:9:22
        |vpiDecompile:1
        |vpiSize:64
        |INT:1
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:9:20, endln:9:21
        |vpiParent:
        \_range: , line:9:8, endln:9:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiReg:
    \_logic_var: (work@top.c), line:9:7, endln:9:8
      |vpiParent:
      \_array_var: (work@top.c), line:9:7, endln:9:8
      |vpiTypespec:
      \_ref_typespec: (work@top.c)
        |vpiParent:
        \_logic_var: (work@top.c), line:9:7, endln:9:8
        |vpiFullName:work@top.c
        |vpiActual:
        \_logic_typespec: , line:9:1, endln:9:6
      |vpiFullName:work@top.c
  |vpiVariables:
  \_array_var: (work@top.d), line:10:7, endln:10:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiSize:2
    |vpiTypespec:
    \_ref_typespec: (work@top.d)
      |vpiParent:
      \_array_var: (work@top.d), line:10:7, endln:10:8
      |vpiFullName:work@top.d
      |vpiActual:
      \_array_typespec: 
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:10:8, endln:10:30
      |vpiParent:
      \_array_var: (work@top.d), line:10:7, endln:10:8
      |vpiLeftRange:
      \_constant: , line:10:9, endln:10:25
        |vpiParent:
        \_range: , line:10:8, endln:10:30
        |vpiDecompile:1
        |vpiSize:64
        |INT:1
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:10:28, endln:10:29
        |vpiParent:
        \_range: , line:10:8, endln:10:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiReg:
    \_logic_var: (work@top.d), line:10:7, endln:10:8
      |vpiParent:
      \_array_var: (work@top.d), line:10:7, endln:10:8
      |vpiTypespec:
      \_ref_typespec: (work@top.d)
        |vpiParent:
        \_logic_var: (work@top.d), line:10:7, endln:10:8
        |vpiFullName:work@top.d
        |vpiActual:
        \_logic_typespec: , line:10:1, endln:10:6
      |vpiFullName:work@top.d
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[0]), line:13:39, endln:15:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiName:genblk1[0]
    |vpiFullName:work@top.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[0]), line:13:39, endln:15:8
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[0]), line:13:39, endln:15:8
      |vpiFullName:work@top.genblk1[0]
      |vpiParameter:
      \_parameter: (work@top.genblk1[0].i), line:13:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[0]), line:13:39, endln:15:8
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@top.genblk1[0].i)
          |vpiParent:
          \_parameter: (work@top.genblk1[0].i), line:13:0
          |vpiFullName:work@top.genblk1[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[0].i
      |vpiContAssign:
      \_cont_assign: , line:14:16, endln:14:24
        |vpiParent:
        \_gen_scope: (work@top.genblk1[0]), line:13:39, endln:15:8
        |vpiRhs:
        \_constant: , line:14:23, endln:14:24
          |vpiParent:
          \_cont_assign: , line:14:16, endln:14:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[0].c), line:14:16, endln:14:20
          |vpiParent:
          \_cont_assign: , line:14:16, endln:14:24
          |vpiName:c
          |vpiFullName:work@top.genblk1[0].c
          |vpiActual:
          \_array_var: (work@top.c), line:9:7, endln:9:8
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[0].i), line:14:18, endln:14:19
            |vpiParent:
            \_bit_select: (work@top.genblk1[0].c), line:14:16, endln:14:20
            |vpiName:i
            |vpiFullName:work@top.genblk1[0].i
            |vpiActual:
            \_parameter: (work@top.genblk1[0].i), line:13:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[1]), line:13:39, endln:15:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
    |vpiName:genblk1[1]
    |vpiFullName:work@top.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[1]), line:13:39, endln:15:8
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[1]), line:13:39, endln:15:8
      |vpiFullName:work@top.genblk1[1]
      |vpiParameter:
      \_parameter: (work@top.genblk1[1].i), line:13:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[1]), line:13:39, endln:15:8
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@top.genblk1[1].i)
          |vpiParent:
          \_parameter: (work@top.genblk1[1].i), line:13:0
          |vpiFullName:work@top.genblk1[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[1].i
      |vpiContAssign:
      \_cont_assign: , line:14:16, endln:14:24
        |vpiParent:
        \_gen_scope: (work@top.genblk1[1]), line:13:39, endln:15:8
        |vpiRhs:
        \_constant: , line:14:23, endln:14:24
          |vpiParent:
          \_cont_assign: , line:14:16, endln:14:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[1].c), line:14:16, endln:14:20
          |vpiParent:
          \_cont_assign: , line:14:16, endln:14:24
          |vpiName:c
          |vpiFullName:work@top.genblk1[1].c
          |vpiActual:
          \_array_var: (work@top.c), line:9:7, endln:9:8
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[1].i), line:14:18, endln:14:19
            |vpiParent:
            \_bit_select: (work@top.genblk1[1].c), line:14:16, endln:14:20
            |vpiName:i
            |vpiFullName:work@top.genblk1[1].i
            |vpiActual:
            \_parameter: (work@top.genblk1[1].i), line:13:0
\_weaklyReferenced:
\_logic_typespec: , line:3:1, endln:3:13
  |vpiParent:
  \_logic_var: (work@top.a), line:3:14, endln:3:15
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:13
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: 
\_logic_typespec: , line:4:1, endln:4:6
  |vpiParent:
  \_logic_var: (work@top.b), line:4:7, endln:4:8
\_array_typespec: 
\_logic_typespec: , line:9:1, endln:9:6
  |vpiParent:
  \_logic_var: (work@top.c), line:9:7, endln:9:8
\_array_typespec: 
\_logic_typespec: , line:10:1, endln:10:6
  |vpiParent:
  \_logic_var: (work@top.d), line:10:7, endln:10:8
\_array_typespec: 
\_logic_typespec: , line:3:1, endln:3:20
  |vpiRange:
  \_range: , line:3:7, endln:3:13
    |vpiParent:
    \_logic_typespec: , line:3:1, endln:3:20
    |vpiLeftRange:
    \_constant: , line:3:8, endln:3:10
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:11, endln:3:12
      |vpiParent:
      \_range: , line:3:7, endln:3:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:1, endln:4:22
\_logic_typespec: , line:9:1, endln:9:22
\_logic_typespec: , line:10:1, endln:10:30
\_cont_assign: , line:14:16, endln:14:24
  |vpiParent:
  \_gen_scope: (work@top.genblk1[0]), line:13:39, endln:15:8
  |vpiRhs:
  \_constant: , line:14:23, endln:14:24
  |vpiLhs:
  \_bit_select: (work@top.genblk1[0].c), line:14:16, endln:14:20
    |vpiParent:
    \_cont_assign: , line:14:16, endln:14:24
    |vpiName:c
    |vpiFullName:work@top.genblk1[0].c
    |vpiIndex:
    \_ref_obj: (work@top.genblk1[0].i), line:14:18, endln:14:19
      |vpiParent:
      \_bit_select: (work@top.genblk1[0].c), line:14:16, endln:14:20
      |vpiName:i
      |vpiFullName:work@top.genblk1[0].i
\_gen_scope: (work@top.genblk1[0]), line:13:39, endln:15:8
  |vpiParent:
  \_gen_scope_array: (work@top.genblk1[0]), line:13:39, endln:15:8
  |vpiFullName:work@top.genblk1[0]
  |vpiParameter:
  \_parameter: (work@top.genblk1[0].i), line:13:0
  |vpiContAssign:
  \_cont_assign: , line:14:16, endln:14:24
\_gen_scope_array: (work@top.genblk1[0]), line:13:39, endln:15:8
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
  |vpiName:genblk1[0]
  |vpiFullName:work@top.genblk1[0]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk1[0]), line:13:39, endln:15:8
\_int_typespec: 
\_cont_assign: , line:14:16, endln:14:24
  |vpiParent:
  \_gen_scope: (work@top.genblk1[1]), line:13:39, endln:15:8
  |vpiRhs:
  \_constant: , line:14:23, endln:14:24
  |vpiLhs:
  \_bit_select: (work@top.genblk1[1].c), line:14:16, endln:14:20
    |vpiParent:
    \_cont_assign: , line:14:16, endln:14:24
    |vpiName:c
    |vpiFullName:work@top.genblk1[1].c
    |vpiIndex:
    \_ref_obj: (work@top.genblk1[1].i), line:14:18, endln:14:19
      |vpiParent:
      \_bit_select: (work@top.genblk1[1].c), line:14:16, endln:14:20
      |vpiName:i
      |vpiFullName:work@top.genblk1[1].i
\_gen_scope: (work@top.genblk1[1]), line:13:39, endln:15:8
  |vpiParent:
  \_gen_scope_array: (work@top.genblk1[1]), line:13:39, endln:15:8
  |vpiFullName:work@top.genblk1[1]
  |vpiParameter:
  \_parameter: (work@top.genblk1[1].i), line:13:0
  |vpiContAssign:
  \_cont_assign: , line:14:16, endln:14:24
\_gen_scope_array: (work@top.genblk1[1]), line:13:39, endln:15:8
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/SystemCallSize/dut.sv, line:1:1, endln:18:10
  |vpiName:genblk1[1]
  |vpiFullName:work@top.genblk1[1]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk1[1]), line:13:39, endln:15:8
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/SystemCallSize/dut.sv | ${SURELOG_DIR}/build/regression/SystemCallSize/roundtrip/dut_000.sv | 9 | 18 |
============================== End RoundTrip Results ==============================
