Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne21.ecn.purdue.edu, pid 6274
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ns_s_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ns_s_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e994630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e99b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9ae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9b66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e93f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e95b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e96d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8ff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e92c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e9346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8c66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8e46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8ec6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e87e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8ab6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e83d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e84f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e86b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7fd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e82b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e8346a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7bd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7c66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7cf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7d86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7e16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7f46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e77d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e78f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7986a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7b36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e7446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2f3e74d6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e758390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e758dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e761860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e7692e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e769d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e7727b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e77b240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e77bc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e704710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e70d198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e70dbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e714668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e71e0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e71eb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e7275c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e731048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e731a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e73a518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e73af60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6c49e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6cb470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6cbeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6d4940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6de3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6dee10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6e5898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6f0320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6f0d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6f97f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e682278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e682cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e68a748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6941d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e694c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e69d6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6a6128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6a6b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6af5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6b8080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6b8ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e641550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e641f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e64ca20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6544a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e654ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e65b978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e665400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e665e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e66f8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e676358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e676da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e5ff828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6082b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e608cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e612780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e61b208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e61bc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6236d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3f6db080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3f6dbb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e6335c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e5bd048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e5bda90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2f3e5c6518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5c6e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cd0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cd2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cd518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cd748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cd978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cdba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5cddd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5da048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5da278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5da4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5da6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5da908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5dab38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5dad68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2f3e5daf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f2f3e58ceb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f2f3e595518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165757471500 because a thread reached the max instruction count
