// Seed: 3522954255
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wor  id_3;
  tri0 id_4;
  id_5(
      id_1, 1, id_3 - 1 ? id_4 : id_3, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1 == 1;
  assign id_1 = id_3[1'b0];
  assign id_2 = 1;
  logic [7:0] id_5 = id_3;
  module_0(
      id_1, id_1
  ); id_6 :
  assert property (@(id_6 or id_3) id_5) id_1 += id_1;
endmodule
