  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.52 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.2 seconds; current allocated memory: 690.211 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:610:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.19 seconds. CPU system time: 1.45 seconds. Elapsed time: 9.87 seconds; current allocated memory: 692.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,673 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 18,430 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,920 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,740 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,560 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,911 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,771 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,774 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,777 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,781 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,959 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,639 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,729 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,164 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,445 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_557_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:557:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_613_1' (top.cpp:613:23) in function 'top_kernel' completely with a factor of 30 (top.cpp:601:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_557_2' (top.cpp:557:27) in function 'stencil_stage' completely with a factor of 3 (top.cpp:538:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buf': Complete partitioning on dimension 1. (top.cpp:540:12)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'inter_strm': Complete partitioning on dimension 1. (top.cpp:606:22)
INFO: [HLS 214-241] Aggregating maxi variable 'A_out' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_in' with compact=none mode in 32-bits
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.9)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.10)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.11)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.12)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.13)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.14)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.15)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.16)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.17)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.18)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.19)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.20)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.21)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.22)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.23)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.24)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.25)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.26)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.27)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.28)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.29)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.30)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.31)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.32)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.33)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.34)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.35)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.36)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.37)' (top.cpp:586:32)
INFO: [HLS 214-449] Automatically partitioning array 'window' dimension 1 completely based on constant index. (top.cpp:542:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'window_0' due to pipeline pragma (top.cpp:542:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'window_1' due to pipeline pragma (top.cpp:542:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'window_2' due to pipeline pragma (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'window_0': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'window_1': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'window_2': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 32 in loop 'VITIS_LOOP_531_1'(top.cpp:531:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:531:23)
INFO: [HLS 214-115] Multiple burst writes of length 65536 and bit width 32 in loop 'VITIS_LOOP_594_1'(top.cpp:594:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:594:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.65 seconds. CPU system time: 1.98 seconds. Elapsed time: 15.45 seconds; current allocated memory: 710.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 710.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 712.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 719.176 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'top_kernel' (top.cpp:601:1), detected/extracted 33 process function(s): 
	 'entry_proc'
	 'read_input'
	 'stencil_stage.1'
	 'stencil_stage.2'
	 'stencil_stage.3'
	 'stencil_stage.4'
	 'stencil_stage.5'
	 'stencil_stage.6'
	 'stencil_stage.7'
	 'stencil_stage.8'
	 'stencil_stage.9'
	 'stencil_stage.10'
	 'stencil_stage.11'
	 'stencil_stage.12'
	 'stencil_stage.13'
	 'stencil_stage.14'
	 'stencil_stage.15'
	 'stencil_stage.16'
	 'stencil_stage.17'
	 'stencil_stage.18'
	 'stencil_stage.19'
	 'stencil_stage.20'
	 'stencil_stage.21'
	 'stencil_stage.22'
	 'stencil_stage.23'
	 'stencil_stage.24'
	 'stencil_stage.25'
	 'stencil_stage.26'
	 'stencil_stage.27'
	 'stencil_stage.28'
	 'stencil_stage.29'
	 'stencil_stage'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 746.633 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.1' to 'stencil_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.2' to 'stencil_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.3' to 'stencil_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.4' to 'stencil_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.5' to 'stencil_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.6' to 'stencil_stage_6'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.7' to 'stencil_stage_7'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.8' to 'stencil_stage_8'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.9' to 'stencil_stage_9'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.10' to 'stencil_stage_10'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.11' to 'stencil_stage_11'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.12' to 'stencil_stage_12'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.13' to 'stencil_stage_13'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.14' to 'stencil_stage_14'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.15' to 'stencil_stage_15'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.16' to 'stencil_stage_16'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.17' to 'stencil_stage_17'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.18' to 'stencil_stage_18'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.19' to 'stencil_stage_19'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.20' to 'stencil_stage_20'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.21' to 'stencil_stage_21'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.22' to 'stencil_stage_22'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.23' to 'stencil_stage_23'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.24' to 'stencil_stage_24'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.25' to 'stencil_stage_25'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.26' to 'stencil_stage_26'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.27' to 'stencil_stage_27'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.28' to 'stencil_stage_28'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.29' to 'stencil_stage_29'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_531_1'.
INFO: [HLS 200-876] Unable to schedule the whole 8 cycles bus request operation ('empty', top.cpp:531) on port 'gmem0' (top.cpp:531) within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
Resolution: For help on HLS 200-876 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-876.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_531_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_594_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_594_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_output_U0 (from entry_proc_U0 to write_output_U0) to 32 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input' pipeline 'VITIS_LOOP_531_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_1' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_1'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_2' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_3' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_4' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_5' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_6' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_7' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_8' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_9' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_10' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_11' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_12' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_13' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_14' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_15' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_16' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_17' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_18' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_19' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_20' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_21' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_22' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_23' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_24' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_25' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_26' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_27' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_28' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_29' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_output' pipeline 'VITIS_LOOP_594_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'A_out_c_U(top_kernel_fifo_w64_d33_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_1_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_2_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_3_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_4_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_5_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_6_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_7_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_8_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_9_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_10_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_11_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_12_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_13_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_14_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_15_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_16_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_17_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_18_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_19_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_20_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_21_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_22_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_23_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_24_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_25_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_26_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_27_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_28_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_29_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_30_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_output_U0_U(top_kernel_start_for_write_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_1_U0_U(top_kernel_start_for_stencil_stage_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_2_U0_U(top_kernel_start_for_stencil_stage_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_3_U0_U(top_kernel_start_for_stencil_stage_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_4_U0_U(top_kernel_start_for_stencil_stage_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_5_U0_U(top_kernel_start_for_stencil_stage_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_6_U0_U(top_kernel_start_for_stencil_stage_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_7_U0_U(top_kernel_start_for_stencil_stage_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_8_U0_U(top_kernel_start_for_stencil_stage_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_9_U0_U(top_kernel_start_for_stencil_stage_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_10_U0_U(top_kernel_start_for_stencil_stage_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_11_U0_U(top_kernel_start_for_stencil_stage_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_12_U0_U(top_kernel_start_for_stencil_stage_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_13_U0_U(top_kernel_start_for_stencil_stage_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_14_U0_U(top_kernel_start_for_stencil_stage_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_15_U0_U(top_kernel_start_for_stencil_stage_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_16_U0_U(top_kernel_start_for_stencil_stage_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_17_U0_U(top_kernel_start_for_stencil_stage_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_18_U0_U(top_kernel_start_for_stencil_stage_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_19_U0_U(top_kernel_start_for_stencil_stage_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_20_U0_U(top_kernel_start_for_stencil_stage_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_21_U0_U(top_kernel_start_for_stencil_stage_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_22_U0_U(top_kernel_start_for_stencil_stage_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_23_U0_U(top_kernel_start_for_stencil_stage_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_24_U0_U(top_kernel_start_for_stencil_stage_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_25_U0_U(top_kernel_start_for_stencil_stage_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_26_U0_U(top_kernel_start_for_stencil_stage_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_27_U0_U(top_kernel_start_for_stencil_stage_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_28_U0_U(top_kernel_start_for_stencil_stage_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_29_U0_U(top_kernel_start_for_stencil_stage_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_U0_U(top_kernel_start_for_stencil_stage_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.39 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.34 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.232 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:59; Allocated memory: 588.785 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
ERROR: [COSIM 212-366] Cannot delete directory  'sim/tv': it is being used by another program. Please close the program and try again.
error deleting "sim/tv/cdatafile/.nfs00000001300470660000719d": file busy
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:08; Allocated memory: 16.000 MB.
command 'ap_source' returned error code
    while executing
"source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 50.84 seconds. Total CPU system time: 9.05 seconds. Total elapsed time: 80.68 seconds; peak allocated memory: 1.248 GB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
