# Lut-multipliers
Verilog source code that describes the implementation of factorial and N bits multipliers using look-up tables, for N = 2, 4 and 32.

Author:
  Jonathan Ramírez Hernández
