// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\velocityControlHdl\velocityControlHdl_Double_Range.v
// Created: 2014-08-25 21:11:09
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: velocityControlHdl_Double_Range
// Source Path: velocityControlHdl/Space_Vector_Modulation/Double_Range
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module velocityControlHdl_Double_Range
          (
           In1_0,
           In1_1,
           In1_2,
           Out1_0,
           Out1_1,
           Out1_2
          );


  input   signed [17:0] In1_0;  // sfix18_En13
  input   signed [17:0] In1_1;  // sfix18_En13
  input   signed [17:0] In1_2;  // sfix18_En13
  output  signed [17:0] Out1_0;  // sfix18_En12
  output  signed [17:0] Out1_1;  // sfix18_En12
  output  signed [17:0] Out1_2;  // sfix18_En12


  wire signed [17:0] In1 [0:2];  // sfix18_En13 [3]
  wire signed [17:0] Data_Type_Conversion_out1 [0:2];  // sfix18_En12 [3]


  assign In1[0] = In1_0;
  assign In1[1] = In1_1;
  assign In1[2] = In1_2;

  // <S40>/Data Type Conversion
  assign Data_Type_Conversion_out1[0] = {In1[0][17], In1[0][17:1]};
  assign Data_Type_Conversion_out1[1] = {In1[1][17], In1[1][17:1]};
  assign Data_Type_Conversion_out1[2] = {In1[2][17], In1[2][17:1]};



  assign Out1_0 = Data_Type_Conversion_out1[0];

  assign Out1_1 = Data_Type_Conversion_out1[1];

  assign Out1_2 = Data_Type_Conversion_out1[2];

endmodule  // velocityControlHdl_Double_Range

