{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630601709755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630601709756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  2 18:55:09 2021 " "Processing started: Thu Sep  2 18:55:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630601709756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630601709756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compendium -c Compendium " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compendium -c Compendium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630601709756 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630601709845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_reset_D_FF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_reset_D_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_reset_D_FF-beh " "Found design unit 1: async_reset_D_FF-beh" {  } { { "async_reset_D_FF.vhd" "" { Text "/home/morgan/git/IL2203/compendium/async_reset_D_FF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630601710084 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_reset_D_FF " "Found entity 1: async_reset_D_FF" {  } { { "async_reset_D_FF.vhd" "" { Text "/home/morgan/git/IL2203/compendium/async_reset_D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630601710084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630601710084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_reset_D_FF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_reset_D_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_reset_D_FF-beh " "Found design unit 1: sync_reset_D_FF-beh" {  } { { "sync_reset_D_FF.vhd" "" { Text "/home/morgan/git/IL2203/compendium/sync_reset_D_FF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630601710085 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_reset_D_FF " "Found entity 1: sync_reset_D_FF" {  } { { "sync_reset_D_FF.vhd" "" { Text "/home/morgan/git/IL2203/compendium/sync_reset_D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630601710085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630601710085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_reset_D_FF " "Elaborating entity \"async_reset_D_FF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1630601710115 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "async_reset_D_FF.vhd " "Ignored assignments for entity \"async_reset_D_FF.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Blast FPGA\" -entity async_reset_D_FF.vhd " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Blast FPGA\" -entity async_reset_D_FF.vhd was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity async_reset_D_FF.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity async_reset_D_FF.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity async_reset_D_FF.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity async_reset_D_FF.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity async_reset_D_FF.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity async_reset_D_FF.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE blast.lmf -entity async_reset_D_FF.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE blast.lmf -entity async_reset_D_FF.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity async_reset_D_FF.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity async_reset_D_FF.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity async_reset_D_FF.vhd -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity async_reset_D_FF.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1630601710328 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1630601710328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1630601710378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630601710378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1630601710398 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1630601710398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1630601710398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1630601710398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630601710402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  2 18:55:10 2021 " "Processing ended: Thu Sep  2 18:55:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630601710402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630601710402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630601710402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630601710402 ""}
