/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire [4:0] _03_;
  wire [28:0] _04_;
  wire [5:0] _05_;
  wire [5:0] _06_;
  wire [12:0] _07_;
  reg [10:0] _08_;
  wire [15:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [21:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [11:0] celloutsig_0_56z;
  wire [11:0] celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire [33:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [28:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _10_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_5z[6:4], celloutsig_0_4z };
  assign { _06_[5:3], _06_[1] } = _10_;
  reg [4:0] _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 5'h00;
    else _11_ <= { celloutsig_0_5z[4:1], celloutsig_0_3z };
  assign { _02_[6:4], _00_, _02_[1] } = _11_;
  reg [10:0] _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 11'h000;
    else _12_ <= { celloutsig_0_5z[6], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, _02_[6:4], _00_, _02_[1], celloutsig_0_4z, celloutsig_0_1z };
  assign { _07_[12:5], _07_[3:2], _07_[0] } = _12_;
  assign celloutsig_0_3z = celloutsig_0_1z | ~(in_data[17]);
  assign celloutsig_0_4z = 1'h0 | ~(in_data[14]);
  assign celloutsig_0_0z = in_data[19] ^ in_data[26];
  assign celloutsig_0_44z = celloutsig_0_12z ^ celloutsig_0_11z;
  assign celloutsig_0_54z = celloutsig_0_12z ^ _01_;
  assign celloutsig_1_0z = in_data[157] ^ in_data[169];
  assign celloutsig_1_8z = celloutsig_1_0z ^ celloutsig_1_6z;
  assign celloutsig_0_36z = { celloutsig_0_16z[7:0], _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_1z } + { celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_28z, _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_29z };
  assign celloutsig_1_15z = in_data[124:109] + { celloutsig_1_10z[5:4], celloutsig_1_10z[4], celloutsig_1_10z[2:1], celloutsig_1_9z };
  assign celloutsig_1_16z = { in_data[140:123], celloutsig_1_1z, celloutsig_1_10z[6:4], celloutsig_1_10z[4], celloutsig_1_10z[2:0] } + { _04_[28:24], celloutsig_1_14z, _04_[22:20], _04_[28:24], _04_[14:5], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_8z };
  reg [5:0] _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 6'h00;
    else _23_ <= celloutsig_0_19z[9:4];
  assign { _05_[5:2], _01_, _05_[0] } = _23_;
  reg [17:0] _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _24_ <= 18'h00000;
    else _24_ <= { in_data[151:143], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign { _04_[22:20], _04_[28:24], _04_[14:5] } = _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 11'h000;
    else _08_ <= { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z };
  reg [15:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 16'h0000;
    else _26_ <= { in_data[23:14], celloutsig_0_3z, celloutsig_0_24z };
  assign { _09_[15:10], _03_, _09_[4:0] } = _26_;
  assign celloutsig_0_29z = { celloutsig_0_5z[3:2], celloutsig_0_22z, celloutsig_0_14z } & _03_[4:1];
  assign celloutsig_0_33z = { in_data[24:14], celloutsig_0_1z, celloutsig_0_15z, _06_[5:3], 1'h0, _06_[1], 1'h0, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_10z } / { 1'h1, celloutsig_0_19z[7:0], celloutsig_0_31z, _08_, 1'h0 };
  assign celloutsig_0_5z = { in_data[23:18], 1'h0 } / { 1'h1, in_data[9:8], celloutsig_0_1z, 2'h0, in_data[0] };
  assign celloutsig_0_27z = { _09_[14:10], _03_ } / { 1'h1, _08_[9:1] };
  assign celloutsig_0_47z = celloutsig_0_20z == in_data[88:84];
  assign celloutsig_0_21z = celloutsig_0_19z[8:5] == { celloutsig_0_5z[5:3], celloutsig_0_15z };
  assign celloutsig_0_1z = in_data[46:42] === in_data[16:12];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_0z, _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_1z } === { celloutsig_0_5z[4:2], 1'h0, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_7z = { in_data[121:120], celloutsig_1_5z, celloutsig_1_6z } >= { in_data[106:104], celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_8z } >= { _02_[5:4], _00_, 1'h0 };
  assign celloutsig_0_15z = { celloutsig_0_13z[7:4], celloutsig_0_5z, 1'h0 } >= { _06_[5:3], 1'h0, _06_[1], _06_[5:3], 1'h0, _06_[1], 2'h0 };
  assign celloutsig_0_25z = { celloutsig_0_5z[3:2], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_3z } >= celloutsig_0_19z[7:3];
  assign celloutsig_0_37z = { celloutsig_0_33z[11:10], celloutsig_0_0z, celloutsig_0_14z } > celloutsig_0_20z[3:0];
  assign celloutsig_1_6z = { _04_[27:24], _04_[14:11] } > in_data[134:127];
  assign celloutsig_0_22z = { celloutsig_0_16z[7:3], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z } > celloutsig_0_16z[11:1];
  assign celloutsig_0_62z = { celloutsig_0_29z, _02_[6:4], _00_, _02_[1] } && celloutsig_0_19z;
  assign celloutsig_1_5z = { in_data[133:119], celloutsig_1_0z } && { _04_[20], _04_[28:24], _04_[14:5] };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_1z, _06_[5:3], _06_[1], celloutsig_0_1z, celloutsig_0_0z, _02_[6:4], _00_, _02_[1], celloutsig_0_0z } && { _02_[5:4], _00_, _02_[1], _02_[6:4], _00_, _02_[1], celloutsig_0_1z, _06_[5:3], _06_[1], celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_24z[3:1], celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_21z, 1'h0, celloutsig_0_11z, celloutsig_0_14z, 1'h0, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_31z, 1'h0, celloutsig_0_11z } != { _08_[8:2], _05_[5:2], _01_, _05_[0], celloutsig_0_32z, celloutsig_0_28z, _02_[6:4], _00_, _02_[1], _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_48z = celloutsig_0_16z[8:5] != { _07_[5], 1'h0, celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_15z[15:14], celloutsig_1_0z, celloutsig_1_6z } != in_data[102:99];
  assign celloutsig_0_18z = { celloutsig_0_13z[4:3], celloutsig_0_5z, celloutsig_0_15z, 1'h0, celloutsig_0_3z, _02_[6:4], _00_, 1'h0, _02_[1], _07_[12:5], 1'h0, _07_[3:2], 1'h0, _07_[0], celloutsig_0_1z, _06_[5:3], 1'h0, _06_[1], 1'h0 } != { _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_14z, _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_60z = - { celloutsig_0_59z[10:2], 1'h1, celloutsig_0_31z, celloutsig_0_54z, celloutsig_0_10z, celloutsig_0_37z, _05_[5:2], _01_, _05_[0], celloutsig_0_56z, 1'h0, celloutsig_0_1z };
  assign celloutsig_0_8z = - _06_[5:3];
  assign celloutsig_0_16z = - { celloutsig_0_0z, celloutsig_0_5z, 1'h0, celloutsig_0_12z, celloutsig_0_14z, 1'h0 };
  assign celloutsig_1_1z = ~ { in_data[146:144], celloutsig_1_0z };
  assign celloutsig_1_4z = ~ { _04_[21:20], _04_[28:24], _04_[14:10], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_19z = ~ { _02_[6], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_20z = ~ { celloutsig_0_5z[6:4], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_3z = ~^ { in_data[131:129], celloutsig_1_0z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_4z[15:13], celloutsig_1_7z };
  assign celloutsig_1_19z = ^ celloutsig_1_16z[24:9];
  assign celloutsig_0_14z = ^ celloutsig_0_5z[6:1];
  assign celloutsig_0_56z = celloutsig_0_16z <<< { celloutsig_0_42z[12:2], 1'h0 };
  assign celloutsig_1_9z = { in_data[154:145], celloutsig_1_7z } <<< in_data[110:100];
  assign celloutsig_0_30z = { _06_[5:3], 1'h0 } <<< _07_[11:8];
  assign celloutsig_0_42z = { celloutsig_0_16z[9:5], celloutsig_0_11z, 1'h0, _06_[5:3], 1'h0, _06_[1], 1'h0 } >>> { celloutsig_0_36z[12:8], celloutsig_0_1z, _05_[5:2], _01_, _05_[0], celloutsig_0_18z };
  assign celloutsig_0_65z = { celloutsig_0_36z[9:8], 1'h0 } >>> { celloutsig_0_11z, celloutsig_0_62z, celloutsig_0_48z };
  assign celloutsig_0_13z = { _02_[6:4], _00_, 1'h0, _02_[1], celloutsig_0_1z, 1'h0 } >>> { in_data[7:4], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_24z = in_data[5:1] ^ celloutsig_0_16z[10:6];
  assign celloutsig_0_31z = ~((celloutsig_0_30z[2] & celloutsig_0_1z) | (celloutsig_0_24z[1] & _06_[4]));
  assign celloutsig_0_32z = ~((celloutsig_0_3z & in_data[79]) | (celloutsig_0_12z & celloutsig_0_22z));
  assign celloutsig_0_28z = ~((_06_[5] & in_data[70]) | (1'h0 & celloutsig_0_10z));
  assign { out_data[36], out_data[33:32], out_data[34], out_data[35] } = { celloutsig_0_62z, celloutsig_0_47z, celloutsig_0_44z, celloutsig_0_28z, celloutsig_0_12z } ^ { celloutsig_0_60z[22], celloutsig_0_60z[19:18], celloutsig_0_60z[20], celloutsig_0_60z[21] };
  assign { celloutsig_1_10z[4], celloutsig_1_10z[1], celloutsig_1_10z[2], celloutsig_1_10z[6:5], celloutsig_1_10z[0] } = ~ { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, _04_[6:5], celloutsig_1_0z };
  assign { celloutsig_0_59z[2], celloutsig_0_59z[5:3], celloutsig_0_59z[0], celloutsig_0_59z[11:6] } = ~ { _00_, _02_[6:4], _02_[1], celloutsig_0_27z[4:0], celloutsig_0_11z };
  assign { _02_[14:7], _02_[3:2], _02_[0] } = { celloutsig_0_16z[7:0], _00_, 1'h0, celloutsig_0_1z };
  assign { _04_[23], _04_[19:15], _04_[4:0] } = { celloutsig_1_14z, _04_[28:24], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_8z };
  assign _05_[1] = _01_;
  assign { _06_[2], _06_[0] } = 2'h0;
  assign { _07_[4], _07_[1] } = 2'h0;
  assign _09_[9:5] = _03_;
  assign celloutsig_0_59z[1] = 1'h1;
  assign celloutsig_1_10z[3] = celloutsig_1_10z[4];
  assign { out_data[128], out_data[96], out_data[37], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z[23], celloutsig_0_65z };
endmodule
