{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509051346740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509051346749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 22:55:46 2017 " "Processing started: Thu Oct 26 22:55:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509051346749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051346749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051346749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509051347628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509051347628 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "systemFile.qsys " "Elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051358783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:03 Progress: Loading lab4LcdInterface/systemFile.qsys " "2017.10.26.22:56:03 Progress: Loading lab4LcdInterface/systemFile.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051363287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:03 Progress: Reading input file " "2017.10.26.22:56:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051363796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:03 Progress: Adding CPU \[altera_nios2_gen2 17.0\] " "2017.10.26.22:56:03 Progress: Adding CPU \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051363889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:04 Progress: Parameterizing module CPU " "2017.10.26.22:56:04 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051364946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:04 Progress: Adding LCD \[LCD 1.0\] " "2017.10.26.22:56:04 Progress: Adding LCD \[LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051364951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module LCD " "2017.10.26.22:56:05 Progress: Parameterizing module LCD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\] " "2017.10.26.22:56:05 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module SDRAM_ctrl " "2017.10.26.22:56:05 Progress: Parameterizing module SDRAM_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.26.22:56:05 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module TCDM " "2017.10.26.22:56:05 Progress: Parameterizing module TCDM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.26.22:56:05 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module TCIM " "2017.10.26.22:56:05 Progress: Parameterizing module TCIM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding altpll_0 \[altpll 17.0\] " "2017.10.26.22:56:05 Progress: Adding altpll_0 \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module altpll_0 " "2017.10.26.22:56:05 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.10.26.22:56:05 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module clk_0 " "2017.10.26.22:56:05 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\] " "2017.10.26.22:56:05 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module jtag_uart " "2017.10.26.22:56:05 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\] " "2017.10.26.22:56:05 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module performance_counter_0 " "2017.10.26.22:56:05 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.10.26.22:56:05 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module sysid " "2017.10.26.22:56:05 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Adding timer_0 \[altera_avalon_timer 17.0\] " "2017.10.26.22:56:05 Progress: Adding timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing module timer_0 " "2017.10.26.22:56:05 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Building connections " "2017.10.26.22:56:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Parameterizing connections " "2017.10.26.22:56:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:05 Progress: Validating " "2017.10.26.22:56:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051365868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.26.22:56:06 Progress: Done reading input file " "2017.10.26.22:56:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051366649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051367628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051367630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051367630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: Time stamp will be automatically updated when this component is generated. " "SystemFile.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051367630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH " "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051368448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051370661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051370676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051371741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051371741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051372230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051372231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051375108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD: \"systemFile\" instantiated LCD \"LCD\" " "LCD: \"systemFile\" instantiated LCD \"LCD\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051375254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051375285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_ctrl:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051375286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051375978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\" " "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051375985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Starting RTL generation for module 'systemFile_TCDM' " "TCDM: Starting RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \] " "TCDM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Done RTL generation for module 'systemFile_TCDM' " "TCDM: Done RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\" " "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Starting RTL generation for module 'systemFile_TCIM' " "TCIM: Starting RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \] " "TCIM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Done RTL generation for module 'systemFile_TCIM' " "TCIM: Done RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\" " "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051376610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\" " "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051377732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051377749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0007_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0007_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0007_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0007_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051377749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0008_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0008_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0008_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0008_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'systemFile_timer_0' " "Timer_0: Starting RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0010_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0010_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0010_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0010_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'systemFile_timer_0' " "Timer_0: Done RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051378812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051381622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051381830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051382035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051382242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051382445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051382645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051382843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051383045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051383245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051385354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051385904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051386459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051386471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051386487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051386516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0013_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0013_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0013_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7465_6177619097497927996.dir/0013_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051386516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:27 (*) Starting Nios II generation " "Cpu: # 2017.10.26 22:56:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:27 (*)   Checking for plaintext license. " "Cpu: # 2017.10.26 22:56:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.26 22:56:28 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.26 22:56:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.26 22:56:28 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Plaintext license not found. " "Cpu: # 2017.10.26 22:56:28 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.10.26 22:56:28 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.26 22:56:28 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.26 22:56:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.26 22:56:28 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.10.26 22:56:28 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.10.26 22:56:28 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)   Creating all objects for CPU " "Cpu: # 2017.10.26 22:56:28 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)     Testbench " "Cpu: # 2017.10.26 22:56:28 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)     Instruction decoding " "Cpu: # 2017.10.26 22:56:28 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:28 (*)       Instruction fields " "Cpu: # 2017.10.26 22:56:28 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)       Instruction decodes " "Cpu: # 2017.10.26 22:56:29 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.10.26 22:56:29 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)       Instruction controls " "Cpu: # 2017.10.26 22:56:29 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)     Pipeline frontend " "Cpu: # 2017.10.26 22:56:29 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.26 22:56:29 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) " "Cpu: # 2017.10.26 22:56:29 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.26 22:56:29 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)     Pipeline backend " "Cpu: # 2017.10.26 22:56:29 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.26 22:56:29 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) " "Cpu: # 2017.10.26 22:56:29 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:29 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.26 22:56:29 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:32 (*)   Generating RTL from CPU objects " "Cpu: # 2017.10.26 22:56:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:33 (*)   Creating encrypted RTL " "Cpu: # 2017.10.26 22:56:33 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.26 22:56:34 (*) Done Nios II generation " "Cpu: # 2017.10.26 22:56:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Done RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LCD_LCD_AVALON_SLAVE_translator\" " "LCD_LCD_AVALON_SLAVE_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LCD_LCD_AVALON_SLAVE_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LCD_LCD_AVALON_SLAVE_agent\" " "LCD_LCD_AVALON_SLAVE_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LCD_LCD_AVALON_SLAVE_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LCD_LCD_AVALON_SLAVE_agent_rsp_fifo\" " "LCD_LCD_AVALON_SLAVE_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LCD_LCD_AVALON_SLAVE_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\" " "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051394997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_LCD_AVALON_SLAVE_cmd_width_adapter\" " "LCD_LCD_AVALON_SLAVE_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_LCD_AVALON_SLAVE_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Done \"systemFile\" with 44 modules, 77 files " "SystemFile: Done \"systemFile\" with 44 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051395964 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "systemFile.qsys " "Finished elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051397018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lcddriver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDriver-LCD " "Found design unit 1: LcdDriver-LCD" {  } { { "lcdDriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/lcdDriver.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397624 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "lcdDriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/lcdDriver.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioural " "Found design unit 1: FIFO-behavioural" {  } { { "fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/fifo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397628 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/fifo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelentity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelentity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevelEntity " "Found entity 1: topLevelEntity" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_default_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_incr_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397664 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397674 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397674 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397674 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397674 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051397680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397698 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051397729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioural " "Found design unit 1: FIFO-behavioural" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397733 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/lcddriver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/lcddriver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDriver-LCD " "Found design unit 1: LcdDriver-LCD" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397736 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU " "Found entity 1: systemFile_CPU" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051397740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051397740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_ic_data_module " "Found entity 1: systemFile_CPU_cpu_ic_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_CPU_cpu_ic_tag_module " "Found entity 2: systemFile_CPU_cpu_ic_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_CPU_cpu_bht_module " "Found entity 3: systemFile_CPU_cpu_bht_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_CPU_cpu_register_bank_a_module " "Found entity 4: systemFile_CPU_cpu_register_bank_a_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_CPU_cpu_register_bank_b_module " "Found entity 5: systemFile_CPU_cpu_register_bank_b_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "6 systemFile_CPU_cpu_dc_tag_module " "Found entity 6: systemFile_CPU_cpu_dc_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "7 systemFile_CPU_cpu_dc_data_module " "Found entity 7: systemFile_CPU_cpu_dc_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "8 systemFile_CPU_cpu_dc_victim_module " "Found entity 8: systemFile_CPU_cpu_dc_victim_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "9 systemFile_CPU_cpu_nios2_oci_debug " "Found entity 9: systemFile_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "10 systemFile_CPU_cpu_nios2_oci_break " "Found entity 10: systemFile_CPU_cpu_nios2_oci_break" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "11 systemFile_CPU_cpu_nios2_oci_xbrk " "Found entity 11: systemFile_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "12 systemFile_CPU_cpu_nios2_oci_dbrk " "Found entity 12: systemFile_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "13 systemFile_CPU_cpu_nios2_oci_itrace " "Found entity 13: systemFile_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "14 systemFile_CPU_cpu_nios2_oci_td_mode " "Found entity 14: systemFile_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "15 systemFile_CPU_cpu_nios2_oci_dtrace " "Found entity 15: systemFile_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "16 systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "17 systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "18 systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "19 systemFile_CPU_cpu_nios2_oci_fifo " "Found entity 19: systemFile_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "20 systemFile_CPU_cpu_nios2_oci_pib " "Found entity 20: systemFile_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "21 systemFile_CPU_cpu_nios2_oci_im " "Found entity 21: systemFile_CPU_cpu_nios2_oci_im" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "22 systemFile_CPU_cpu_nios2_performance_monitors " "Found entity 22: systemFile_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "23 systemFile_CPU_cpu_nios2_avalon_reg " "Found entity 23: systemFile_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "24 systemFile_CPU_cpu_ociram_sp_ram_module " "Found entity 24: systemFile_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "25 systemFile_CPU_cpu_nios2_ocimem " "Found entity 25: systemFile_CPU_cpu_nios2_ocimem" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "26 systemFile_CPU_cpu_nios2_oci " "Found entity 26: systemFile_CPU_cpu_nios2_oci" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""} { "Info" "ISGN_ENTITY_NAME" "27 systemFile_CPU_cpu " "Found entity 27: systemFile_CPU_cpu" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_sysclk " "Found entity 1: systemFile_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_tck " "Found entity 1: systemFile_CPU_cpu_debug_slave_tck" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_wrapper " "Found entity 1: systemFile_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_mult_cell " "Found entity 1: systemFile_CPU_cpu_mult_cell" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_test_bench " "Found entity 1: systemFile_CPU_cpu_test_bench" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_SDRAM_ctrl_input_efifo_module " "Found entity 1: systemFile_SDRAM_ctrl_input_efifo_module" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398541 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_SDRAM_ctrl " "Found entity 2: systemFile_SDRAM_ctrl" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcdm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcdm.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCDM " "Found entity 1: systemFile_TCDM" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcim.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcim.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCIM " "Found entity 1: systemFile_TCIM" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_altpll_0_dffpipe_l2c " "Found entity 1: systemFile_altpll_0_dffpipe_l2c" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398553 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_altpll_0_stdsync_sv6 " "Found entity 2: systemFile_altpll_0_stdsync_sv6" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398553 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_altpll_0_altpll_pka2 " "Found entity 3: systemFile_altpll_0_altpll_pka2" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398553 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_altpll_0 " "Found entity 4: systemFile_altpll_0" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_irq_mapper " "Found entity 1: systemFile_irq_mapper" {  } { { "db/ip/systemfile/submodules/systemfile_irq_mapper.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/systemfile_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_jtag_uart_sim_scfifo_w " "Found entity 1: systemFile_jtag_uart_sim_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398562 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_jtag_uart_scfifo_w " "Found entity 2: systemFile_jtag_uart_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398562 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_jtag_uart_sim_scfifo_r " "Found entity 3: systemFile_jtag_uart_sim_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398562 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_jtag_uart_scfifo_r " "Found entity 4: systemFile_jtag_uart_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398562 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_jtag_uart " "Found entity 5: systemFile_jtag_uart" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0 " "Found entity 1: systemFile_mm_interconnect_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398607 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router " "Found entity 2: systemFile_mm_interconnect_0_router" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_001_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398611 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_001 " "Found entity 2: systemFile_mm_interconnect_0_router_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_002_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398615 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_002 " "Found entity 2: systemFile_mm_interconnect_0_router_002" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_003_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398619 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_003 " "Found entity 2: systemFile_mm_interconnect_0_router_003" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_004_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398623 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_004 " "Found entity 2: systemFile_mm_interconnect_0_router_004" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509051398626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_008_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398627 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_008 " "Found entity 2: systemFile_mm_interconnect_0_router_008" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_1 " "Found entity 1: systemFile_mm_interconnect_1" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_2 " "Found entity 1: systemFile_mm_interconnect_2" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_performance_counter_0 " "Found entity 1: systemFile_performance_counter_0" {  } { { "db/ip/systemfile/submodules/systemfile_performance_counter_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_sysid " "Found entity 1: systemFile_sysid" {  } { { "db/ip/systemfile/submodules/systemfile_sysid.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_timer_0 " "Found entity 1: systemFile_timer_0" {  } { { "db/ip/systemfile/submodules/systemfile_timer_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/systemfile.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/systemfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile " "Found entity 1: systemFile" {  } { { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051398669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051398669 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(318) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509051398732 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(328) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509051398732 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(338) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509051398732 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(682) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509051398734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevelEntity " "Elaborating entity \"topLevelEntity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509051398962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile systemFile:inst " "Elaborating entity \"systemFile\" for hierarchy \"systemFile:inst\"" {  } { { "topLevelEntity.bdf" "inst" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 584 1080 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051398975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU systemFile:inst\|systemFile_CPU:cpu " "Elaborating entity \"systemFile_CPU\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\"" {  } { { "db/ip/systemfile/systemfile.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu " "Elaborating entity \"systemFile_CPU_cpu\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_test_bench systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench " "Elaborating entity \"systemFile_CPU_cpu_test_bench\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_test_bench" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data " "Elaborating entity \"systemFile_CPU_cpu_ic_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051399884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051399884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag " "Elaborating entity \"systemFile_CPU_cpu_ic_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051399975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051400041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051400041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_bht_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht " "Elaborating entity \"systemFile_CPU_cpu_bht_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_bht" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051400185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051400185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_a_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a " "Elaborating entity \"systemFile_CPU_cpu_register_bank_a_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_a" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051400325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051400325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_b_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b " "Elaborating entity \"systemFile_CPU_cpu_register_bank_b_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_b" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_mult_cell systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell " "Elaborating entity \"systemFile_CPU_cpu_mult_cell\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_mult_cell" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051400525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051400525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051400968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag " "Elaborating entity \"systemFile_CPU_cpu_dc_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_1jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051401798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051401798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data " "Elaborating entity \"systemFile_CPU_cpu_dc_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051401942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051401942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051401943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_victim_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim " "Elaborating entity \"systemFile_CPU_cpu_dc_victim_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_victim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051402097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051402097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 10307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_debug systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_debug\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_debug" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_break systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_break\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_break" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_xbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_xbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_itrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_itrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dtrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dtrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_td_mode systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_pib systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_pib\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_pib" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051402954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_im systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_im\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_im" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_avalon_reg systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"systemFile_CPU_cpu_nios2_avalon_reg\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_avalon_reg" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_ocimem systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem " "Elaborating entity \"systemFile_CPU_cpu_nios2_ocimem\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_ocimem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ociram_sp_ram_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram " "Elaborating entity \"systemFile_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ociram_sp_ram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051403267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_wrapper systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_wrapper\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_debug_slave_wrapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_tck systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_tck\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_tck" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_sysclk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_sysclk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_sysclk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "systemFile_CPU_cpu_debug_slave_phy" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdDriver systemFile:inst\|LcdDriver:lcd " "Elaborating entity \"LcdDriver\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\"" {  } { { "db/ip/systemfile/systemfile.v" "lcd" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403736 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadData_DO lcddriver.vhdl(26) " "VHDL Signal Declaration warning at lcddriver.vhdl(26): used implicit default value for signal \"ReadData_DO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509051403737 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadDataValid_SO lcddriver.vhdl(27) " "VHDL Signal Declaration warning at lcddriver.vhdl(27): used implicit default value for signal \"ReadDataValid_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509051403737 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ByteEnable_DI lcddriver.vhdl(159) " "VHDL Process Statement warning at lcddriver.vhdl(159): signal \"ByteEnable_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403738 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BeginBurstTransfer_DI lcddriver.vhdl(172) " "VHDL Process Statement warning at lcddriver.vhdl(172): signal \"BeginBurstTransfer_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_DI lcddriver.vhdl(173) " "VHDL Process Statement warning at lcddriver.vhdl(173): signal \"BurstCount_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address_DI lcddriver.vhdl(178) " "VHDL Process Statement warning at lcddriver.vhdl(178): signal \"Address_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(186) " "VHDL Process Statement warning at lcddriver.vhdl(186): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(198) " "VHDL Process Statement warning at lcddriver.vhdl(198): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoFull_D lcddriver.vhdl(199) " "VHDL Process Statement warning at lcddriver.vhdl(199): signal \"FifoFull_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_DI lcddriver.vhdl(205) " "VHDL Process Statement warning at lcddriver.vhdl(205): signal \"WriteData_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_D lcddriver.vhdl(205) " "VHDL Process Statement warning at lcddriver.vhdl(205): signal \"BitEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(212) " "VHDL Process Statement warning at lcddriver.vhdl(212): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoFull_D lcddriver.vhdl(213) " "VHDL Process Statement warning at lcddriver.vhdl(213): signal \"FifoFull_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403739 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(226) " "VHDL Process Statement warning at lcddriver.vhdl(226): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(232) " "VHDL Process Statement warning at lcddriver.vhdl(232): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoFull_D lcddriver.vhdl(233) " "VHDL Process Statement warning at lcddriver.vhdl(233): signal \"FifoFull_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_DI lcddriver.vhdl(240) " "VHDL Process Statement warning at lcddriver.vhdl(240): signal \"WriteData_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_D lcddriver.vhdl(240) " "VHDL Process Statement warning at lcddriver.vhdl(240): signal \"BitEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(249) " "VHDL Process Statement warning at lcddriver.vhdl(249): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(254) " "VHDL Process Statement warning at lcddriver.vhdl(254): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(255) " "VHDL Process Statement warning at lcddriver.vhdl(255): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_D lcddriver.vhdl(267) " "VHDL Process Statement warning at lcddriver.vhdl(267): signal \"BurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403740 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WaitReq_SO lcddriver.vhdl(143) " "VHDL Process Statement warning at lcddriver.vhdl(143): inferring latch(es) for signal or variable \"WaitReq_SO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403741 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BurstCount_D lcddriver.vhdl(143) " "VHDL Process Statement warning at lcddriver.vhdl(143): inferring latch(es) for signal or variable \"BurstCount_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403741 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BitEnable_D lcddriver.vhdl(143) " "VHDL Process Statement warning at lcddriver.vhdl(143): inferring latch(es) for signal or variable \"BitEnable_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403741 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IsData_D lcddriver.vhdl(143) " "VHDL Process Statement warning at lcddriver.vhdl(143): inferring latch(es) for signal or variable \"IsData_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idleCount_D lcddriver.vhdl(315) " "VHDL Process Statement warning at lcddriver.vhdl(315): signal \"idleCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idleCount_D lcddriver.vhdl(316) " "VHDL Process Statement warning at lcddriver.vhdl(316): signal \"idleCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_D lcddriver.vhdl(355) " "VHDL Process Statement warning at lcddriver.vhdl(355): signal \"TxData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_D lcddriver.vhdl(357) " "VHDL Process Statement warning at lcddriver.vhdl(357): signal \"TxData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_D lcddriver.vhdl(375) " "VHDL Process Statement warning at lcddriver.vhdl(375): signal \"TxData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idleCount_D lcddriver.vhdl(379) " "VHDL Process Statement warning at lcddriver.vhdl(379): signal \"idleCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idleCount_D lcddriver.vhdl(380) " "VHDL Process Statement warning at lcddriver.vhdl(380): signal \"idleCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403742 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rd_NSO lcddriver.vhdl(286) " "VHDL Process Statement warning at lcddriver.vhdl(286): inferring latch(es) for signal or variable \"Rd_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403743 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wr_NSO lcddriver.vhdl(286) " "VHDL Process Statement warning at lcddriver.vhdl(286): inferring latch(es) for signal or variable \"Wr_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403743 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cs_NSO lcddriver.vhdl(286) " "VHDL Process Statement warning at lcddriver.vhdl(286): inferring latch(es) for signal or variable \"Cs_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403743 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DC_NSO lcddriver.vhdl(286) " "VHDL Process Statement warning at lcddriver.vhdl(286): inferring latch(es) for signal or variable \"DC_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403743 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM0_SO lcddriver.vhdl(286) " "VHDL Process Statement warning at lcddriver.vhdl(286): inferring latch(es) for signal or variable \"IM0_SO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403743 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM0_SO lcddriver.vhdl(286) " "Inferred latch for \"IM0_SO\" at lcddriver.vhdl(286)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403745 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_NSO lcddriver.vhdl(286) " "Inferred latch for \"DC_NSO\" at lcddriver.vhdl(286)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403745 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cs_NSO lcddriver.vhdl(286) " "Inferred latch for \"Cs_NSO\" at lcddriver.vhdl(286)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403745 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wr_NSO lcddriver.vhdl(286) " "Inferred latch for \"Wr_NSO\" at lcddriver.vhdl(286)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403745 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_NSO lcddriver.vhdl(286) " "Inferred latch for \"Rd_NSO\" at lcddriver.vhdl(286)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403745 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsData_D lcddriver.vhdl(143) " "Inferred latch for \"IsData_D\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[0\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[0\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[1\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[1\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[2\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[2\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[3\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[3\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[4\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[4\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[5\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[5\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[6\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[6\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[7\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[7\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[8\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[8\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403746 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[9\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[9\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[10\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[10\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[11\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[11\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[12\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[12\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[13\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[13\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[14\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[14\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[15\] lcddriver.vhdl(143) " "Inferred latch for \"BitEnable_D\[15\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[0\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[0\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[1\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[1\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[2\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[2\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[3\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[3\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[4\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[4\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[5\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[5\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[6\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[6\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[7\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[7\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[8\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[8\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[9\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[9\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[10\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[10\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[11\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[11\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[12\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[12\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[13\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[13\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[14\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[14\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[15\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[15\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[16\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[16\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403748 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[17\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[17\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[18\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[18\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[19\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[19\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[20\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[20\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[21\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[21\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[22\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[22\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[23\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[23\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[24\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[24\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[25\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[25\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[26\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[26\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[27\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[27\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[28\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[28\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[29\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[29\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403749 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[30\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[30\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403750 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BurstCount_D\[31\] lcddriver.vhdl(143) " "Inferred latch for \"BurstCount_D\[31\]\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403750 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WaitReq_SO lcddriver.vhdl(143) " "Inferred latch for \"WaitReq_SO\" at lcddriver.vhdl(143)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403750 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer " "Elaborating entity \"FIFO\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "dataBuffer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(90) " "VHDL Process Statement warning at fifo.vhdl(90): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403780 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(91) " "VHDL Process Statement warning at fifo.vhdl(91): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(92) " "VHDL Process Statement warning at fifo.vhdl(92): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_DI fifo.vhdl(98) " "VHDL Process Statement warning at fifo.vhdl(98): signal \"Data_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(98) " "VHDL Process Statement warning at fifo.vhdl(98): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(100) " "VHDL Process Statement warning at fifo.vhdl(100): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_D fifo.vhdl(102) " "VHDL Process Statement warning at fifo.vhdl(102): signal \"data_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(102) " "VHDL Process Statement warning at fifo.vhdl(102): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(105) " "VHDL Process Statement warning at fifo.vhdl(105): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_D fifo.vhdl(107) " "VHDL Process Statement warning at fifo.vhdl(107): signal \"data_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403781 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(107) " "VHDL Process Statement warning at fifo.vhdl(107): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(110) " "VHDL Process Statement warning at fifo.vhdl(110): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(119) " "VHDL Process Statement warning at fifo.vhdl(119): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(122) " "VHDL Process Statement warning at fifo.vhdl(122): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(123) " "VHDL Process Statement warning at fifo.vhdl(123): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(124) " "VHDL Process Statement warning at fifo.vhdl(124): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(129) " "VHDL Process Statement warning at fifo.vhdl(129): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403782 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_DI fifo.vhdl(130) " "VHDL Process Statement warning at fifo.vhdl(130): signal \"Data_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403783 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(130) " "VHDL Process Statement warning at fifo.vhdl(130): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403783 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(133) " "VHDL Process Statement warning at fifo.vhdl(133): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403783 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(134) " "VHDL Process Statement warning at fifo.vhdl(134): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403783 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_D fifo.vhdl(135) " "VHDL Process Statement warning at fifo.vhdl(135): signal \"data_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403783 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(135) " "VHDL Process Statement warning at fifo.vhdl(135): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403783 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(139) " "VHDL Process Statement warning at fifo.vhdl(139): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_D fifo.vhdl(140) " "VHDL Process Statement warning at fifo.vhdl(140): signal \"data_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(140) " "VHDL Process Statement warning at fifo.vhdl(140): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(142) " "VHDL Process Statement warning at fifo.vhdl(142): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(143) " "VHDL Process Statement warning at fifo.vhdl(143): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(148) " "VHDL Process Statement warning at fifo.vhdl(148): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(151) " "VHDL Process Statement warning at fifo.vhdl(151): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403784 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(152) " "VHDL Process Statement warning at fifo.vhdl(152): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403785 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(156) " "VHDL Process Statement warning at fifo.vhdl(156): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403785 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(158) " "VHDL Process Statement warning at fifo.vhdl(158): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403785 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(165) " "VHDL Process Statement warning at fifo.vhdl(165): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403785 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(170) " "VHDL Process Statement warning at fifo.vhdl(170): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_D fifo.vhdl(171) " "VHDL Process Statement warning at fifo.vhdl(171): signal \"data_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(171) " "VHDL Process Statement warning at fifo.vhdl(171): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(173) " "VHDL Process Statement warning at fifo.vhdl(173): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(174) " "VHDL Process Statement warning at fifo.vhdl(174): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(179) " "VHDL Process Statement warning at fifo.vhdl(179): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(182) " "VHDL Process Statement warning at fifo.vhdl(182): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(183) " "VHDL Process Statement warning at fifo.vhdl(183): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403786 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(187) " "VHDL Process Statement warning at fifo.vhdl(187): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509051403787 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_DO fifo.vhdl(71) " "VHDL Process Statement warning at fifo.vhdl(71): inferring latch(es) for signal or variable \"Data_DO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403788 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numEl_D fifo.vhdl(71) " "VHDL Process Statement warning at fifo.vhdl(71): inferring latch(es) for signal or variable \"numEl_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403788 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "head_D fifo.vhdl(71) " "VHDL Process Statement warning at fifo.vhdl(71): inferring latch(es) for signal or variable \"head_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403789 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tail_D fifo.vhdl(71) " "VHDL Process Statement warning at fifo.vhdl(71): inferring latch(es) for signal or variable \"tail_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509051403789 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[0\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[0\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[1\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[1\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[2\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[2\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[3\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[3\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[4\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[4\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[5\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[5\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[6\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[6\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[7\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[7\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403794 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[8\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[8\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403795 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[9\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[9\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403795 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[10\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[10\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403795 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[11\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[11\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403795 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[12\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[12\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403795 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[13\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[13\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403795 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[14\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[14\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[15\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[15\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[16\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[16\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[17\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[17\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[18\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[18\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[19\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[19\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[20\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[20\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[21\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[21\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403796 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[22\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[22\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[23\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[23\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[24\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[24\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[25\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[25\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[26\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[26\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[27\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[27\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[28\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[28\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[29\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[29\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403797 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[30\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[30\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403798 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[31\] fifo.vhdl(71) " "Inferred latch for \"tail_D\[31\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403798 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[0\] fifo.vhdl(71) " "Inferred latch for \"head_D\[0\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403798 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[1\] fifo.vhdl(71) " "Inferred latch for \"head_D\[1\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403798 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[2\] fifo.vhdl(71) " "Inferred latch for \"head_D\[2\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403798 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[3\] fifo.vhdl(71) " "Inferred latch for \"head_D\[3\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403798 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[4\] fifo.vhdl(71) " "Inferred latch for \"head_D\[4\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403799 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[5\] fifo.vhdl(71) " "Inferred latch for \"head_D\[5\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403799 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[6\] fifo.vhdl(71) " "Inferred latch for \"head_D\[6\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403799 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[7\] fifo.vhdl(71) " "Inferred latch for \"head_D\[7\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403799 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[8\] fifo.vhdl(71) " "Inferred latch for \"head_D\[8\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403799 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[9\] fifo.vhdl(71) " "Inferred latch for \"head_D\[9\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403799 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[10\] fifo.vhdl(71) " "Inferred latch for \"head_D\[10\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403800 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[11\] fifo.vhdl(71) " "Inferred latch for \"head_D\[11\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403800 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[12\] fifo.vhdl(71) " "Inferred latch for \"head_D\[12\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403800 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[13\] fifo.vhdl(71) " "Inferred latch for \"head_D\[13\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403800 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[14\] fifo.vhdl(71) " "Inferred latch for \"head_D\[14\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403800 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[15\] fifo.vhdl(71) " "Inferred latch for \"head_D\[15\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403801 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[16\] fifo.vhdl(71) " "Inferred latch for \"head_D\[16\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403801 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[17\] fifo.vhdl(71) " "Inferred latch for \"head_D\[17\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403801 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[18\] fifo.vhdl(71) " "Inferred latch for \"head_D\[18\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403801 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[19\] fifo.vhdl(71) " "Inferred latch for \"head_D\[19\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403801 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[20\] fifo.vhdl(71) " "Inferred latch for \"head_D\[20\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403801 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[21\] fifo.vhdl(71) " "Inferred latch for \"head_D\[21\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[22\] fifo.vhdl(71) " "Inferred latch for \"head_D\[22\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[23\] fifo.vhdl(71) " "Inferred latch for \"head_D\[23\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[24\] fifo.vhdl(71) " "Inferred latch for \"head_D\[24\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[25\] fifo.vhdl(71) " "Inferred latch for \"head_D\[25\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[26\] fifo.vhdl(71) " "Inferred latch for \"head_D\[26\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[27\] fifo.vhdl(71) " "Inferred latch for \"head_D\[27\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403802 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[28\] fifo.vhdl(71) " "Inferred latch for \"head_D\[28\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[29\] fifo.vhdl(71) " "Inferred latch for \"head_D\[29\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[30\] fifo.vhdl(71) " "Inferred latch for \"head_D\[30\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[31\] fifo.vhdl(71) " "Inferred latch for \"head_D\[31\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[0\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[0\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[1\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[1\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[2\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[2\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[3\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[3\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403803 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[4\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[4\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403804 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[5\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[5\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403804 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[6\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[6\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403804 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[7\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[7\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403804 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[8\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[8\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403804 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[9\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[9\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403804 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[10\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[10\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403805 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[11\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[11\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403805 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[12\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[12\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403805 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[13\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[13\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403805 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[14\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[14\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403805 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[15\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[15\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403806 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[16\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[16\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403806 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[17\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[17\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403806 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[18\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[18\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403806 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[19\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[19\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403806 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[20\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[20\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403806 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[21\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[21\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[22\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[22\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[23\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[23\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[24\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[24\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[25\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[25\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[26\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[26\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[27\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[27\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[28\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[28\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[29\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[29\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403807 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[30\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[30\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[31\] fifo.vhdl(71) " "Inferred latch for \"numEl_D\[31\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[0\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[0\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[1\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[1\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[2\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[2\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[3\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[3\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[4\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[4\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403808 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[5\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[5\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[6\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[6\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[7\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[7\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[8\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[8\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[9\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[9\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[10\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[10\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[11\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[11\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[12\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[12\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[13\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[13\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403809 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[14\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[14\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403810 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[15\] fifo.vhdl(71) " "Inferred latch for \"Data_DO\[15\]\" at fifo.vhdl(71)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051403810 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl " "Elaborating entity \"systemFile_SDRAM_ctrl\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\"" {  } { { "db/ip/systemfile/systemfile.v" "sdram_ctrl" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl_input_efifo_module systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module " "Elaborating entity \"systemFile_SDRAM_ctrl_input_efifo_module\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module\"" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "the_systemFile_SDRAM_ctrl_input_efifo_module" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCDM systemFile:inst\|systemFile_TCDM:tcdm " "Elaborating entity \"systemFile_TCDM\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\"" {  } { { "db/ip/systemfile/systemfile.v" "tcdm" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051403986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCDM.hex " "Parameter \"init_file\" = \"systemFile_TCDM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051403986 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509051403986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pag1 " "Found entity 1: altsyncram_pag1" {  } { { "db/altsyncram_pag1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pag1 systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated " "Elaborating entity \"altsyncram_pag1\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCIM systemFile:inst\|systemFile_TCIM:tcim " "Elaborating entity \"systemFile_TCIM\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\"" {  } { { "db/ip/systemfile/systemfile.v" "tcim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCIM.hex " "Parameter \"init_file\" = \"systemFile_TCIM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404158 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509051404158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk22 " "Found entity 1: altsyncram_pk22" {  } { { "db/altsyncram_pk22.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pk22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pk22 systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated " "Elaborating entity \"altsyncram_pk22\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0 systemFile:inst\|systemFile_altpll_0:altpll_0 " "Elaborating entity \"systemFile_altpll_0\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\"" {  } { { "db/ip/systemfile/systemfile.v" "altpll_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_stdsync_sv6 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"systemFile_altpll_0_stdsync_sv6\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "stdsync2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_dffpipe_l2c systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"systemFile_altpll_0_dffpipe_l2c\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "dffpipe3" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_altpll_pka2 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"systemFile_altpll_0_altpll_pka2\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "sd1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart systemFile:inst\|systemFile_jtag_uart:jtag_uart " "Elaborating entity \"systemFile_jtag_uart\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\"" {  } { { "db/ip/systemfile/systemfile.v" "jtag_uart" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_w systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w " "Elaborating entity \"systemFile_jtag_uart_scfifo_w\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_w" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "wfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051404606 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509051404606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051404886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051404886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_r systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r " "Elaborating entity \"systemFile_jtag_uart_scfifo_r\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_r" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051404902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "systemFile_jtag_uart_alt_jtag_atlantic" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051405267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051405267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051405267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051405267 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509051405267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_performance_counter_0 systemFile:inst\|systemFile_performance_counter_0:performance_counter_0 " "Elaborating entity \"systemFile_performance_counter_0\" for hierarchy \"systemFile:inst\|systemFile_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/systemfile/systemfile.v" "performance_counter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_sysid systemFile:inst\|systemFile_sysid:sysid " "Elaborating entity \"systemFile_sysid\" for hierarchy \"systemFile:inst\|systemFile_sysid:sysid\"" {  } { { "db/ip/systemfile/systemfile.v" "sysid" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_timer_0 systemFile:inst\|systemFile_timer_0:timer_0 " "Elaborating entity \"systemFile_timer_0\" for hierarchy \"systemFile:inst\|systemFile_timer_0:timer_0\"" {  } { { "db/ip/systemfile/systemfile.v" "timer_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"systemFile_mm_interconnect_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_lcd_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_lcd_avalon_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051405987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "tcim_s2_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051406185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_lcd_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_lcd_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051410910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router " "Elaborating entity \"systemFile_mm_interconnect_0_router\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"systemFile_mm_interconnect_0_router_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_001_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"systemFile_mm_interconnect_0_router_002\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_002" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_002_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"systemFile_mm_interconnect_0_router_003\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_003" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_003_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"systemFile_mm_interconnect_0_router_004\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_004" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_004_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_008 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"systemFile_mm_interconnect_0_router_008\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_008" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_008_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\|systemFile_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_008_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\|systemFile_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_cmd_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_cmd_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_rsp_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411598 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509051411607 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509051411608 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509051411608 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "crosser" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_1 systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"systemFile_mm_interconnect_1\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "cpu_tightly_coupled_data_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "tcdm_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_2 systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"systemFile_mm_interconnect_2\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "cpu_tightly_coupled_instruction_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_irq_mapper systemFile:inst\|systemFile_irq_mapper:irq_mapper " "Elaborating entity \"systemFile_irq_mapper\" for hierarchy \"systemFile:inst\|systemFile_irq_mapper:irq_mapper\"" {  } { { "db/ip/systemfile/systemfile.v" "irq_mapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051411932 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_systemFile_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_systemFile_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509051413616 "|topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_rip.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rip.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_rip " "Found entity 1: sld_ela_trigger_rip" {  } { { "db/sld_ela_trigger_rip.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/sld_ela_trigger_rip.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051415235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051415235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab4lcdinterface_auto_signaltap_0_1_2fa4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab4lcdinterface_auto_signaltap_0_1_2fa4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_lab4LcdInterface_auto_signaltap_0_1_2fa4 " "Found entity 1: sld_reserved_lab4LcdInterface_auto_signaltap_0_1_2fa4" {  } { { "db/sld_reserved_lab4lcdinterface_auto_signaltap_0_1_2fa4.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/sld_reserved_lab4lcdinterface_auto_signaltap_0_1_2fa4.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051415377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051415377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b24 " "Found entity 1: altsyncram_5b24" {  } { { "db/altsyncram_5b24.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_5b24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051416585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051416585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051416837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051416837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051416950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051416950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_rgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051417621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051417621 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051417923 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509051418162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.26.22:57:02 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl " "2017.10.26.22:57:02 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051422722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051425376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051425588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051427775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051427904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051428037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051428200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051428211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051428216 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509051428926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89fabb54/alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051429546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051429546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051429678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051429678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051429682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051429682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051429781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051429781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051429938 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051429938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051429938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051430043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051430043 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[0\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[0\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[1\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[1\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[3\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[3\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[4\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[4\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[5\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[5\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[6\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[6\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[7\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[7\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[8\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[8\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[9\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[9\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[10\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[10\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[11\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[11\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[12\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[12\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[13\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[13\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[14\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[14\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[15\] " "Converted tri-state buffer \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[15\]\" feeding internal logic into a wire" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1509051432901 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1509051432901 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem " "RAM logic \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509051435798 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509051435798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~0 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~0\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~5 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~5\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~6 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~6\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~7 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~7\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~8 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~8\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~9 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~9\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~10 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~10\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~11 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~11\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~12 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~12\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~13 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~13\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~14 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~14\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~15 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~15\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~16 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~16\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~17 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~17\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~18 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~18\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~19 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~19\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~20 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~20\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~21 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~21\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~22 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~22\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~23 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~23\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~24 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~24\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~25 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~25\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~26 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~26\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~27 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~27\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~28 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~28\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~29 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~29\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~30 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~30\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~31 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~31\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~32 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~32\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~33 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~33\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~34 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~34\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~35 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~35\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~36 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~36\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~37 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~37\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~38 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~38\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~39 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~39\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~40 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~40\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~41 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~41\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~42 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~42\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~43 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~43\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~44 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~44\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~45 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~45\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~46 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~46\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~47 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~47\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~48 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~48\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~49 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~49\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~50 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~50\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~51 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~51\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~52 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~52\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~53 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~53\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~54 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~54\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~55 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~55\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~56 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~56\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~57 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~57\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~58 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~58\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~59 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~59\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~60 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~60\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~61 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~61\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~62 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~62\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~63 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~63\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~64 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~64\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~65 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~65\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~66 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~66\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~67 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~67\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~68 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~68\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~69 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~69\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~70 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~70\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~71 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~71\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~72 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~72\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~73 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~73\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~74 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~74\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~75 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~75\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~76 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~76\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~77 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~77\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~78 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~78\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~79 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~79\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~80 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~80\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~81 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~81\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~82 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~82\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~83 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~83\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~84 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~84\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~85 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~85\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~86 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~86\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~87 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~87\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~88 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~88\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~89 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~89\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~90 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~90\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~91 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~91\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~92 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~92\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~93 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~93\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~94 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~94\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~95 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~95\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~96 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~96\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~97 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~97\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~98 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~98\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~99 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~99\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~100 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~100\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~101 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~101\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~102 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~102\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~103 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~103\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~104 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~104\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~105 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~105\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~106 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~106\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~107 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~107\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~108 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~108\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~109 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~109\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~110 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~110\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~111 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~111\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~112 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~112\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~113 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~113\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~114 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~114\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~115 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~115\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~116 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~116\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~117 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~117\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~118 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~118\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~119 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~119\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~120 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~120\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~121 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~121\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~122 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~122\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~123 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~123\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~124 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~124\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~125 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~125\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~126 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~126\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~127 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~127\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~128 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~128\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~129 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~129\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~130 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~130\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~131 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~131\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~132 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~132\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~133 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~133\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~134 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~134\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~135 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~135\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~136 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~136\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~137 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~137\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~138 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~138\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~139 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~139\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~140 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~140\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~141 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~141\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~142 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~142\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~143 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~143\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~144 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~144\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~145 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~145\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~146 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~146\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~147 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~147\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~148 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~148\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~149 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~149\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~150 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~150\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~151 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~151\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~152 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~152\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~153 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~153\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~154 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~154\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~155 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~155\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~156 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~156\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~157 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~157\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~158 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~158\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~159 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~159\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~160 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~160\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~161 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~161\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~162 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~162\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~163 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~163\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~164 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~164\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~165 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~165\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~166 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~166\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~167 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~167\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~168 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~168\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~169 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~169\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~170 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~170\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~171 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~171\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~172 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~172\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~173 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~173\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~174 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~174\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~175 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~175\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~176 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~176\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~177 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~177\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~178 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~178\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~179 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~179\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~180 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~180\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~181 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~181\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~182 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~182\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~183 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~183\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~184 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~184\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~185 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~185\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~186 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~186\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~187 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~187\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~188 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~188\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~189 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~189\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~190 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~190\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~191 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~191\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~192 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~192\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~193 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~193\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~194 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~194\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~195 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~195\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~196 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~196\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~197 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~197\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~198 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~198\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~199 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~199\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~200 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~200\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~201 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~201\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~202 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~202\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~203 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~203\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~204 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~204\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~205 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~205\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~206 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~206\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~207 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~207\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~208 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~208\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~209 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~209\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~210 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~210\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~211 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~211\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~212 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~212\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~213 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~213\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~214 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~214\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~215 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~215\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~216 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~216\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~217 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~217\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~218 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~218\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~219 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~219\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~220 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~220\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~221 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~221\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~222 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~222\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~223 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~223\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~224 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~224\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~225 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~225\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~226 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~226\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~227 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~227\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~228 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~228\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~229 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~229\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~230 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~230\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~231 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~231\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~232 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~232\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~233 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~233\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~234 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~234\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~235 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~235\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~236 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~236\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~237 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~237\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~238 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~238\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~239 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~239\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~240 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~240\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~241 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~241\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~242 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~242\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~243 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~243\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~244 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~244\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~245 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~245\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~246 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~246\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~247 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~247\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~248 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~248\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~249 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~249\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~250 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~250\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~251 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~251\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~252 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~252\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~253 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~253\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~254 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~254\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~255 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~255\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~256 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~256\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~257 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~257\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~258 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~258\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~259 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~259\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~260 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~260\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~261 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~261\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~262 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~262\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~263 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~263\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~264 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~264\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~265 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~265\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~266 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~266\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~267 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~267\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~268 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~268\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~269 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~269\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~270 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~270\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~271 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~271\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~272 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~272\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~273 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~273\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~274 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~274\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~275 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~275\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~276 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~276\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~277 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~277\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~278 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~278\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~279 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~279\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~280 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~280\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~281 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~281\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~282 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~282\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~283 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~283\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~284 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~284\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~285 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~285\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~286 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~286\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~287 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~287\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~288 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~288\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~289 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~289\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~290 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~290\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~291 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~291\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~292 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~292\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~293 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~293\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~294 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~294\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~295 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~295\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~296 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~296\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~297 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~297\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~298 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~298\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~299 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~299\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~300 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~300\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~301 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~301\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~302 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~302\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~303 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~303\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~304 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~304\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~305 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~305\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~306 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~306\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~307 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~307\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~308 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~308\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~309 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~309\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~310 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~310\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~311 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~311\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~312 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~312\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~313 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~313\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~314 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~314\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~315 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~315\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~316 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~316\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~317 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~317\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~318 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~318\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~319 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~319\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~320 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~320\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~321 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~321\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~322 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~322\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~323 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~323\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~324 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~324\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~325 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~325\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~326 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~326\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~327 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~327\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~328 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~328\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~329 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~329\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~330 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~330\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~331 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~331\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~332 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~332\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~333 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~333\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~334 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~334\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~335 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~335\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~336 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~336\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439882 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~337 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~337\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~338 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~338\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~339 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~339\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~340 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~340\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~341 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~341\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~342 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~342\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~343 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~343\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~344 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~344\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~345 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~345\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~346 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~346\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~347 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~347\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~348 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~348\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~349 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~349\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~350 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~350\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~351 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~351\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~352 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~352\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~353 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~353\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~354 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~354\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~355 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~355\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~356 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~356\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~357 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~357\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~358 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~358\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~359 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~359\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~360 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~360\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~361 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~361\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~362 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~362\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~363 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~363\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~364 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~364\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~365 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~365\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~366 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~366\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~367 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~367\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~368 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~368\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~369 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~369\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~370 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~370\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~371 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~371\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~372 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~372\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~373 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~373\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~374 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~374\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~375 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~375\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~376 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~376\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~377 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~377\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~378 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~378\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~379 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~379\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~380 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~380\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~381 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~381\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~382 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~382\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~383 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~383\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~384 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~384\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~385 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~385\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~386 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~386\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~387 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~387\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~388 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~388\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~389 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~389\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~390 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~390\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~391 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~391\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~392 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~392\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~393 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~393\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~394 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~394\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~395 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~395\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~396 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~396\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~397 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~397\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~398 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~398\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~399 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~399\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~400 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~400\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~401 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~401\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~402 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~402\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~403 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~403\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~404 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~404\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~405 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~405\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~406 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~406\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~407 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~407\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~408 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~408\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~409 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~409\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~410 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~410\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~411 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~411\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~412 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~412\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~413 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~413\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~414 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~414\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~415 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~415\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~416 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~416\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~417 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~417\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~418 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~418\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~419 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~419\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~420 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~420\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~421 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~421\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~422 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~422\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~423 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~423\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~424 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~424\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~425 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~425\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~426 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~426\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~427 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~427\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~428 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~428\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~429 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~429\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~430 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~430\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~431 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~431\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~432 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~432\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~433 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~433\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~434 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~434\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~435 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~435\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~436 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~436\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~437 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~437\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~438 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~438\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~439 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~439\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~440 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~440\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~441 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~441\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~442 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~442\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~443 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~443\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~444 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~444\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~445 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~445\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~446 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~446\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~447 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~447\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~448 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~448\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~449 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~449\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~450 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~450\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~451 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~451\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~452 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~452\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~453 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~453\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~454 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~454\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~455 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~455\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~456 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~456\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~457 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~457\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~458 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~458\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~459 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~459\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~460 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~460\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~461 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~461\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~462 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~462\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~463 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~463\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~464 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~464\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~465 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~465\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~466 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~466\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~467 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~467\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~468 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~468\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~469 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~469\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~470 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~470\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~471 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~471\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~472 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~472\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~473 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~473\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~474 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~474\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~475 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~475\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~476 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~476\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~477 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~477\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~478 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~478\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~479 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~479\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~480 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~480\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~481 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~481\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~482 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~482\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~483 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~483\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~484 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~484\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~485 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~485\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~486 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~486\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~487 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~487\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~488 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~488\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~489 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~489\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~490 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~490\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~491 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~491\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~492 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~492\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~493 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~493\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~494 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~494\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~495 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~495\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~496 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~496\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~497 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~497\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~498 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~498\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~499 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~499\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~500 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~500\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~501 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~501\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~502 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~502\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~503 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~503\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~504 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~504\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~505 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~505\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~506 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~506\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~507 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~507\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~508 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~508\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~509 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~509\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~510 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~510\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~511 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~511\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~512 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~512\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~513 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~513\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~514 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~514\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~515 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~515\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~516 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~516\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~517 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~517\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~518 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~518\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~519 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~519\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~520 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~520\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~521 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~521\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~522 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~522\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~523 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~523\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~524 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~524\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~525 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~525\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~526 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~526\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~527 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~527\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~528 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~528\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~529 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~529\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~530 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~530\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~531 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~531\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~532 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~532\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~533 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~533\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~534 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~534\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~535 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~535\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~536 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~536\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~537 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~537\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~538 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~538\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~539 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~539\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~540 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~540\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~541 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~541\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~542 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~542\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~543 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~543\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~544 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~544\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~545 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~545\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~546 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~546\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~547 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~547\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~548 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~548\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~549 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~549\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~550 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~550\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~551 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~551\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~552 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~552\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~553 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~553\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~554 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~554\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~555 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~555\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~556 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~556\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~557 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~557\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~558 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~558\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~559 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~559\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~560 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~560\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~561 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~561\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~562 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~562\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~563 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~563\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~564 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~564\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~565 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~565\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~566 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~566\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~567 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~567\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~568 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~568\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~569 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~569\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~570 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~570\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~571 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~571\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~572 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~572\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~573 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~573\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~574 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~574\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~575 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~575\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~576 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~576\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~577 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~577\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~578 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~578\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~579 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~579\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~580 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~580\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~581 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~581\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~582 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~582\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~583 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~583\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~584 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~584\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~585 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~585\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~586 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~586\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~587 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~587\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~588 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~588\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~589 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~589\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~590 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~590\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~591 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~591\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~592 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~592\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~593 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~593\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~594 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~594\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~595 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~595\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~596 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~596\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~597 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~597\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~598 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~598\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~599 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~599\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~600 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~600\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~601 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~601\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~602 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~602\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~603 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~603\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~604 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~604\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~605 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~605\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~606 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~606\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~607 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~607\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~608 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~608\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~609 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~609\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~610 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~610\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~611 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~611\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~612 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~612\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~613 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~613\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439896 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~614 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~614\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~615 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~615\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~616 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~616\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~617 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~617\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~618 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~618\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~619 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~619\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~620 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~620\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~621 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~621\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~622 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~622\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~623 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~623\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~624 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~624\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~625 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~625\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~626 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~626\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~627 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~627\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~628 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~628\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~629 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~629\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~630 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~630\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~631 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~631\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~632 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~632\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~633 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~633\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~634 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~634\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~635 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~635\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~636 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~636\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~637 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~637\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~638 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~638\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~639 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~639\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~640 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~640\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~641 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~641\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~642 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~642\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~643 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~643\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~644 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~644\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~645 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~645\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~646 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~646\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~647 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~647\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~648 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~648\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~649 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~649\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~650 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~650\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~651 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~651\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~652 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~652\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~653 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~653\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~654 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~654\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~655 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~655\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~656 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~656\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~657 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~657\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~658 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~658\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~659 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~659\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~660 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~660\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~661 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~661\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~662 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~662\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~663 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~663\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~664 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~664\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~665 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~665\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~666 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~666\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~667 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~667\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~668 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~668\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~669 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~669\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~670 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~670\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~671 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~671\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~672 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~672\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~673 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~673\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439899 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~674 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~674\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~675 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~675\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~676 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~676\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~677 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~677\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~678 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~678\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~679 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~679\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~680 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~680\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~681 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~681\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~682 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~682\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~683 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~683\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~684 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~684\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~685 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~685\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~686 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~686\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~687 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~687\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~688 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~688\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~689 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~689\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~690 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~690\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~691 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~691\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~692 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~692\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~693 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~693\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~694 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~694\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439900 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~695 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~695\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~696 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~696\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~697 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~697\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~698 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~698\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~699 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~699\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~700 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~700\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~701 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~701\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~702 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~702\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~703 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~703\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~704 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~704\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~705 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~705\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~706 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~706\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~707 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~707\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~708 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~708\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~709 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~709\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~710 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~710\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~711 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~711\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~712 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~712\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~713 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~713\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~714 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~714\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~715 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~715\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~716 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~716\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~717 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~717\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~718 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~718\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~719 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~719\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~720 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~720\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~721 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~721\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~722 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~722\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~723 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~723\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~724 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~724\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~725 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~725\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~726 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~726\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~727 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~727\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~728 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~728\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~729 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~729\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~730 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~730\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~731 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~731\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~732 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~732\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~733 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~733\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~734 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~734\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~735 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~735\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~736 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~736\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~737 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~737\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~738 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~738\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~739 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~739\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~740 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~740\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~741 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~741\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~742 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~742\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~743 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~743\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~744 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~744\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~745 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~745\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~746 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~746\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~747 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~747\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~748 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~748\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~749 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~749\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~750 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~750\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~751 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~751\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~752 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~752\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~753 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~753\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~754 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~754\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~755 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~755\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~756 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~756\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~757 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~757\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~758 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~758\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~759 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~759\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~760 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~760\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~761 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~761\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~762 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~762\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~763 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~763\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~764 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~764\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~765 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~765\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~766 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~766\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~767 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~767\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~768 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~768\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~769 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~769\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~770 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~770\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~771 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~771\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~772 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~772\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~773 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~773\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~774 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~774\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~775 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~775\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~776 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~776\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~777 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~777\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~778 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~778\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~779 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~779\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~780 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~780\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~781 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~781\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~782 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~782\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~783 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~783\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~784 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~784\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~785 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~785\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~786 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~786\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~787 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~787\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~788 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~788\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~789 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~789\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~790 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~790\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~791 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~791\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~792 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~792\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~793 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~793\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~794 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~794\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~795 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~795\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~796 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~796\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~797 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~797\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~798 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~798\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~799 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~799\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~800 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~800\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~801 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~801\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~802 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~802\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~803 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~803\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~804 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~804\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~805 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~805\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~806 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~806\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~807 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~807\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~808 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~808\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~809 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~809\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~810 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~810\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~811 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~811\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~812 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~812\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~813 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~813\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~814 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~814\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~815 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~815\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~816 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~816\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~817 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~817\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~818 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~818\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~819 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~819\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~820 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~820\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~821 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~821\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~822 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~822\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~823 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~823\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~824 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~824\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~825 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~825\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~826 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~826\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~827 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~827\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~828 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~828\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~829 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~829\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~830 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~830\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~831 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~831\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~832 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~832\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~833 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~833\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~834 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~834\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~835 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~835\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~836 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~836\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~837 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~837\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~838 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~838\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~839 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~839\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~840 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~840\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~841 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~841\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~842 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~842\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~843 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~843\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~844 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~844\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~845 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~845\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~846 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~846\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~847 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~847\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~848 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~848\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~849 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~849\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~850 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~850\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~851 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~851\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~852 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~852\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~853 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~853\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~854 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~854\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~855 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~855\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~856 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~856\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~857 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~857\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~858 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~858\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~859 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~859\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~860 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~860\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~861 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~861\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~862 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~862\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~863 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~863\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~864 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~864\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~865 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~865\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~866 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~866\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~867 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~867\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~868 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~868\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~869 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~869\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~870 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~870\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~871 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~871\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~872 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~872\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~873 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~873\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439910 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~874 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~874\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~875 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~875\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~876 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~876\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~877 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~877\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~878 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~878\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~879 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~879\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~880 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~880\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~881 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~881\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~882 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~882\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~883 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~883\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~884 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~884\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~885 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~885\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~886 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~886\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~887 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~887\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~888 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~888\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~889 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~889\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~890 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~890\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~891 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~891\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~892 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~892\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~893 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~893\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~894 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~894\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~895 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~895\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~896 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~896\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~897 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~897\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~898 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~898\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~899 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~899\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~900 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~900\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~901 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~901\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~902 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~902\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~903 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~903\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~904 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~904\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~905 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~905\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~906 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~906\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~907 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~907\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~908 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~908\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~909 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~909\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~910 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~910\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~911 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~911\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~912 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~912\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~913 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~913\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~914 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~914\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~915 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~915\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~916 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~916\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~917 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~917\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~918 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~918\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~919 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~919\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~920 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~920\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~921 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~921\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~922 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~922\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~923 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~923\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~924 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~924\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~925 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~925\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~926 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~926\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~927 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~927\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~928 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~928\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~929 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~929\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~930 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~930\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~931 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~931\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~932 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~932\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~933 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~933\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~934 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~934\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~935 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~935\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~936 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~936\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~937 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~937\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~938 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~938\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~939 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~939\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~940 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~940\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~941 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~941\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~942 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~942\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~943 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~943\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~944 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~944\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~945 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~945\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~946 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~946\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~947 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~947\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~948 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~948\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~949 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~949\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~950 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~950\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~951 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~951\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~952 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~952\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~953 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~953\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~954 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~954\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~955 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~955\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~956 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~956\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~957 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~957\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~958 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~958\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~959 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~959\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~960 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~960\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~961 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~961\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~962 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~962\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~963 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~963\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~964 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~964\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~965 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~965\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~966 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~966\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~967 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~967\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~968 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~968\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~969 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~969\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~970 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~970\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~971 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~971\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~972 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~972\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~973 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~973\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~974 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~974\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~975 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~975\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~976 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~976\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~977 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~977\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~978 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~978\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~979 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~979\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~980 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~980\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~981 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~981\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~982 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~982\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~983 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~983\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~984 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~984\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~985 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~985\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~986 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~986\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~987 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~987\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~988 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~988\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~989 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~989\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~990 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~990\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~991 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~991\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~992 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~992\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~993 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~993\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~994 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~994\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~995 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~995\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~996 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~996\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~997 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~997\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~998 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~998\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~999 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~999\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1000 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1000\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1001 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1001\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1002 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1002\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1003 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1003\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1004 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1004\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1005 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1005\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1006 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1006\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1007 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1007\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1008 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1008\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1009 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1009\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1010 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1010\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1011 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1011\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1012 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1012\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1013 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1013\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1014 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1014\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1015 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1015\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1016 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1016\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1017 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1017\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1018 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1018\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439918 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1019 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1019\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1020 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1020\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1021 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1021\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1022 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1022\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1023 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1023\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1024 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1024\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1025 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1025\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1026 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1026\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1027 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1027\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1028 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1028\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1029 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1029\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1030 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1030\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1031 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1031\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1032 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1032\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1033 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1033\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1034 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1034\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1035 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1035\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1036 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1036\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1037 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1037\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1038 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1038\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1039 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1039\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1040 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1040\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1041 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1041\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1042 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1042\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1043 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1043\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1044 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1044\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1045 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1045\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1046 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1046\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1047 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1047\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1048 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1048\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1049 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1049\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1050 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1050\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1051 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1051\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1052 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1052\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1053 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1053\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1054 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1054\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1055 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1055\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1056 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1056\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1057 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1057\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1058 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1058\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1059 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1059\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1060 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1060\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1061 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1061\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1062 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1062\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1063 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1063\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1064 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1064\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1065 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1065\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1066 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1066\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1067 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1067\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1068 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1068\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1069 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1069\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1070 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1070\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1071 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1071\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1072 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1072\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1073 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1073\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1074 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1074\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1075 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1075\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1076 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1076\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1077 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1077\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1078 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1078\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1079 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1079\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1080 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1080\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1081 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1081\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1082 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1082\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1083 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1083\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1084 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1084\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1085 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1085\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1086 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1086\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1087 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1087\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1088 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1088\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1089 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1089\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1090 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1090\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1091 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1091\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1092 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1092\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439922 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1093 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1093\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1094 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1094\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1095 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1095\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1096 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1096\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1097 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1097\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1098 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1098\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1099 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1099\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1100 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1100\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1101 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1101\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1102 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1102\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1103 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1103\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1104 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1104\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1105 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1105\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1106 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1106\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1107 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1107\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1108 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1108\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1109 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1109\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1110 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1110\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1111 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1111\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1112 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1112\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1113 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1113\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1114 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1114\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1115 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1115\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1116 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1116\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1117 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1117\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1118 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1118\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1119 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1119\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1120 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1120\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1121 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1121\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1122 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1122\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1123 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1123\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1124 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1124\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1125 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1125\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1126 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1126\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1127 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1127\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1128 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1128\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1129 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1129\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1130 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1130\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1131 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1131\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1132 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1132\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1133 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1133\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1134 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1134\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1135 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1135\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1136 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1136\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1137 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1137\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1138 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1138\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1139 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1139\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1140 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1140\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1141 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1141\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1142 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1142\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1143 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1143\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1144 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1144\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1145 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1145\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1146 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1146\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1147 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1147\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1148 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1148\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1149 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1149\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1150 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1150\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1151 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1151\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1152 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1152\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1153 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1153\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1154 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1154\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1155 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1155\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1156 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1156\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1157 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1157\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1158 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1158\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1159 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1159\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1160 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1160\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1161 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1161\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1162 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1162\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1163 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1163\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1164 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1164\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1165 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1165\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1166 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1166\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1167 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1167\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1168 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1168\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1169 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1169\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1170 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1170\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1171 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1171\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1172 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1172\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1173 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1173\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1174 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1174\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1175 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1175\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1176 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1176\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1177 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1177\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1178 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1178\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1179 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1179\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1180 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1180\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1181 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1181\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1182 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1182\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1183 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1183\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1184 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1184\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1185 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1185\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1186 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1186\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1187 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1187\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1188 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1188\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1189 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1189\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1190 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1190\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1191 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1191\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1192 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1192\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1193 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1193\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1194 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1194\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1195 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1195\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1196 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1196\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1197 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1197\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1198 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1198\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1199 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1199\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1200 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1200\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1201 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1201\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1202 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1202\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1203 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1203\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1204 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1204\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1205 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1205\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1206 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1206\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1207 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1207\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1208 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1208\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1209 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1209\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1210 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1210\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1211 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1211\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1212 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1212\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1213 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1213\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1214 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1214\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1215 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1215\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1216 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1216\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1217 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1217\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1218 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1218\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1219 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1219\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1220 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1220\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1221 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1221\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1222 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1222\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1223 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1223\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1224 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1224\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1225 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1225\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1226 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1226\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1227 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1227\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1228 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1228\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1229 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1229\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1230 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1230\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1231 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1231\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1232 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1232\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1233 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1233\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1234 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1234\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1235 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1235\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1236 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1236\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1237 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1237\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1238 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1238\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1239 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1239\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1240 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1240\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1241 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1241\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1242 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1242\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1243 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1243\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1244 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1244\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1245 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1245\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1246 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1246\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1247 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1247\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1248 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1248\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1249 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1249\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1250 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1250\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1251 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1251\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1252 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1252\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1253 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1253\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1254 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1254\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1255 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1255\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1256 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1256\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1257 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1257\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1258 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1258\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1259 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1259\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1260 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1260\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1261 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1261\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1262 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1262\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1263 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1263\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1264 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1264\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1265 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1265\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1266 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1266\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1267 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1267\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1268 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1268\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1269 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1269\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1270 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1270\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1271 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1271\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1272 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1272\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1273 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1273\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1274 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1274\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1275 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1275\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1276 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1276\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1277 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1277\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1278 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1278\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1279 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1279\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1280 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1280\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1281 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1281\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1282 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1282\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1283 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1283\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1284 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1284\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1285 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1285\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1286 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1286\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1287 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1287\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1288 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1288\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1289 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1289\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1290 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1290\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1291 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1291\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1292 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1292\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1293 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1293\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1294 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1294\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1295 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1295\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1296 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1296\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1297 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1297\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1298 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1298\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1299 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1299\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1300 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1300\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1301 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1301\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1302 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1302\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1303 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1303\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1304 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1304\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439933 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1305 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1305\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1306 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1306\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1307 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1307\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1308 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1308\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1309 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1309\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1310 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1310\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1311 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1311\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1312 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1312\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1313 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1313\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1314 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1314\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1315 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1315\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1316 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1316\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1317 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1317\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1318 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1318\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1319 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1319\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1320 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1320\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1321 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1321\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1322 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1322\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1323 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1323\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1324 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1324\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1325 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1325\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1326 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1326\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1327 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1327\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1328 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1328\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1329 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1329\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1330 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1330\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1331 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1331\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1332 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1332\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1333 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1333\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1334 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1334\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1335 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1335\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1336 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1336\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1337 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1337\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1338 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1338\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1339 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1339\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1340 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1340\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1341 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1341\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1342 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1342\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1343 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1343\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1344 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1344\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1345 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1345\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1346 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1346\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1347 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1347\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1348 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1348\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1349 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1349\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1350 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1350\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1351 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1351\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1352 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1352\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1353 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1353\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1354 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1354\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1355 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1355\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1356 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1356\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1357 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1357\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1358 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1358\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1359 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1359\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1360 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1360\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1361 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1361\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1362 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1362\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1363 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1363\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1364 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1364\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1365 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1365\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1366 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1366\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1367 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1367\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1368 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1368\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1369 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1369\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1370 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1370\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1371 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1371\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1372 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1372\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1373 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1373\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1374 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1374\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1375 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1375\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1376 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1376\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1377 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1377\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1378 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1378\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1379 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1379\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1380 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1380\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1381 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1381\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1382 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1382\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1383 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1383\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1384 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1384\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1385 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1385\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1386 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1386\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1387 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1387\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1388 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1388\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1389 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1389\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1390 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1390\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1391 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1391\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1392 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1392\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1393 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1393\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1394 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1394\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1395 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1395\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1396 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1396\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1397 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1397\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1398 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1398\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1399 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1399\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1400 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1400\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1401 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1401\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1402 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1402\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1403 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1403\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1404 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1404\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1405 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1405\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1406 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1406\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1407 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1407\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1408 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1408\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1409 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1409\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1410 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1410\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1411 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1411\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1412 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1412\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1413 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1413\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1414 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1414\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1415 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1415\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1416 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1416\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1417 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1417\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1418 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1418\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1419 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1419\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1420 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1420\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1421 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1421\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1422 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1422\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1423 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1423\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1424 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1424\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1425 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1425\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1426 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1426\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1427 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1427\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1428 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1428\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1429 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1429\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1430 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1430\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1431 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1431\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1432 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1432\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1433 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1433\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1434 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1434\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1435 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1435\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1436 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1436\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1437 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1437\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1438 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1438\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1439 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1439\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439940 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1440 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1440\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1441 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1441\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1442 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1442\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1443 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1443\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1444 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1444\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1445 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1445\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1446 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1446\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1447 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1447\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1448 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1448\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1449 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1449\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1450 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1450\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1451 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1451\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1452 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1452\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1453 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1453\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1454 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1454\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1455 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1455\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1456 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1456\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1457 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1457\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1458 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1458\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1459 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1459\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1460 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1460\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439941 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1461 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1461\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1462 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1462\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1463 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1463\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1464 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1464\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1465 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1465\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1466 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1466\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1467 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1467\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1468 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1468\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1469 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1469\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1470 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1470\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1471 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1471\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1472 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1472\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1473 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1473\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1474 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1474\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1475 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1475\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1476 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1476\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1477 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1477\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1478 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1478\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1479 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1479\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1480 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1480\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1481 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1481\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1482 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1482\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1483 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1483\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1484 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1484\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1485 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1485\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1486 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1486\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1487 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1487\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1488 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1488\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1489 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1489\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1490 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1490\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1491 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1491\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1492 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1492\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1493 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1493\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1494 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1494\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1495 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1495\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1496 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1496\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1497 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1497\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1498 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1498\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1499 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1499\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1500 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1500\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1501 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1501\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1502 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1502\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1503 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1503\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1504 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1504\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1505 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1505\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1506 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1506\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1507 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1507\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1508 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1508\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1509 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1509\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1510 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1510\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1511 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1511\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1512 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1512\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1513 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1513\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1514 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1514\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1515 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1515\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1516 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1516\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1517 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1517\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1518 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1518\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1519 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1519\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1520 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1520\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1521 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1521\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1522 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1522\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1523 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1523\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1524 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1524\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1525 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1525\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1526 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1526\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1527 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1527\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1528 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1528\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1529 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1529\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1530 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1530\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1531 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1531\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1532 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1532\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1533 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1533\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1534 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1534\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1535 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1535\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1536 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1536\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1537 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1537\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1538 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1538\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1539 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1539\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1540 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1540\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1541 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1541\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1542 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1542\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1543 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1543\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1544 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1544\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1545 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1545\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1546 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1546\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1547 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1547\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1548 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1548\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1549 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1549\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1550 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1550\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1551 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1551\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1552 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1552\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1553 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1553\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1554 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1554\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1555 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1555\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1556 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1556\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1557 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1557\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1558 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1558\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1559 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1559\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1560 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1560\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1561 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1561\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1562 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1562\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1563 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1563\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1564 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1564\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1565 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1565\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1566 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1566\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1567 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1567\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1568 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1568\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1569 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1569\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1570 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1570\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1571 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1571\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1572 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1572\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1573 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1573\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1574 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1574\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1575 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1575\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1576 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1576\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1577 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1577\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1578 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1578\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1579 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1579\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1580 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1580\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1581 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1581\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1582 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1582\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1583 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1583\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1584 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1584\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1585 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1585\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1586 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1586\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1587 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1587\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1588 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1588\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1589 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1589\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1590 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1590\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1591 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1591\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1592 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1592\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1593 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1593\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1594 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1594\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1595 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1595\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1596 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1596\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1597 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1597\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1598 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1598\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1599 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1599\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1600 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1600\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1601 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1601\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1602 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1602\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1603 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1603\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1604 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1604\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1605 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1605\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1606 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1606\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1607 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1607\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1608 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1608\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1609 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1609\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1610 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1610\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1611 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1611\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1612 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1612\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1613 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1613\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1614 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1614\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1615 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1615\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1616 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1616\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1617 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1617\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1618 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1618\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1619 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1619\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1620 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1620\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1621 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1621\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1622 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1622\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1623 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1623\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1624 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1624\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1625 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1625\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1626 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1626\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1627 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1627\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1628 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1628\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1629 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1629\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1630 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1630\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1631 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1631\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1632 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1632\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1633 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1633\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1634 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1634\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1635 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1635\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1636 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1636\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1637 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1637\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1638 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1638\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1639 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1639\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1640 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1640\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1641 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1641\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1642 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1642\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1643 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1643\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1644 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1644\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1645 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1645\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1646 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1646\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1647 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1647\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1648 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1648\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1649 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1649\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1650 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1650\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1651 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1651\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1652 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1652\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1653 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1653\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1654 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1654\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1655 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1655\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1656 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1656\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1657 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1657\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1658 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1658\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1659 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1659\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1660 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1660\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439951 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1661 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1661\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1662 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1662\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1663 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1663\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1664 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1664\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1665 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1665\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1666 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1666\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1667 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1667\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1668 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1668\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1669 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1669\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1670 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1670\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1671 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1671\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1672 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1672\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1673 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1673\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1674 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1674\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1675 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1675\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1676 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1676\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1677 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1677\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1678 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1678\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1679 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1679\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1680 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1680\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439952 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1681 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1681\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1682 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1682\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1683 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1683\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1684 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1684\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1685 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1685\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1686 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1686\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1687 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1687\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1688 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1688\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1689 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1689\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1690 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1690\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1691 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1691\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1692 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1692\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1693 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1693\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1694 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1694\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1695 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1695\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1696 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1696\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1697 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1697\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1698 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1698\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1699 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1699\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1700 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1700\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1701 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1701\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1702 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1702\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1703 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1703\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1704 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1704\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1705 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1705\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1706 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1706\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1707 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1707\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1708 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1708\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1709 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1709\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1710 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1710\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1711 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1711\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1712 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1712\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1713 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1713\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1714 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1714\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1715 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1715\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1716 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1716\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1717 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1717\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1718 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1718\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1719 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1719\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1720 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1720\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1721 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1721\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1722 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1722\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1723 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1723\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1724 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1724\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1725 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1725\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1726 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1726\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1727 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1727\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1728 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1728\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1729 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1729\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1730 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1730\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1731 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1731\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1732 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1732\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1733 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1733\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1734 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1734\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1735 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1735\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1736 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1736\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1737 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1737\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1738 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1738\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1739 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1739\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1740 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1740\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1741 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1741\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1742 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1742\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1743 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1743\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1744 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1744\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1745 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1745\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1746 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1746\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1747 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1747\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1748 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1748\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1749 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1749\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1750 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1750\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1751 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1751\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1752 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1752\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1753 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1753\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1754 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1754\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1755 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1755\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1756 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1756\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1757 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1757\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1758 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1758\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1759 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1759\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1760 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1760\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1761 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1761\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1762 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1762\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1763 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1763\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1764 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1764\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1765 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1765\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1766 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1766\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1767 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1767\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1768 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1768\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1769 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1769\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1770 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1770\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1771 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1771\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1772 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1772\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1773 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1773\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1774 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1774\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1775 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1775\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1776 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1776\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1777 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1777\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1778 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1778\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1779 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1779\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1780 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1780\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1781 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1781\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1782 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1782\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1783 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1783\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1784 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1784\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1785 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1785\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1786 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1786\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1787 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1787\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1788 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1788\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1789 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1789\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1790 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1790\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1791 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1791\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1792 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1792\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1793 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1793\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1794 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1794\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1795 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1795\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1796 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1796\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1797 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1797\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439958 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1798 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1798\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1799 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1799\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1800 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1800\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1801 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1801\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1802 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1802\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1803 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1803\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1804 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1804\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1805 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1805\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1806 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1806\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1807 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1807\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1808 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1808\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1809 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1809\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1810 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1810\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1811 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1811\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1812 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1812\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1813 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1813\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1814 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1814\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1815 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1815\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1816 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1816\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1817 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1817\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1818 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1818\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1819 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1819\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1820 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1820\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1821 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1821\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1822 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1822\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1823 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1823\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1824 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1824\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1825 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1825\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1826 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1826\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1827 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1827\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1828 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1828\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1829 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1829\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1830 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1830\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1831 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1831\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1832 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1832\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1833 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1833\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1834 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1834\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1835 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1835\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1836 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1836\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1837 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1837\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1838 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1838\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1839 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1839\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1840 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1840\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1841 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1841\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1842 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1842\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1843 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1843\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1844 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1844\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1845 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1845\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1846 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1846\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1847 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1847\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1848 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1848\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1849 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1849\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1850 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1850\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1851 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1851\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1852 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1852\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1853 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1853\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1854 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1854\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1855 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1855\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1856 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1856\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1857 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1857\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1858 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1858\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1859 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1859\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1860 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1860\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1861 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1861\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1862 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1862\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1863 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1863\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1864 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1864\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1865 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1865\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1866 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1866\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1867 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1867\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1868 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1868\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1869 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1869\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1870 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1870\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1871 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1871\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1872 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1872\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1873 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1873\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1874 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1874\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1875 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1875\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1876 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1876\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1877 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1877\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1878 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1878\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1879 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1879\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1880 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1880\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1881 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1881\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1882 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1882\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1883 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1883\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1884 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1884\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1885 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1885\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1886 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1886\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1887 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1887\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1888 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1888\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1889 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1889\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1890 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1890\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1891 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1891\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1892 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1892\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1893 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1893\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1894 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1894\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1895 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1895\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1896 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1896\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1897 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1897\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1898 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1898\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1899 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1899\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1900 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1900\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1901 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1901\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1902 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1902\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1903 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1903\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1904 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1904\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1905 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1905\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1906 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1906\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1907 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1907\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1908 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1908\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1909 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1909\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1910 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1910\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1911 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1911\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1912 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1912\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1913 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1913\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1914 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1914\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1915 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1915\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1916 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1916\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1917 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1917\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1918 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1918\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1919 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1919\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1920 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1920\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1921 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1921\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1922 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1922\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1923 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1923\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1924 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1924\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1925 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1925\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1926 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1926\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1927 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1927\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1928 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1928\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1929 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1929\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1930 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1930\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1931 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1931\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1932 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1932\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1933 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1933\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1934 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1934\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1935 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1935\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1936 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1936\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1937 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1937\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1938 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1938\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1939 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1939\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1940 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1940\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1941 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1941\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1942 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1942\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1943 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1943\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1944 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1944\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1945 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1945\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1946 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1946\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1947 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1947\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1948 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1948\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1949 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1949\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1950 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1950\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1951 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1951\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1952 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1952\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1953 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1953\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1954 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1954\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1955 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1955\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1956 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1956\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1957 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1957\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1958 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1958\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1959 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1959\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1960 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1960\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1961 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1961\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1962 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1962\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1963 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1963\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1964 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1964\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1965 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1965\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1966 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1966\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1967 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1967\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1968 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1968\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1969 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1969\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1970 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1970\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1971 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1971\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1972 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1972\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1973 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1973\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1974 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1974\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1975 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1975\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1976 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1976\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1977 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1977\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1978 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1978\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1979 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1979\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1980 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1980\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1981 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1981\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1982 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1982\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1983 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1983\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1984 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1984\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1985 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1985\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1986 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1986\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1987 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1987\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1988 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1988\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1989 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1989\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1990 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1990\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1991 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1991\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1992 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1992\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1993 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1993\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1994 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1994\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1995 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1995\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1996 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1996\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1997 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1997\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1998 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1998\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1999 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~1999\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2000 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2000\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2001 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2001\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2002 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2002\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2003 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2003\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2004 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2004\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2005 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2005\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2006 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2006\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2007 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2007\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2008 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2008\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2009 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2009\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2010 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2010\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2011 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2011\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2012 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2012\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2013 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2013\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2014 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2014\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2015 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2015\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2016 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2016\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2017 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2017\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2018 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2018\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2019 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2019\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2020 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2020\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2021 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2021\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2022 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2022\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2023 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2023\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2024 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2024\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2025 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2025\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2026 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2026\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2027 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2027\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2028 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2028\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2029 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2029\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2030 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2030\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2031 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2031\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2032 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2032\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2033 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2033\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2034 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2034\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2035 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2035\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2036 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2036\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439970 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2037 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2037\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2038 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2038\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2039 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2039\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2040 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2040\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2041 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2041\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2042 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2042\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2043 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2043\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2044 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2044\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2045 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2045\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2046 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2046\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2047 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2047\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2048 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2048\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2049 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2049\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2050 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2050\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2051 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2051\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2052 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2052\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2053 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2053\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2054 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2054\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2055 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2055\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2056 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2056\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2057 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2057\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2058 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2058\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2059 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2059\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2060 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2060\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2061 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2061\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2062 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2062\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2063 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2063\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2064 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2064\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2065 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2065\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2066 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2066\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2067 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2067\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2068 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2068\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2069 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2069\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2070 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2070\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2071 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2071\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2072 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2072\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2073 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2073\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2074 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2074\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2075 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2075\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2076 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2076\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2077 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2077\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2078 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2078\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2079 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2079\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2080 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2080\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2081 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2081\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2082 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2082\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2083 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2083\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2084 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2084\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2085 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2085\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2086 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2086\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2087 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2087\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2088 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2088\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2089 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2089\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2090 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2090\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2091 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2091\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2092 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2092\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2093 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2093\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2094 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2094\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2095 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2095\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2096 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2096\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2097 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2097\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2098 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2098\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2099 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2099\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2100 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2100\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2101 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2101\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2102 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2102\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2103 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2103\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2104 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2104\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2105 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2105\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2106 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2106\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2107 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2107\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2108 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2108\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2109 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2109\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2110 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2110\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2111 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2111\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2112 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2112\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2113 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2113\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2114 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2114\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2115 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2115\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2116 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2116\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2117 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2117\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2118 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2118\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2119 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2119\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2120 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2120\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2121 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2121\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2122 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2122\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2123 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2123\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2124 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2124\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2125 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2125\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2126 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2126\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2127 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2127\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2128 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2128\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2129 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2129\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2130 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2130\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2131 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2131\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2132 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2132\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2133 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2133\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2134 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2134\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2135 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2135\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2136 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2136\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2137 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2137\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2138 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2138\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2139 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2139\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2140 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2140\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2141 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2141\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2142 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2142\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2143 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2143\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2144 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2144\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2145 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2145\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2146 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2146\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2147 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2147\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2148 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2148\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2149 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2149\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2150 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2150\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2151 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2151\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2152 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2152\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2153 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2153\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2154 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2154\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2155 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2155\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2156 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2156\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2157 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2157\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2158 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2158\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2159 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2159\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2160 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2160\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2161 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2161\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2162 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2162\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2163 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2163\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2164 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2164\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2165 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2165\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2166 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2166\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2167 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2167\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2168 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2168\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2169 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2169\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2170 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2170\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2171 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2171\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2172 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2172\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2173 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2173\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2174 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2174\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2175 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2175\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2176 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2176\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2177 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2177\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2178 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2178\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2179 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2179\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2180 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2180\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2181 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2181\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2182 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2182\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2183 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2183\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2184 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2184\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2185 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2185\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2186 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2186\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2187 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2187\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2188 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2188\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2189 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2189\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2190 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2190\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2191 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2191\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2192 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2192\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2193 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2193\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2194 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2194\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2195 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2195\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2196 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2196\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2197 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2197\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2198 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2198\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2199 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2199\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2200 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2200\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2201 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2201\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2202 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2202\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2203 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2203\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2204 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2204\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2205 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2205\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2206 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2206\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2207 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2207\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2208 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2208\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2209 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2209\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2210 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2210\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2211 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2211\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2212 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2212\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2213 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2213\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2214 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2214\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2215 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2215\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2216 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2216\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2217 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2217\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2218 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2218\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2219 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2219\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2220 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2220\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2221 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2221\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2222 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2222\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2223 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2223\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2224 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2224\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2225 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2225\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2226 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2226\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2227 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2227\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2228 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2228\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2229 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2229\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2230 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2230\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2231 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2231\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2232 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2232\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2233 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2233\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2234 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2234\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2235 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2235\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2236 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2236\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2237 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2237\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2238 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2238\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2239 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2239\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2240 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2240\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2241 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2241\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2242 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2242\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2243 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2243\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2244 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2244\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2245 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2245\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2246 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2246\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2247 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2247\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2248 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2248\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2249 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2249\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2250 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2250\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2251 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2251\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2252 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2252\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2253 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2253\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2254 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2254\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2255 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2255\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2256 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2256\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2257 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2257\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2258 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2258\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2259 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2259\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2260 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2260\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2261 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2261\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2262 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2262\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2263 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2263\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2264 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2264\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2265 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2265\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2266 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2266\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2267 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2267\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2268 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2268\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2269 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2269\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2270 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2270\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2271 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2271\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2272 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2272\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2273 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2273\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2274 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2274\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2275 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2275\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2276 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2276\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2277 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2277\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2278 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2278\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2279 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2279\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2280 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2280\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2281 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2281\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2282 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2282\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2283 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2283\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2284 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2284\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2285 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2285\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2286 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2286\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2287 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2287\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2288 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2288\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2289 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2289\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2290 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2290\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2291 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2291\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2292 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2292\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2293 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2293\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2294 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2294\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2295 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2295\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2296 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2296\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2297 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2297\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2298 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2298\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2299 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2299\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2300 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2300\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2301 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2301\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2302 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2302\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2303 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2303\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439984 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2304 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2304\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2305 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2305\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2306 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2306\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2307 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2307\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2308 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2308\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2309 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2309\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2310 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2310\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2311 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2311\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2312 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2312\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2313 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2313\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2314 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2314\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2315 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2315\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2316 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2316\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2317 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2317\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2318 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2318\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2319 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2319\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2320 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2320\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2321 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2321\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2322 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2322\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2323 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2323\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2324 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2324\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2325 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2325\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2326 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2326\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2327 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2327\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2328 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2328\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2329 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2329\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2330 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2330\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2331 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2331\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2332 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2332\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2333 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2333\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2334 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2334\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2335 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2335\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2336 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2336\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2337 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2337\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2338 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2338\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2339 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2339\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2340 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2340\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2341 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2341\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2342 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2342\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2343 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2343\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2344 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2344\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2345 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2345\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2346 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2346\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2347 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2347\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2348 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2348\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2349 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2349\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2350 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2350\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2351 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2351\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2352 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2352\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2353 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2353\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2354 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2354\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2355 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2355\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2356 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2356\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2357 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2357\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2358 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2358\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2359 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2359\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2360 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2360\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2361 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2361\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2362 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2362\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2363 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2363\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2364 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2364\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2365 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2365\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2366 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2366\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2367 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2367\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2368 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2368\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2369 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2369\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2370 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2370\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2371 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2371\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2372 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2372\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2373 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2373\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2374 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2374\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2375 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2375\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2376 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2376\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2377 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2377\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2378 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2378\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2379 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2379\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2380 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2380\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2381 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2381\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2382 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2382\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2383 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2383\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2384 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2384\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2385 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2385\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2386 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2386\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2387 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2387\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2388 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2388\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2389 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2389\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2390 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2390\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2391 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2391\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2392 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2392\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2393 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2393\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2394 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2394\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2395 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2395\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2396 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2396\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2397 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2397\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2398 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2398\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2399 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2399\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2400 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2400\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2401 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2401\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2402 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2402\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439989 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2403 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2403\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2404 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2404\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2405 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2405\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2406 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2406\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2407 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2407\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2408 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2408\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2409 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2409\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2410 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2410\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2411 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2411\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2412 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2412\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2413 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2413\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2414 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2414\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2415 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2415\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2416 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2416\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2417 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2417\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2418 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2418\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2419 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2419\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2420 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2420\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2421 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2421\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2422 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2422\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2423 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2423\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2424 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2424\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2425 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2425\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2426 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2426\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2427 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2427\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2428 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2428\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2429 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2429\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2430 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2430\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2431 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2431\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2432 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2432\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2433 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2433\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2434 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2434\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2435 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2435\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2436 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2436\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2437 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2437\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2438 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2438\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2439 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2439\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2440 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2440\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2441 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2441\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2442 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2442\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2443 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2443\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2444 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2444\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2445 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2445\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2446 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2446\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2447 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2447\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2448 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2448\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2449 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2449\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2450 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2450\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2451 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2451\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2452 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2452\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2453 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2453\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2454 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2454\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2455 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2455\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2456 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2456\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2457 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2457\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2458 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2458\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2459 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2459\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2460 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2460\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2461 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2461\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2462 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2462\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2463 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2463\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2464 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2464\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2465 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2465\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2466 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2466\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2467 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2467\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2468 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2468\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2469 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2469\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2470 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2470\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2471 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2471\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2472 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2472\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2473 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2473\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2474 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2474\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2475 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2475\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2476 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2476\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2477 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2477\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2478 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2478\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2479 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2479\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2480 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2480\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2481 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2481\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2482 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2482\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2483 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2483\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2484 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2484\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2485 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2485\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2486 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2486\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2487 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2487\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2488 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2488\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2489 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2489\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2490 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2490\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2491 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2491\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2492 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2492\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2493 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2493\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2494 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2494\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2495 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2495\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2496 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2496\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2497 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2497\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2498 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2498\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2499 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2499\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2500 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2500\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2501 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2501\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2502 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2502\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2503 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2503\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2504 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2504\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2505 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2505\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2506 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2506\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2507 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2507\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2508 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2508\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2509 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2509\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2510 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2510\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2511 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2511\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2512 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2512\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2513 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2513\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2514 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2514\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2515 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2515\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2516 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2516\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2517 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2517\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2518 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2518\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2519 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2519\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2520 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2520\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2521 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2521\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2522 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2522\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2523 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2523\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2524 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2524\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2525 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2525\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2526 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2526\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2527 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2527\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2528 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2528\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2529 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2529\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2530 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2530\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2531 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2531\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2532 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2532\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2533 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2533\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2534 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2534\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2535 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2535\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2536 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2536\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2537 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2537\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2538 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2538\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2539 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2539\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2540 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2540\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2541 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2541\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2542 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2542\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2543 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2543\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2544 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2544\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2545 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2545\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2546 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2546\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2547 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2547\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2548 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2548\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2549 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2549\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2550 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2550\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2551 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2551\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2552 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2552\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2553 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2553\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2554 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2554\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2555 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2555\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2556 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2556\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2557 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2557\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2558 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2558\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2559 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2559\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2560 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2560\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2561 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2561\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2562 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2562\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2563 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2563\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2564 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2564\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2565 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2565\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2566 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2566\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2567 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2567\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2568 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2568\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2569 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2569\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2570 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2570\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2571 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2571\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2572 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2572\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2573 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2573\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2574 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2574\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2575 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2575\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2576 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2576\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2577 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2577\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2578 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2578\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2579 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2579\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2580 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2580\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2581 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2581\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2582 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2582\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2583 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2583\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2584 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2584\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2585 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2585\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2586 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2586\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2587 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2587\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2588 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2588\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2589 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2589\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2590 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2590\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2591 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2591\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2592 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2592\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2593 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2593\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2594 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2594\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2595 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2595\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2596 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2596\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051439999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2597 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2597\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2598 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2598\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2599 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2599\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2600 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2600\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2601 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2601\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2602 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2602\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2603 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2603\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2604 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2604\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2605 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2605\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2606 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2606\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2607 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2607\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2608 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2608\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2609 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2609\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2610 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2610\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2611 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2611\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2612 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2612\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2613 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2613\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2614 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2614\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2615 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2615\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440000 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2616 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2616\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2617 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2617\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2618 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2618\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2619 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2619\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2620 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2620\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2621 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2621\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2622 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2622\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2623 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2623\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2624 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2624\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2625 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2625\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2626 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2626\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2627 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2627\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2628 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2628\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2629 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2629\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2630 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2630\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2631 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2631\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2632 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2632\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2633 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2633\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2634 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2634\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2635 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2635\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2636 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2636\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2637 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2637\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2638 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2638\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2639 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2639\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2640 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2640\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2641 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2641\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2642 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2642\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2643 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2643\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2644 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2644\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2645 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2645\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2646 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2646\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2647 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2647\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2648 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2648\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2649 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2649\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2650 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2650\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2651 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2651\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2652 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2652\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2653 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2653\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2654 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2654\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2655 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2655\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2656 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2656\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2657 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2657\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2658 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2658\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2659 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2659\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2660 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2660\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2661 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2661\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2662 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2662\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2663 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2663\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2664 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2664\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2665 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2665\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2666 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2666\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2667 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2667\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2668 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2668\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2669 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2669\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2670 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2670\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2671 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2671\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2672 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2672\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2673 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2673\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440003 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2674 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2674\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2675 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2675\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2676 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2676\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2677 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2677\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2678 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2678\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2679 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2679\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2680 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2680\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2681 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2681\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2682 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2682\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2683 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2683\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2684 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2684\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2685 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2685\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2686 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2686\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2687 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2687\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2688 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2688\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2689 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2689\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2690 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2690\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2691 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2691\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2692 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2692\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2693 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2693\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440004 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2694 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2694\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2695 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2695\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2696 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2696\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2697 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2697\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2698 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2698\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2699 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2699\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2700 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2700\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2701 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2701\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2702 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2702\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2703 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2703\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2704 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2704\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2705 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2705\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2706 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2706\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2707 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2707\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2708 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2708\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2709 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2709\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2710 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2710\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2711 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2711\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2712 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2712\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2713 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2713\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2714 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2714\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2715 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2715\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2716 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2716\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2717 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2717\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2718 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2718\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2719 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2719\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2720 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2720\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2721 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2721\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2722 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2722\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2723 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2723\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2724 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2724\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2725 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2725\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2726 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2726\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2727 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2727\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2728 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2728\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2729 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2729\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2730 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2730\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2731 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2731\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2732 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2732\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2733 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2733\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2734 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2734\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2735 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2735\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2736 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2736\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2737 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2737\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2738 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2738\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2739 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2739\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2740 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2740\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2741 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2741\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2742 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2742\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2743 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2743\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2744 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2744\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2745 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2745\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2746 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2746\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2747 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2747\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2748 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2748\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2749 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2749\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2750 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2750\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2751 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2751\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2752 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2752\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2753 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2753\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2754 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2754\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2755 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2755\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2756 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2756\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2757 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2757\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2758 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2758\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2759 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2759\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2760 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2760\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2761 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2761\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2762 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2762\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2763 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2763\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2764 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2764\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2765 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2765\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2766 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2766\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2767 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2767\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2768 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2768\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2769 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2769\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2770 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2770\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2771 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2771\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2772 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2772\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2773 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2773\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2774 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2774\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2775 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2775\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2776 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2776\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2777 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2777\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2778 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2778\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2779 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2779\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2780 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2780\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2781 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2781\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2782 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2782\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2783 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2783\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2784 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2784\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2785 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2785\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2786 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2786\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2787 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2787\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2788 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2788\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2789 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2789\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2790 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2790\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2791 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2791\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2792 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2792\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2793 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2793\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2794 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2794\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2795 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2795\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2796 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2796\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2797 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2797\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2798 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2798\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2799 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2799\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2800 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2800\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2801 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2801\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2802 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2802\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2803 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2803\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2804 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2804\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2805 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2805\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2806 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2806\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2807 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2807\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2808 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2808\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2809 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2809\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2810 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2810\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2811 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2811\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2812 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2812\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2813 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2813\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440010 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2814 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2814\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2815 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2815\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2816 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2816\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2817 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2817\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2818 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2818\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2819 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2819\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2820 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2820\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2821 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2821\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2822 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2822\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2823 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2823\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2824 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2824\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2825 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2825\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2826 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2826\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2827 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2827\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2828 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2828\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2829 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2829\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2830 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2830\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2831 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2831\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2832 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2832\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2833 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2833\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2834 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2834\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2835 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2835\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2836 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2836\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2837 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2837\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2838 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2838\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2839 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2839\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2840 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2840\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2841 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2841\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2842 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2842\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2843 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2843\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2844 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2844\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2845 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2845\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2846 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2846\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2847 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2847\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2848 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2848\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2849 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2849\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2850 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2850\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2851 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2851\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2852 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2852\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2853 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2853\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2854 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2854\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2855 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2855\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2856 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2856\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2857 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2857\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2858 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2858\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2859 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2859\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2860 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2860\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2861 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2861\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2862 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2862\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2863 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2863\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2864 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2864\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2865 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2865\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2866 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2866\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2867 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2867\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2868 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2868\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2869 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2869\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2870 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2870\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2871 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2871\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2872 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2872\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2873 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2873\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2874 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2874\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2875 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2875\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2876 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2876\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2877 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2877\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2878 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2878\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2879 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2879\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2880 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2880\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2881 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2881\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2882 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2882\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2883 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2883\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2884 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2884\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2885 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2885\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2886 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2886\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2887 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2887\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2888 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2888\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2889 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2889\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2890 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2890\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2891 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2891\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2892 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2892\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2893 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2893\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2894 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2894\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2895 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2895\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2896 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2896\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2897 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2897\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2898 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2898\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2899 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2899\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2900 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2900\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2901 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2901\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2902 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2902\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2903 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2903\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2904 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2904\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2905 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2905\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2906 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2906\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2907 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2907\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2908 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2908\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2909 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2909\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2910 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2910\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2911 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2911\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2912 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2912\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2913 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2913\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2914 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2914\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2915 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2915\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2916 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2916\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2917 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2917\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2918 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2918\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2919 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2919\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2920 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2920\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2921 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2921\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2922 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2922\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2923 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2923\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2924 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2924\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2925 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2925\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2926 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2926\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2927 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2927\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2928 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2928\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2929 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2929\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2930 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2930\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2931 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2931\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2932 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2932\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2933 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2933\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2934 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2934\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2935 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2935\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2936 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2936\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2937 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2937\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2938 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2938\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2939 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2939\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2940 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2940\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2941 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2941\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2942 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2942\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2943 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2943\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2944 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2944\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2945 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2945\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2946 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2946\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2947 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2947\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2948 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2948\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2949 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2949\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2950 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2950\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2951 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2951\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2952 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2952\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2953 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2953\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2954 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2954\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2955 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2955\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2956 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2956\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2957 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2957\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2958 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2958\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2959 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2959\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2960 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2960\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2961 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2961\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2962 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2962\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2963 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2963\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2964 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2964\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2965 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2965\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2966 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2966\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2967 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2967\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2968 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2968\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2969 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2969\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2970 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2970\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2971 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2971\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2972 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2972\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2973 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2973\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2974 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2974\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2975 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2975\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2976 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2976\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2977 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2977\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2978 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2978\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2979 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2979\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2980 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2980\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2981 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2981\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2982 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2982\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2983 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2983\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2984 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2984\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2985 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2985\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2986 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2986\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2987 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2987\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2988 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2988\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2989 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2989\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2990 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2990\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2991 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2991\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2992 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2992\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2993 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2993\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2994 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2994\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2995 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2995\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2996 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2996\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2997 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2997\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2998 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2998\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2999 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~2999\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3000 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3000\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3001 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3001\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3002 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3002\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3003 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3003\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3004 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3004\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3005 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3005\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3006 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3006\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3007 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3007\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3008 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3008\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3009 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3009\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3010 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3010\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3011 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3011\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3012 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3012\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3013 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3013\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3014 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3014\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3015 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3015\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3016 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3016\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3017 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3017\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3018 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3018\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3019 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3019\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3020 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3020\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3021 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3021\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3022 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3022\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3023 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3023\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3024 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3024\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3025 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3025\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3026 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3026\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3027 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3027\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3028 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3028\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3029 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3029\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3030 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3030\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3031 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3031\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3032 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3032\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3033 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3033\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3034 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3034\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3035 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3035\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3036 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3036\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3037 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3037\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3038 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3038\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3039 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3039\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3040 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3040\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3041 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3041\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3042 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3042\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3043 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3043\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440022 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3044 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3044\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3045 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3045\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3046 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3046\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3047 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3047\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3048 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3048\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3049 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3049\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3050 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3050\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3051 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3051\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3052 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3052\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3053 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3053\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3054 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3054\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3055 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3055\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3056 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3056\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3057 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3057\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3058 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3058\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3059 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3059\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3060 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3060\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3061 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3061\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3062 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3062\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3063 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3063\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3064 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3064\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3065 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3065\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3066 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3066\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3067 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3067\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3068 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3068\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3069 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3069\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3070 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3070\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3071 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3071\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3072 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3072\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3073 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3073\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3074 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3074\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3075 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3075\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3076 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3076\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3077 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3077\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3078 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3078\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3079 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3079\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3080 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3080\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3081 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3081\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3082 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3082\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3083 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3083\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3084 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3084\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3085 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3085\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3086 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3086\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3087 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3087\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3088 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3088\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3089 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3089\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3090 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3090\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3091 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3091\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3092 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3092\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3093 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3093\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3094 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3094\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3095 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3095\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3096 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3096\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3097 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3097\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3098 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3098\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3099 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3099\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3100 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3100\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3101 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3101\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3102 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3102\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3103 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3103\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3104 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3104\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3105 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3105\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3106 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3106\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3107 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3107\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3108 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3108\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3109 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3109\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3110 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3110\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3111 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3111\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3112 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3112\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3113 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3113\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3114 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3114\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3115 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3115\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3116 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3116\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3117 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3117\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3118 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3118\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3119 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3119\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3120 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3120\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3121 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3121\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3122 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3122\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3123 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3123\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3124 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3124\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3125 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3125\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3126 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3126\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3127 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3127\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3128 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3128\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3129 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3129\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3130 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3130\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3131 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3131\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3132 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3132\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3133 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3133\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3134 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3134\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3135 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3135\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3136 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3136\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3137 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3137\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3138 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3138\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3139 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3139\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3140 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3140\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3141 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3141\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3142 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3142\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3143 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3143\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3144 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3144\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3145 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3145\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3146 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3146\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3147 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3147\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3148 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3148\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3149 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3149\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3150 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3150\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3151 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3151\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3152 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3152\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3153 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3153\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3154 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3154\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3155 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3155\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3156 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3156\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3157 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3157\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3158 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3158\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3159 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3159\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3160 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3160\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3161 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3161\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3162 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3162\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3163 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3163\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3164 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3164\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3165 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3165\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3166 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3166\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3167 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3167\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3168 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3168\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3169 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3169\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3170 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3170\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3171 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3171\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3172 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3172\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3173 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3173\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3174 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3174\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3175 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3175\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3176 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3176\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3177 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3177\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3178 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3178\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3179 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3179\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3180 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3180\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3181 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3181\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3182 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3182\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3183 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3183\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3184 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3184\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3185 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3185\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3186 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3186\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3187 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3187\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3188 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3188\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3189 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3189\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3190 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3190\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3191 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3191\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3192 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3192\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3193 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3193\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3194 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3194\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3195 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3195\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3196 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3196\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3197 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3197\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3198 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3198\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3199 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3199\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3200 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3200\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3201 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3201\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3202 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3202\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3203 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3203\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3204 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3204\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3205 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3205\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3206 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3206\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3207 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3207\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3208 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3208\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3209 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3209\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3210 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3210\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3211 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3211\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3212 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3212\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3213 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3213\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3214 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3214\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3215 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3215\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3216 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3216\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3217 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3217\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3218 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3218\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3219 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3219\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3220 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3220\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3221 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3221\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3222 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3222\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3223 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3223\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3224 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3224\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3225 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3225\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3226 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3226\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3227 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3227\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3228 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3228\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3229 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3229\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3230 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3230\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3231 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3231\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3232 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3232\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3233 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3233\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3234 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3234\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3235 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3235\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3236 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3236\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3237 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3237\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3238 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3238\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3239 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3239\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3240 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3240\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3241 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3241\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3242 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3242\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3243 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3243\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3244 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3244\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3245 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3245\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3246 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3246\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3247 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3247\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3248 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3248\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3249 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3249\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3250 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3250\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3251 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3251\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3252 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3252\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3253 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3253\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3254 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3254\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3255 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3255\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3256 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3256\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440034 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3257 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3257\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3258 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3258\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3259 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3259\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3260 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3260\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3261 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3261\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3262 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3262\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3263 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3263\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3264 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3264\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3265 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3265\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3266 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3266\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3267 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3267\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3268 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3268\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3269 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3269\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3270 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3270\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3271 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3271\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3272 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3272\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3273 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3273\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3274 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3274\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3275 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3275\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3276 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3276\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3277 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3277\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3278 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3278\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3279 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3279\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3280 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3280\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3281 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3281\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3282 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3282\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3283 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3283\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3284 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3284\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3285 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3285\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3286 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3286\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3287 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3287\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3288 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3288\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3289 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3289\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3290 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3290\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3291 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3291\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3292 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3292\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3293 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3293\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3294 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3294\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3295 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3295\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3296 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3296\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3297 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3297\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3298 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3298\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3299 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3299\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3300 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3300\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3301 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3301\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3302 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3302\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3303 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3303\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3304 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3304\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3305 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3305\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3306 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3306\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3307 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3307\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3308 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3308\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3309 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3309\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3310 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3310\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3311 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3311\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3312 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3312\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3313 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3313\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3314 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3314\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3315 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3315\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3316 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3316\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3317 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3317\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3318 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3318\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3319 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3319\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3320 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3320\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3321 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3321\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3322 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3322\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3323 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3323\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3324 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3324\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3325 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3325\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3326 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3326\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3327 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3327\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3328 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3328\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3329 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3329\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3330 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3330\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3331 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3331\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3332 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3332\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3333 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3333\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3334 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3334\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3335 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3335\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3336 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3336\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3337 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3337\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3338 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3338\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3339 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3339\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3340 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3340\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3341 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3341\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3342 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3342\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3343 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3343\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3344 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3344\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3345 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3345\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3346 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3346\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3347 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3347\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3348 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3348\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3349 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3349\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3350 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3350\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3351 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3351\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3352 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3352\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3353 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3353\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3354 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3354\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3355 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3355\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3356 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3356\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3357 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3357\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3358 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3358\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3359 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3359\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3360 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3360\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3361 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3361\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3362 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3362\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3363 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3363\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3364 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3364\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3365 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3365\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3366 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3366\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3367 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3367\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3368 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3368\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3369 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3369\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3370 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3370\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3371 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3371\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3372 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3372\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3373 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3373\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3374 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3374\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3375 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3375\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3376 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3376\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3377 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3377\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3378 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3378\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3379 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3379\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3380 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3380\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3381 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3381\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3382 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3382\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3383 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3383\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3384 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3384\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3385 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3385\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3386 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3386\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3387 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3387\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3388 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3388\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3389 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3389\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3390 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3390\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3391 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3391\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3392 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3392\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3393 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3393\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3394 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3394\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3395 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3395\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3396 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3396\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3397 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3397\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3398 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3398\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3399 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3399\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3400 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3400\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3401 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3401\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3402 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3402\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3403 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3403\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3404 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3404\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3405 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3405\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3406 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3406\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3407 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3407\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3408 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3408\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3409 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3409\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3410 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3410\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3411 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3411\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3412 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3412\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3413 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3413\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3414 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3414\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3415 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3415\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3416 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3416\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3417 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3417\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3418 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3418\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3419 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3419\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3420 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3420\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3421 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3421\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3422 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3422\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3423 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3423\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3424 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3424\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3425 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3425\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3426 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3426\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3427 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3427\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3428 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3428\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3429 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3429\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3430 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3430\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3431 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3431\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3432 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3432\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3433 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3433\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3434 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3434\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3435 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3435\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440045 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3436 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3436\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3437 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3437\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3438 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3438\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3439 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3439\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3440 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3440\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3441 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3441\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3442 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3442\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3443 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3443\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3444 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3444\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3445 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3445\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3446 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3446\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3447 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3447\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3448 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3448\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3449 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3449\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3450 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3450\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3451 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3451\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3452 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3452\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3453 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3453\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3454 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3454\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3455 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3455\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3456 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3456\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3457 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3457\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3458 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3458\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3459 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3459\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3460 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3460\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3461 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3461\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3462 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3462\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3463 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3463\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3464 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3464\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3465 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3465\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3466 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3466\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3467 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3467\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3468 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3468\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3469 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3469\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3470 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3470\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3471 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3471\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3472 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3472\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3473 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3473\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3474 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3474\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3475 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3475\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3476 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3476\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3477 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3477\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3478 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3478\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3479 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3479\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3480 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3480\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3481 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3481\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3482 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3482\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3483 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3483\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3484 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3484\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3485 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3485\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440048 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3486 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3486\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3487 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3487\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3488 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3488\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3489 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3489\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3490 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3490\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3491 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3491\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3492 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3492\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3493 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3493\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3494 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3494\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3495 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3495\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3496 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3496\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3497 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3497\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3498 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3498\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3499 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3499\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3500 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3500\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3501 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3501\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3502 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3502\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3503 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3503\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3504 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3504\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3505 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3505\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3506 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3506\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3507 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3507\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3508 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3508\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3509 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3509\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3510 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3510\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3511 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3511\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3512 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3512\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3513 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3513\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3514 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3514\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3515 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3515\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3516 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3516\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3517 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3517\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3518 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3518\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3519 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3519\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3520 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3520\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3521 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3521\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3522 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3522\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3523 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3523\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3524 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3524\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3525 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3525\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3526 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3526\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3527 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3527\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3528 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3528\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3529 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3529\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3530 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3530\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3531 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3531\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3532 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3532\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3533 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3533\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3534 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3534\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3535 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3535\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3536 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3536\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3537 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3537\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3538 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3538\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3539 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3539\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3540 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3540\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3541 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3541\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3542 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3542\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3543 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3543\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3544 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3544\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3545 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3545\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3546 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3546\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3547 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3547\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3548 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3548\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3549 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3549\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3550 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3550\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3551 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3551\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3552 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3552\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3553 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3553\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3554 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3554\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3555 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3555\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3556 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3556\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3557 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3557\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3558 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3558\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3559 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3559\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3560 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3560\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3561 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3561\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3562 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3562\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3563 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3563\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3564 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3564\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3565 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3565\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3566 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3566\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3567 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3567\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3568 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3568\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3569 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3569\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3570 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3570\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3571 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3571\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3572 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3572\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3573 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3573\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3574 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3574\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3575 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3575\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3576 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3576\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3577 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3577\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3578 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3578\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3579 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3579\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3580 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3580\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3581 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3581\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3582 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3582\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3583 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3583\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3584 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3584\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3585 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3585\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3586 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3586\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3587 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3587\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3588 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3588\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3589 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3589\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3590 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3590\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3591 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3591\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3592 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3592\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3593 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3593\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3594 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3594\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3595 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3595\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3596 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3596\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3597 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3597\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3598 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3598\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3599 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3599\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3600 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3600\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3601 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3601\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3602 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3602\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3603 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3603\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3604 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3604\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3605 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3605\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3606 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3606\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3607 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3607\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3608 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3608\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3609 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3609\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3610 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3610\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3611 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3611\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3612 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3612\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3613 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3613\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3614 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3614\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3615 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3615\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3616 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3616\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3617 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3617\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3618 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3618\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3619 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3619\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3620 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3620\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3621 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3621\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3622 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3622\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3623 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3623\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3624 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3624\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3625 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3625\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3626 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3626\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3627 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3627\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3628 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3628\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3629 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3629\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3630 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3630\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3631 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3631\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3632 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3632\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3633 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3633\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3634 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3634\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3635 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3635\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3636 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3636\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3637 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3637\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3638 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3638\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3639 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3639\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3640 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3640\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3641 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3641\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3642 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3642\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3643 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3643\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3644 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3644\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3645 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3645\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3646 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3646\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3647 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3647\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3648 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3648\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3649 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3649\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3650 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3650\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3651 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3651\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3652 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3652\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3653 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3653\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3654 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3654\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3655 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3655\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3656 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3656\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3657 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3657\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3658 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3658\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3659 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3659\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3660 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3660\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3661 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3661\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3662 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3662\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3663 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3663\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3664 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3664\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3665 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3665\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3666 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3666\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3667 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3667\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3668 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3668\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3669 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3669\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3670 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3670\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3671 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3671\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3672 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3672\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3673 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3673\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3674 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3674\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3675 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3675\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3676 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3676\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3677 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3677\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3678 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3678\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3679 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3679\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3680 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3680\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3681 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3681\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3682 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3682\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3683 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3683\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3684 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3684\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3685 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3685\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3686 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3686\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3687 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3687\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3688 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3688\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3689 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3689\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3690 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3690\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3691 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3691\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3692 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3692\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3693 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3693\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3694 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3694\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3695 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3695\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3696 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3696\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3697 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3697\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3698 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3698\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3699 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3699\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3700 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3700\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3701 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3701\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3702 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3702\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3703 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3703\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3704 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3704\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3705 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3705\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3706 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3706\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3707 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3707\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3708 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3708\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3709 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3709\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3710 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3710\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3711 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3711\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3712 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3712\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3713 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3713\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3714 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3714\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3715 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3715\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3716 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3716\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3717 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3717\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3718 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3718\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3719 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3719\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3720 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3720\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3721 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3721\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3722 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3722\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3723 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3723\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3724 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3724\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3725 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3725\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3726 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3726\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3727 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3727\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3728 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3728\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3729 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3729\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3730 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3730\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3731 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3731\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3732 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3732\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3733 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3733\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3734 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3734\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3735 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3735\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3736 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3736\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3737 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3737\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3738 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3738\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3739 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3739\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3740 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3740\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3741 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3741\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3742 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3742\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3743 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3743\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3744 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3744\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3745 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3745\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3746 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3746\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3747 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3747\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3748 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3748\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3749 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3749\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3750 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3750\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3751 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3751\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3752 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3752\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3753 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3753\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3754 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3754\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3755 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3755\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3756 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3756\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3757 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3757\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3758 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3758\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3759 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3759\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3760 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3760\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3761 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3761\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3762 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3762\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3763 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3763\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3764 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3764\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3765 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3765\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3766 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3766\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3767 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3767\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3768 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3768\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3769 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3769\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3770 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3770\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3771 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3771\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3772 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3772\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3773 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3773\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3774 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3774\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3775 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3775\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440063 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3776 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3776\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3777 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3777\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3778 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3778\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3779 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3779\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3780 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3780\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3781 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3781\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3782 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3782\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3783 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3783\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3784 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3784\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3785 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3785\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3786 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3786\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3787 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3787\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3788 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3788\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3789 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3789\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3790 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3790\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3791 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3791\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3792 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3792\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3793 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3793\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3794 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3794\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3795 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3795\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3796 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3796\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3797 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3797\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3798 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3798\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3799 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3799\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3800 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3800\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3801 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3801\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3802 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3802\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3803 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3803\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3804 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3804\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3805 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3805\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3806 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3806\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3807 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3807\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3808 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3808\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3809 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3809\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3810 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3810\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3811 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3811\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3812 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3812\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3813 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3813\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3814 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3814\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3815 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3815\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3816 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3816\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3817 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3817\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3818 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3818\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3819 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3819\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3820 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3820\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3821 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3821\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3822 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3822\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3823 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3823\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3824 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3824\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3825 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3825\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3826 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3826\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3827 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3827\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3828 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3828\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3829 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3829\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3830 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3830\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3831 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3831\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3832 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3832\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3833 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3833\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3834 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3834\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3835 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3835\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3836 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3836\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3837 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3837\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3838 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3838\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3839 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3839\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3840 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3840\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3841 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3841\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3842 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3842\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3843 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3843\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3844 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3844\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3845 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3845\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3846 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3846\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3847 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3847\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3848 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3848\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3849 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3849\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3850 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3850\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3851 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3851\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3852 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3852\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3853 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3853\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3854 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3854\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3855 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3855\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3856 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3856\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3857 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3857\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3858 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3858\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3859 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3859\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3860 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3860\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3861 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3861\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3862 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3862\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3863 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3863\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3864 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3864\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3865 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3865\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3866 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3866\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3867 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3867\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3868 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3868\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3869 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3869\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3870 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3870\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3871 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3871\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3872 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3872\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3873 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3873\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3874 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3874\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3875 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3875\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3876 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3876\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3877 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3877\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3878 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3878\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3879 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3879\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3880 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3880\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3881 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3881\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3882 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3882\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3883 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3883\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3884 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3884\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3885 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3885\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3886 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3886\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3887 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3887\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3888 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3888\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3889 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3889\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3890 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3890\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3891 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3891\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3892 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3892\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3893 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3893\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3894 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3894\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3895 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3895\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3896 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3896\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3897 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3897\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3898 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3898\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3899 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3899\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3900 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3900\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3901 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3901\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3902 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3902\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3903 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3903\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3904 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3904\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3905 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3905\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3906 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3906\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3907 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3907\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3908 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3908\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3909 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3909\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3910 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3910\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3911 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3911\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3912 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3912\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3913 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3913\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3914 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3914\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3915 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3915\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3916 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3916\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3917 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3917\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3918 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3918\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3919 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3919\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3920 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3920\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3921 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3921\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3922 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3922\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3923 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3923\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3924 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3924\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3925 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3925\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3926 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3926\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3927 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3927\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3928 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3928\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3929 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3929\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3930 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3930\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3931 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3931\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3932 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3932\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3933 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3933\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3934 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3934\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3935 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3935\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3936 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3936\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3937 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3937\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3938 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3938\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3939 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3939\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3940 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3940\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3941 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3941\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3942 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3942\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3943 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3943\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3944 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3944\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3945 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3945\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3946 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3946\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3947 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3947\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3948 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3948\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3949 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3949\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3950 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3950\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3951 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3951\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3952 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3952\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3953 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3953\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3954 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3954\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3955 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3955\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3956 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3956\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3957 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3957\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3958 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3958\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3959 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3959\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3960 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3960\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3961 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3961\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3962 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3962\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3963 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3963\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3964 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3964\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3965 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3965\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3966 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3966\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3967 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3967\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440073 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3968 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3968\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3969 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3969\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3970 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3970\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3971 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3971\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3972 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3972\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3973 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3973\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3974 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3974\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3975 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3975\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3976 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3976\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3977 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3977\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3978 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3978\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3979 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3979\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3980 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3980\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3981 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3981\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3982 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3982\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3983 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3983\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3984 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3984\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3985 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3985\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3986 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3986\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440074 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3987 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3987\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3988 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3988\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3989 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3989\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3990 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3990\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3991 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3991\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3992 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3992\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3993 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3993\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3994 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3994\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3995 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3995\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3996 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3996\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3997 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3997\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3998 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3998\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3999 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~3999\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4000 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4000\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4001 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4001\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4002 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4002\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4003 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4003\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4004 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4004\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4005 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4005\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4006 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4006\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4007 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4007\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4008 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4008\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4009 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4009\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4010 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4010\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4011 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4011\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4012 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4012\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4013 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4013\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4014 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4014\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4015 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4015\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4016 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4016\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4017 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4017\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4018 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4018\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4019 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4019\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4020 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4020\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4021 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4021\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4022 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4022\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4023 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4023\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4024 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4024\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4025 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4025\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4026 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4026\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4027 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4027\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4028 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4028\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4029 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4029\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4030 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4030\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4031 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4031\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4032 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4032\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4033 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4033\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4034 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4034\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4035 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4035\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4036 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4036\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4037 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4037\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4038 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4038\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4039 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4039\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4040 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4040\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4041 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4041\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4042 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4042\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4043 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4043\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4044 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4044\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4045 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4045\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4046 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4046\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4047 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4047\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4048 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4048\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4049 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4049\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4050 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4050\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4051 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4051\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4052 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4052\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4053 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4053\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4054 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4054\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4055 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4055\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4056 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4056\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4057 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4057\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4058 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4058\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4059 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4059\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4060 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4060\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4061 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4061\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4062 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4062\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4063 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4063\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4064 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4064\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4065 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4065\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4066 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4066\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4067 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4067\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4068 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4068\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4069 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4069\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4070 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4070\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4071 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4071\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4072 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4072\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4073 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4073\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4074 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4074\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4075 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4075\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4076 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4076\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4077 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4077\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4078 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4078\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4079 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4079\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4080 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4080\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4081 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4081\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4082 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4082\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4083 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4083\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4084 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4084\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4085 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4085\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4086 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4086\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4087 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4087\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4088 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4088\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4089 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4089\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4090 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4090\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4091 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4091\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4092 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4092\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440081 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4093 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4093\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4094 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4094\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4095 " "LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|data_D~4095\" is permanently enabled" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051440082 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051441150 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051441150 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051441150 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509051441150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051441219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441219 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509051441219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051441269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051441269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051441309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051441309 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509051441309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509051441356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051441356 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1509051442828 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1509051442828 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1509051442925 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1509051442925 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1509051442925 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1509051442925 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1509051442925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509051442948 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[15\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[15\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[14\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[14\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[13\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[13\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[12\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[12\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[11\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[11\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[10\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[10\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[9\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[9\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[8\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[8\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509051443190 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1509051443190 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|Cs_NSO systemFile:inst\|LcdDriver:lcd\|Wr_NSO " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|Cs_NSO\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|Wr_NSO\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[3\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[3\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[2\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[2\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[1\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[1\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[5\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[5\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[6\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[6\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[4\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[4\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[9\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[9\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[10\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[10\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[11\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[11\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[12\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[12\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[13\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[13\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[14\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[14\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1509051443223 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1509051443223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443235 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443235 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443235 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443235 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443235 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443235 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[16\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[17\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[18\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[19\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[20\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[21\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443236 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[22\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[23\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[24\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[25\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[26\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[27\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[28\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[29\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[30\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443237 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[31\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|BurstCount_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443238 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[16\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[17\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[18\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[19\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443239 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[20\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[21\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[22\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[23\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[24\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[25\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[26\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[27\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[28\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443240 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[29\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443241 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443241 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[30\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443241 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443241 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443241 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443241 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443242 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443242 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443242 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443242 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|IsData_D " "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\|local_write " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\|local_write" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443242 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[31\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFull" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509051443243 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509051443243 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 356 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 352 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 306 -1 0 } } { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7706 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2618 -1 0 } } { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 398 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 4070 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5943 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7715 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5856 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509051443303 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509051443303 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051446717 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509051446717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 456 264 440 472 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509051446718 "|topLevelEntity|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_READn VCC " "Pin \"LCD_READn\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 280 264 440 296 "LCD_READn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509051446718 "|topLevelEntity|LCD_READn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_IM0 GND " "Pin \"LCD_IM0\" is stuck at GND" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 328 264 440 344 "LCD_IM0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509051446718 "|topLevelEntity|LCD_IM0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509051446718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051447337 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "703 " "703 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509051452450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051452887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg " "Generated suppressed messages file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051454301 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 141 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1509051456583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509051456790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509051456790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8893 " "Implemented 8893 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509051457674 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509051457674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509051457674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8416 " "Implemented 8416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509051457674 ""} { "Info" "ICUT_CUT_TM_RAMS" "403 " "Implemented 403 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509051457674 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509051457674 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509051457674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509051457674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4383 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4383 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509051457952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 22:57:37 2017 " "Processing ended: Thu Oct 26 22:57:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509051457952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509051457952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509051457952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509051457952 ""}
