<stg><name>turnCube</name>


<trans_list>

<trans id="879" from="1" to="2">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="2" to="3">
<condition id="189">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="2" to="5">
<condition id="197">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="2" to="15">
<condition id="196">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="12"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="13"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="14"/>
</and_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="15"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="3" to="4">
<condition id="190">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="3" to="2">
<condition id="195">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="4" to="3">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="5" to="6">
<condition id="199">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="6" to="7">
<condition id="200">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="7" to="8">
<condition id="201">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="8" to="9">
<condition id="202">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="9" to="10">
<condition id="203">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="10" to="11">
<condition id="204">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="11" to="12">
<condition id="205">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="12" to="13">
<condition id="206">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="13" to="14">
<condition id="207">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="14" to="15">
<condition id="208">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %turn_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %turn_V)

]]></Node>
<StgValue><ssdm name="turn_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="64">
<![CDATA[
.preheader.preheader:1  %cubieTemp_V = alloca [54 x i3], align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %cubieTemp_V_addr = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %cubieTemp_V_addr_1 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %cubieTemp_V_addr_2 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %cubieTemp_V_addr_3 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %cubieTemp_V_addr_4 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %cubieTemp_V_addr_5 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %cubieTemp_V_addr_6 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %cubieTemp_V_addr_7 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %cubieTemp_V_addr_8 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %cubieTemp_V_addr_9 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %cubieTemp_V_addr_10 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %cubieTemp_V_addr_11 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %cubieTemp_V_addr_12 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %cubieTemp_V_addr_13 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %cubieTemp_V_addr_14 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_14"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %cubieTemp_V_addr_15 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_15"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %cubieTemp_V_addr_16 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_16"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %cubieTemp_V_addr_17 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %cubieTemp_V_addr_18 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_18"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:21  %cubieTemp_V_addr_19 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_19"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %cubieTemp_V_addr_20 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_20"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %cubieTemp_V_addr_21 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_21"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %cubieTemp_V_addr_22 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_22"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %cubieTemp_V_addr_23 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_23"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %cubieTemp_V_addr_24 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_24"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %cubieTemp_V_addr_25 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_25"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %cubieTemp_V_addr_26 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_26"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %cubieTemp_V_addr_27 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_27"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %cubieTemp_V_addr_28 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_28"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %cubieTemp_V_addr_29 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_29"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %cubieTemp_V_addr_30 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_30"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:33  %cubieTemp_V_addr_31 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_31"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %cubieTemp_V_addr_32 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_32"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %cubieTemp_V_addr_33 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_33"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %cubieTemp_V_addr_34 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_34"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %cubieTemp_V_addr_35 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_35"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %cubieTemp_V_addr_36 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_36"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %cubieTemp_V_addr_37 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_37"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %cubieTemp_V_addr_38 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_38"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %cubieTemp_V_addr_39 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_39"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %cubieTemp_V_addr_40 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_40"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %cubieTemp_V_addr_41 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_41"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %cubieTemp_V_addr_42 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_42"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %cubieTemp_V_addr_43 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_43"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %cubieTemp_V_addr_44 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_44"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %cubieTemp_V_addr_45 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_45"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %cubieTemp_V_addr_46 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_46"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:49  %cubieTemp_V_addr_47 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_47"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %cubieTemp_V_addr_48 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_48"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:51  %cubieTemp_V_addr_49 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_49"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52  %cubieTemp_V_addr_50 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_50"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:53  %cubieTemp_V_addr_51 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_51"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %cubieTemp_V_addr_52 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_52"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55  %cubieTemp_V_addr_53 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_53"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:56  %t_V = load i8* @moveCounter_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:57  %moveCounter_V_assign = add i8 %t_V, 1

]]></Node>
<StgValue><ssdm name="moveCounter_V_assign"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:58  store i8 %moveCounter_V_assign, i8* @moveCounter_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:59  %lhs_V_cast = zext i8 %moveCounter_V_assign to i9

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:60  %r_V = add i9 %lhs_V_cast, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:61  %tmp_3 = sext i9 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %moves_V_addr = getelementptr [200 x i4]* @moves_V, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="moves_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
.preheader.preheader:63  store i4 %turn_V_read, i4* %moves_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:64  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %p_s = phi i3 [ %i_V, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %tmp_4 = icmp eq i3 %p_s, -2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_V = add i3 %p_s, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_4, label %4, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="3">
<![CDATA[
:2  %tmp_6_cast = zext i3 %p_s to i7

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="6">
<![CDATA[
:4  %p_shl_cast = zext i6 %tmp_1 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_2 = add i7 %tmp_6_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
:0  switch i4 %turn_V_read, label %._crit_edge [
    i4 0, label %5
    i4 1, label %6
    i4 2, label %7
    i4 3, label %8
    i4 4, label %9
    i4 5, label %10
    i4 6, label %11
    i4 7, label %12
    i4 -8, label %13
    i4 -7, label %14
    i4 -6, label %15
    i4 -5, label %16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_231 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_231"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_232 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_232"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_210 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_210"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_211 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_211"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_189 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_189"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_190 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_190"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_168 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_168"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_169 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_169"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_147 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_147"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_148 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_148"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_126 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_126"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_127 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_127"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_105 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_105"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_106 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_106"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_84 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_84"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_85 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_85"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_63 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_63"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_64 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_64"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_42 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_42"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_43 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_43"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_21 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_21"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_22 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_22"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_1 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %p_1 = phi i4 [ 0, %0 ], [ %j_V, %2 ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_7 = icmp eq i4 %p_1, -7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_V = add i4 %p_1, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_7, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="4">
<![CDATA[
:0  %tmp_9_cast = zext i4 %p_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_5 = add i7 %tmp_2, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_5_cast = zext i7 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cubieColor_V_addr = getelementptr [54 x i3]* @cubieColor_V, i64 0, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="cubieColor_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="6">
<![CDATA[
:5  %cubieColor_V_load = load i3* %cubieColor_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %cubieTemp_V_addr_54 = getelementptr [54 x i3]* %cubieTemp_V, i64 0, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="cubieTemp_V_addr_54"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="6">
<![CDATA[
:5  %cubieColor_V_load = load i3* %cubieColor_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:6  store i3 %cubieColor_V_load, i3* %cubieTemp_V_addr_54, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_231 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_231"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_231, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_232 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_232"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_232, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_233 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_233"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_234 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_234"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_210 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_210"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_210, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_211 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_211"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_211, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_212 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_212"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_213 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_213"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_189 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_189"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_189, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_190 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_190"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_190, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_191 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_191"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_192 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_192"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_168 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_168"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_168, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_169 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_169"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_169, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_170 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_170"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_171 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_171"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_147 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_147"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_147, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_148 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_148"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_148, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_149 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_149"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_150 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_150"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_126 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_126"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_126, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_127 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_127"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_127, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_128 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_128"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_129 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_129"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_105 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_105"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_105, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_106 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_106"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_106, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_107 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_107"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_108 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_108"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_84 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_84"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_84, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_85 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_85"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_85, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_86 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_86"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_87 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_87"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_63 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_63"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_63, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_64 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_64"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_64, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_65 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_65"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_66 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_66"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_42 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_42"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_42, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_43 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_43"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_43, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_44 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_44"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_45 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_45"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load_21 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_21"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load_21, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_22 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_22"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_22, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_23 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_23"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_24 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_24"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="6">
<![CDATA[
:0  %cubieTemp_V_load = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 %cubieTemp_V_load, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="6">
<![CDATA[
:2  %cubieTemp_V_load_1 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 %cubieTemp_V_load_1, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_2 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_3 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="206" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_233 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_233"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_233, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_234 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_234"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_234, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_235 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_235"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_236 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_236"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_212 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_212"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_212, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_213 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_213"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_213, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_214 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_214"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_215 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_215"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_191 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_191"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_191, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_192 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_192"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_192, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_193 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_193"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_194 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_194"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_170 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_170"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_170, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_171 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_171"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_171, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_172 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_172"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_173 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_173"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_149 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_149"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_149, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_150 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_150"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_150, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_151 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_151"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_152 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_152"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_128 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_128"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_128, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_129 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_129"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_129, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_130 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_130"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_131 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_131"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_107 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_107"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_107, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_108 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_108"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_108, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_109 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_109"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_110 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_110"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_86 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_86"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_86, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_87 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_87"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_87, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_88 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_88"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_89 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_89"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_65 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_65"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_65, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_66 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_66"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_66, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_67 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_67"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_68 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_68"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_44 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_44"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_44, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_45 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_45"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_45, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_46 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_46"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_47 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_47"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_23 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_23"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_23, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_24 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_24"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_24, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_25 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_25"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_26 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_26"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="6">
<![CDATA[
:4  %cubieTemp_V_load_2 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_2"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %cubieTemp_V_load_2, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="6">
<![CDATA[
:6  %cubieTemp_V_load_3 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_3"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  store i3 %cubieTemp_V_load_3, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_4 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_4"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_5 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="278" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_235 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_235"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_235, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_236 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_236"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_236, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_237 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_237"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_238 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_238"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_214 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_214"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_214, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_215 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_215"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_215, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_216 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_216"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_217 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_217"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_193 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_193"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_193, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_194 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_194"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_194, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_195 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_195"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_196 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_196"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_172 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_172"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_172, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_173 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_173"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_173, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_174 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_174"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_175 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_175"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_151 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_151"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_151, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_152 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_152"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_152, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_153 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_153"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_154 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_154"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_130 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_130"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_130, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_131 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_131"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_131, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_132 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_132"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_133 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_133"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_109 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_109"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_109, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_110 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_110"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_110, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_111 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_111"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_112 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_112"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_88 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_88"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_88, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_89 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_89"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_89, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_90 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_90"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_91 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_91"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_67 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_67"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_67, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_68 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_68"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_68, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_69 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_69"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_70 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_70"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_46 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_46"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_46, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_47 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_47"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_47, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_48 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_48"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_49 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_49"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_25 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_25"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_25, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_26 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_26"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_26, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_27 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_27"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_28 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_28"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="6">
<![CDATA[
:8  %cubieTemp_V_load_4 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_4"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  store i3 %cubieTemp_V_load_4, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="6">
<![CDATA[
:10  %cubieTemp_V_load_5 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_5"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  store i3 %cubieTemp_V_load_5, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_6 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_6"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_7 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="350" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_237 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_237"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_237, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_238 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_238"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_238, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_239 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_239"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_240 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_240"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_216 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_216"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_216, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_217 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_217"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_217, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_218 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_218"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_219 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_219"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_195 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_195"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_195, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_196 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_196"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_196, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_197 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_197"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_198 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_198"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_174 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_174"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_174, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_175 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_175"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_175, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_176 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_176"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_177 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_177"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_153 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_153"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_153, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_154 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_154"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_154, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_155 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_155"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_156 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_156"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_132 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_132"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_132, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_133 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_133"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_133, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_134 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_134"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_135 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_135"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_111 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_111"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_111, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_112 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_112"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_112, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_113 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_113"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_114 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_114"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_90 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_90"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_90, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_91 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_91"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_91, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_92 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_92"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_93 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_93"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_69 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_69"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_69, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_70 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_70"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_70, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_71 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_71"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_72 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_72"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_48 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_48"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_48, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_49 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_49"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_49, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_50 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_50"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_51 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_51"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_27 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_27"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_27, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_28 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_28"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_28, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_29 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_29"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_30 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_30"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="6">
<![CDATA[
:12  %cubieTemp_V_load_6 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_6"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  store i3 %cubieTemp_V_load_6, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="6">
<![CDATA[
:14  %cubieTemp_V_load_7 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_7"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  store i3 %cubieTemp_V_load_7, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_8 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_8"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_9 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_239 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_239"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_239, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_240 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_240"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_240, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_241 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_241"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_242 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_242"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_218 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_218"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_218, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_219 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_219"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_219, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_220 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_220"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_221 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_221"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_197 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_197"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_197, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_198 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_198"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_198, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_199 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_199"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_200 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_200"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_176 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_176"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_176, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_177 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_177"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_177, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_178 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_178"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_179 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_179"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_155 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_155"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_155, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_156 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_156"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_156, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_157 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_157"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_158 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_158"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_134 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_134"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_134, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_135 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_135"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_135, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_136 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_136"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_137 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_137"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_113 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_113"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_113, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_114 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_114"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_114, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_115 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_115"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_116 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_116"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_92 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_92"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_92, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_93 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_93"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_93, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_94 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_94"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_95 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_95"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_71 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_71"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_71, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_72 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_72"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_72, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_73 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_73"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_74 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_74"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_50 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_50"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_50, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_51 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_51"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_51, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_52 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_52"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_53 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_53"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_29 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_29"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_29, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_30 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_30"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_30, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_31 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_31"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_32 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_32"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="6">
<![CDATA[
:16  %cubieTemp_V_load_8 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_8"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  store i3 %cubieTemp_V_load_8, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="6">
<![CDATA[
:18  %cubieTemp_V_load_9 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_9"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:19  store i3 %cubieTemp_V_load_9, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_10 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_10"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_11 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="494" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_241 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_241"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_241, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_242 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_242"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_242, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_243 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_243"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_244 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_244"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_220 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_220"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_220, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_221 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_221"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_221, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_222 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_222"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_223 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_223"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_199 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_199"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_199, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_200 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_200"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_200, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_201 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_201"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_202 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_202"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_178 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_178"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_178, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_179 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_179"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_179, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_180 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_180"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_181 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_181"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_157 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_157"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_157, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_158 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_158"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_158, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_159 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_159"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_160 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_160"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_136 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_136"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_136, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_137 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_137"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_137, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_138 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_138"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_139 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_139"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_115 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_115"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_115, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_116 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_116"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_116, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_117 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_117"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_118 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_118"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_94 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_94"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_94, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_95 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_95"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_95, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_96 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_96"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_97 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_97"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_73 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_73"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_73, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_74 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_74"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_74, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_75 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_75"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_76 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_76"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_52 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_52"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_52, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_53 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_53"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_53, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_54 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_54"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_55 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_55"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_31 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_31"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_31, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_32 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_32"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_32, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_33 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_33"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_34 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_34"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="6">
<![CDATA[
:20  %cubieTemp_V_load_10 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_10"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:21  store i3 %cubieTemp_V_load_10, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="6">
<![CDATA[
:22  %cubieTemp_V_load_11 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_11"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:23  store i3 %cubieTemp_V_load_11, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_12 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_12"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_13 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="566" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_243 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_243"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_243, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_244 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_244"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_244, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_245 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_245"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_246 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_246"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_222 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_222"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_222, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 45), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_223 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_223"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_223, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_224 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_224"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_225 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_225"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_201 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_201"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_201, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_202 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_202"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_202, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_203 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_203"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_204 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_204"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_180 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_180"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_180, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 36), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_181 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_181"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_181, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_182 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_182"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_183 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_183"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_159 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_159"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_159, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_160 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_160"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_160, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_161 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_161"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_162 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_162"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_138 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_138"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_138, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 27), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_139 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_139"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_139, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_140 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_140"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_141 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_141"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_117 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_117"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_117, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_118 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_118"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_118, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_119 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_119"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_120 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_120"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_96 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_96"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_96, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 18), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_97 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_97"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_97, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_98 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_98"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_99 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_99"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_75 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_75"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_75, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_76 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_76"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_76, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_77 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_77"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_78 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_78"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_54 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_54"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_54, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 9), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_55 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_55"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_55, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_56 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_56"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_57 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_57"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_33 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_33"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_33, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_34 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_34"/></StgValue>
</operation>

<operation id="629" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_34, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_35 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_35"/></StgValue>
</operation>

<operation id="631" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_36 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_36"/></StgValue>
</operation>

<operation id="632" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="6">
<![CDATA[
:24  %cubieTemp_V_load_12 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_12"/></StgValue>
</operation>

<operation id="633" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  store i3 %cubieTemp_V_load_12, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="3" op_0_bw="6">
<![CDATA[
:26  %cubieTemp_V_load_13 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_13"/></StgValue>
</operation>

<operation id="635" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:27  store i3 %cubieTemp_V_load_13, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_14 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_14"/></StgValue>
</operation>

<operation id="637" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_15 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="638" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_245 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_245"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_245, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_246 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_246"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_246, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_247 = load i3* %cubieTemp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_247"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_248 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_248"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_224 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_224"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_224, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 47), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_225 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_225"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_225, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_226 = load i3* %cubieTemp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_226"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_227 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_227"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_203 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_203"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_203, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_204 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_204"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_204, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_205 = load i3* %cubieTemp_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_205"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_206 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_206"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_182 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_182"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_182, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 38), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_183 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_183"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_183, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_184 = load i3* %cubieTemp_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_184"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_185 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_185"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_161 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_161"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_161, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_162 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_162"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_162, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_163 = load i3* %cubieTemp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_163"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_164 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_164"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_140 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_140"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_140, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 29), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_141 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_141"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_141, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_142 = load i3* %cubieTemp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_142"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_143 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_143"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_119 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_119"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_119, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_120 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_120"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_120, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_121 = load i3* %cubieTemp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_121"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_122 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_122"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_98 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_98"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_98, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 20), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_99 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_99"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_99, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_100 = load i3* %cubieTemp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_100"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_101 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_101"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_77 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_77"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_77, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_78 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_78"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_78, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_79 = load i3* %cubieTemp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_79"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_80 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_80"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_56 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_56"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_56, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 11), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_57 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_57"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_57, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_58 = load i3* %cubieTemp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_58"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_59 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_59"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_35 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_35"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_35, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_36 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_36"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_36, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_37 = load i3* %cubieTemp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_37"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_38 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_38"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="6">
<![CDATA[
:28  %cubieTemp_V_load_14 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_14"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:29  store i3 %cubieTemp_V_load_14, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="6">
<![CDATA[
:30  %cubieTemp_V_load_15 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_15"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:31  store i3 %cubieTemp_V_load_15, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_16 = load i3* %cubieTemp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_16"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_17 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="710" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_247 = load i3* %cubieTemp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_247"/></StgValue>
</operation>

<operation id="711" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_247, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 49), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_248 = load i3* %cubieTemp_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_248"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_248, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_249 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_249"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_250 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_250"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_226 = load i3* %cubieTemp_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_226"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_226, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 49), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_227 = load i3* %cubieTemp_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_227"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_227, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_228 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_228"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_229 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_229"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_205 = load i3* %cubieTemp_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_205"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_205, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 40), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_206 = load i3* %cubieTemp_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_206"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_206, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_207 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_207"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_208 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_208"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_184 = load i3* %cubieTemp_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_184"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_184, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 40), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_185 = load i3* %cubieTemp_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_185"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_185, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_186 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_186"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_187 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_187"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_163 = load i3* %cubieTemp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_163"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_163, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 31), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_164 = load i3* %cubieTemp_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_164"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_164, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_165 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_165"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_166 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_166"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_142 = load i3* %cubieTemp_V_addr_50, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_142"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_142, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 31), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_143 = load i3* %cubieTemp_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_143"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_143, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_144 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_144"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_145 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_145"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_121 = load i3* %cubieTemp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_121"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_121, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 22), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_122 = load i3* %cubieTemp_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_122"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_122, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_123 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_123"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_124 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_124"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_100 = load i3* %cubieTemp_V_addr_45, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_100"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_100, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 22), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_101 = load i3* %cubieTemp_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_101"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_101, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_102 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_102"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_103 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_103"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_79 = load i3* %cubieTemp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_79"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_79, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_80 = load i3* %cubieTemp_V_addr_36, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_80"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_80, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_81 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_81"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_82 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_82"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_58 = load i3* %cubieTemp_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_58"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_58, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 13), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_59 = load i3* %cubieTemp_V_addr_38, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_59"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_59, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_60 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_60"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_61 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_61"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_37 = load i3* %cubieTemp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_37"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_37, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_38 = load i3* %cubieTemp_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_38"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_38, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_39 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_39"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_40 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_40"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="6">
<![CDATA[
:32  %cubieTemp_V_load_16 = load i3* %cubieTemp_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_16"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:33  store i3 %cubieTemp_V_load_16, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 4), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="3" op_0_bw="6">
<![CDATA[
:34  %cubieTemp_V_load_17 = load i3* %cubieTemp_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_17"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:35  store i3 %cubieTemp_V_load_17, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_18 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_18"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_19 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="782" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_249 = load i3* %cubieTemp_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_249"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_249, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_250 = load i3* %cubieTemp_V_addr_48, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_250"/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_250, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_251 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_251"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_228 = load i3* %cubieTemp_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_228"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_228, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 51), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_229 = load i3* %cubieTemp_V_addr_42, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_229"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_229, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_230 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_230"/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_207 = load i3* %cubieTemp_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_207"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_207, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_208 = load i3* %cubieTemp_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_208"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_208, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_209 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_209"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_186 = load i3* %cubieTemp_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_186"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_186, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 42), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_187 = load i3* %cubieTemp_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_187"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_187, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_188 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_188"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_165 = load i3* %cubieTemp_V_addr, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_165"/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_165, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_166 = load i3* %cubieTemp_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_166"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_166, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_167 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_167"/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_144 = load i3* %cubieTemp_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_144"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_144, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 33), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_145 = load i3* %cubieTemp_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_145"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_145, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_146 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_146"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_123 = load i3* %cubieTemp_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_123"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_123, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_124 = load i3* %cubieTemp_V_addr_44, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_124"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_124, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_125 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_125"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_102 = load i3* %cubieTemp_V_addr_23, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_102"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_102, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 24), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_103 = load i3* %cubieTemp_V_addr_46, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_103"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_103, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_104 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_104"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_81 = load i3* %cubieTemp_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_81"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_81, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_82 = load i3* %cubieTemp_V_addr_34, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_82"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_82, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_83 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_83"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_60 = load i3* %cubieTemp_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_60"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_60, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 15), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_61 = load i3* %cubieTemp_V_addr_40, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_61"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_61, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_62 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_62"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_39 = load i3* %cubieTemp_V_addr_14, align 16

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_39"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_39, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_40 = load i3* %cubieTemp_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_40"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_40, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_41 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_41"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="3" op_0_bw="6">
<![CDATA[
:36  %cubieTemp_V_load_18 = load i3* %cubieTemp_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_18"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:37  store i3 %cubieTemp_V_load_18, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="6">
<![CDATA[
:38  %cubieTemp_V_load_19 = load i3* %cubieTemp_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_19"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:39  store i3 %cubieTemp_V_load_19, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_20 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="842" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_251 = load i3* %cubieTemp_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_251"/></StgValue>
</operation>

<operation id="843" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_251, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="turn_V_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_230 = load i3* %cubieTemp_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_230"/></StgValue>
</operation>

<operation id="846" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_230, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 53), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="turn_V_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_209 = load i3* %cubieTemp_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_209"/></StgValue>
</operation>

<operation id="849" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_209, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="turn_V_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_188 = load i3* %cubieTemp_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_188"/></StgValue>
</operation>

<operation id="852" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_188, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 44), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="turn_V_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_167 = load i3* %cubieTemp_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_167"/></StgValue>
</operation>

<operation id="855" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_167, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="turn_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_146 = load i3* %cubieTemp_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_146"/></StgValue>
</operation>

<operation id="858" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_146, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 35), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="turn_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_125 = load i3* %cubieTemp_V_addr_21, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_125"/></StgValue>
</operation>

<operation id="861" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_125, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="turn_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_104 = load i3* %cubieTemp_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_104"/></StgValue>
</operation>

<operation id="864" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_104, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 26), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="turn_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_83 = load i3* %cubieTemp_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_83"/></StgValue>
</operation>

<operation id="867" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_83, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="turn_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_62 = load i3* %cubieTemp_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_62"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_62, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 17), align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="turn_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_41 = load i3* %cubieTemp_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_41"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_41, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="turn_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="6">
<![CDATA[
:40  %cubieTemp_V_load_20 = load i3* %cubieTemp_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="cubieTemp_V_load_20"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  store i3 %cubieTemp_V_load_20, i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 8), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="turn_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
