{
  "module_name": "og01a1b.c",
  "hash_id": "eb48fa36dcda3d7e2d404420788772067235463e02566599db8cc94849632e92",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/og01a1b.c",
  "human_readable_source": "\n\n\n#include <asm/unaligned.h>\n#include <linux/acpi.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OG01A1B_REG_VALUE_08BIT\t\t1\n#define OG01A1B_REG_VALUE_16BIT\t\t2\n#define OG01A1B_REG_VALUE_24BIT\t\t3\n\n#define OG01A1B_LINK_FREQ_500MHZ\t500000000ULL\n#define OG01A1B_SCLK\t\t\t120000000LL\n#define OG01A1B_MCLK\t\t\t19200000\n#define OG01A1B_DATA_LANES\t\t2\n#define OG01A1B_RGB_DEPTH\t\t10\n\n#define OG01A1B_REG_CHIP_ID\t\t0x300a\n#define OG01A1B_CHIP_ID\t\t\t0x470141\n\n#define OG01A1B_REG_MODE_SELECT\t\t0x0100\n#define OG01A1B_MODE_STANDBY\t\t0x00\n#define OG01A1B_MODE_STREAMING\t\t0x01\n\n \n#define OG01A1B_REG_VTS\t\t\t0x380e\n#define OG01A1B_VTS_120FPS\t\t0x0498\n#define OG01A1B_VTS_120FPS_MIN\t\t0x0498\n#define OG01A1B_VTS_MAX\t\t\t0x7fff\n\n \n#define OG01A1B_REG_HTS\t\t\t0x380c\n\n \n#define OG01A1B_REG_EXPOSURE\t\t0x3501\n#define\tOG01A1B_EXPOSURE_MIN\t\t1\n#define OG01A1B_EXPOSURE_MAX_MARGIN\t14\n#define\tOG01A1B_EXPOSURE_STEP\t\t1\n\n \n#define OG01A1B_REG_ANALOG_GAIN\t\t0x3508\n#define\tOG01A1B_ANAL_GAIN_MIN\t\t16\n#define\tOG01A1B_ANAL_GAIN_MAX\t\t248  \n#define\tOG01A1B_ANAL_GAIN_STEP\t\t1\n\n \n#define OG01A1B_REG_DIG_GAIN\t\t0x350a\n#define OG01A1B_DGTL_GAIN_MIN\t\t1024\n#define OG01A1B_DGTL_GAIN_MAX\t\t16384  \n#define OG01A1B_DGTL_GAIN_STEP\t\t1\n#define OG01A1B_DGTL_GAIN_DEFAULT\t1024\n\n \n#define OG01A1B_REG_GROUP_ACCESS\t0x3208\n#define OG01A1B_GROUP_HOLD_START\t0x0\n#define OG01A1B_GROUP_HOLD_END\t\t0x10\n#define OG01A1B_GROUP_HOLD_LAUNCH\t0xa0\n\n \n#define OG01A1B_REG_TEST_PATTERN\t0x5100\n#define OG01A1B_TEST_PATTERN_ENABLE\tBIT(7)\n#define OG01A1B_TEST_PATTERN_BAR_SHIFT\t2\n\n#define to_og01a1b(_sd)\t\t\tcontainer_of(_sd, struct og01a1b, sd)\n\nenum {\n\tOG01A1B_LINK_FREQ_1000MBPS,\n};\n\nstruct og01a1b_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct og01a1b_reg_list {\n\tu32 num_of_regs;\n\tconst struct og01a1b_reg *regs;\n};\n\nstruct og01a1b_link_freq_config {\n\tconst struct og01a1b_reg_list reg_list;\n};\n\nstruct og01a1b_mode {\n\t \n\tu32 width;\n\n\t \n\tu32 height;\n\n\t \n\tu32 hts;\n\n\t \n\tu32 vts_def;\n\n\t \n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\n\t \n\tconst struct og01a1b_reg_list reg_list;\n};\n\nstatic const struct og01a1b_reg mipi_data_rate_1000mbps[] = {\n\t{0x0103, 0x01},\n\t{0x0303, 0x02},\n\t{0x0304, 0x00},\n\t{0x0305, 0xd2},\n\t{0x0323, 0x02},\n\t{0x0324, 0x01},\n\t{0x0325, 0x77},\n};\n\nstatic const struct og01a1b_reg mode_1280x1024_regs[] = {\n\t{0x0300, 0x0a},\n\t{0x0301, 0x29},\n\t{0x0302, 0x31},\n\t{0x0303, 0x02},\n\t{0x0304, 0x00},\n\t{0x0305, 0xd2},\n\t{0x0306, 0x00},\n\t{0x0307, 0x01},\n\t{0x0308, 0x02},\n\t{0x0309, 0x00},\n\t{0x0310, 0x00},\n\t{0x0311, 0x00},\n\t{0x0312, 0x07},\n\t{0x0313, 0x00},\n\t{0x0314, 0x00},\n\t{0x0315, 0x00},\n\t{0x0320, 0x02},\n\t{0x0321, 0x01},\n\t{0x0322, 0x01},\n\t{0x0323, 0x02},\n\t{0x0324, 0x01},\n\t{0x0325, 0x77},\n\t{0x0326, 0xce},\n\t{0x0327, 0x04},\n\t{0x0329, 0x02},\n\t{0x032a, 0x04},\n\t{0x032b, 0x04},\n\t{0x032c, 0x02},\n\t{0x032d, 0x01},\n\t{0x032e, 0x00},\n\t{0x300d, 0x02},\n\t{0x300e, 0x04},\n\t{0x3021, 0x08},\n\t{0x301e, 0x03},\n\t{0x3103, 0x00},\n\t{0x3106, 0x08},\n\t{0x3107, 0x40},\n\t{0x3216, 0x01},\n\t{0x3217, 0x00},\n\t{0x3218, 0xc0},\n\t{0x3219, 0x55},\n\t{0x3500, 0x00},\n\t{0x3501, 0x04},\n\t{0x3502, 0x8a},\n\t{0x3506, 0x01},\n\t{0x3507, 0x72},\n\t{0x3508, 0x01},\n\t{0x3509, 0x00},\n\t{0x350a, 0x01},\n\t{0x350b, 0x00},\n\t{0x350c, 0x00},\n\t{0x3541, 0x00},\n\t{0x3542, 0x40},\n\t{0x3605, 0xe0},\n\t{0x3606, 0x41},\n\t{0x3614, 0x20},\n\t{0x3620, 0x0b},\n\t{0x3630, 0x07},\n\t{0x3636, 0xa0},\n\t{0x3637, 0xf9},\n\t{0x3638, 0x09},\n\t{0x3639, 0x38},\n\t{0x363f, 0x09},\n\t{0x3640, 0x17},\n\t{0x3662, 0x04},\n\t{0x3665, 0x80},\n\t{0x3670, 0x68},\n\t{0x3674, 0x00},\n\t{0x3677, 0x3f},\n\t{0x3679, 0x00},\n\t{0x369f, 0x19},\n\t{0x36a0, 0x03},\n\t{0x36a2, 0x19},\n\t{0x36a3, 0x03},\n\t{0x370d, 0x66},\n\t{0x370f, 0x00},\n\t{0x3710, 0x03},\n\t{0x3715, 0x03},\n\t{0x3716, 0x03},\n\t{0x3717, 0x06},\n\t{0x3733, 0x00},\n\t{0x3778, 0x00},\n\t{0x37a8, 0x0f},\n\t{0x37a9, 0x01},\n\t{0x37aa, 0x07},\n\t{0x37bd, 0x1c},\n\t{0x37c1, 0x2f},\n\t{0x37c3, 0x09},\n\t{0x37c8, 0x1d},\n\t{0x37ca, 0x30},\n\t{0x37df, 0x00},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x05},\n\t{0x3805, 0x0f},\n\t{0x3806, 0x04},\n\t{0x3807, 0x0f},\n\t{0x3808, 0x05},\n\t{0x3809, 0x00},\n\t{0x380a, 0x04},\n\t{0x380b, 0x00},\n\t{0x380c, 0x03},\n\t{0x380d, 0x50},\n\t{0x380e, 0x04},\n\t{0x380f, 0x98},\n\t{0x3810, 0x00},\n\t{0x3811, 0x08},\n\t{0x3812, 0x00},\n\t{0x3813, 0x08},\n\t{0x3814, 0x11},\n\t{0x3815, 0x11},\n\t{0x3820, 0x40},\n\t{0x3821, 0x04},\n\t{0x3826, 0x00},\n\t{0x3827, 0x00},\n\t{0x382a, 0x08},\n\t{0x382b, 0x52},\n\t{0x382d, 0xba},\n\t{0x383d, 0x14},\n\t{0x384a, 0xa2},\n\t{0x3866, 0x0e},\n\t{0x3867, 0x07},\n\t{0x3884, 0x00},\n\t{0x3885, 0x08},\n\t{0x3893, 0x68},\n\t{0x3894, 0x2a},\n\t{0x3898, 0x00},\n\t{0x3899, 0x31},\n\t{0x389a, 0x04},\n\t{0x389b, 0x00},\n\t{0x389c, 0x0b},\n\t{0x389d, 0xad},\n\t{0x389f, 0x08},\n\t{0x38a0, 0x00},\n\t{0x38a1, 0x00},\n\t{0x38a8, 0x70},\n\t{0x38ac, 0xea},\n\t{0x38b2, 0x00},\n\t{0x38b3, 0x08},\n\t{0x38bc, 0x20},\n\t{0x38c4, 0x0c},\n\t{0x38c5, 0x3a},\n\t{0x38c7, 0x3a},\n\t{0x38e1, 0xc0},\n\t{0x38ec, 0x3c},\n\t{0x38f0, 0x09},\n\t{0x38f1, 0x6f},\n\t{0x38fe, 0x3c},\n\t{0x391e, 0x00},\n\t{0x391f, 0x00},\n\t{0x3920, 0xa5},\n\t{0x3921, 0x00},\n\t{0x3922, 0x00},\n\t{0x3923, 0x00},\n\t{0x3924, 0x05},\n\t{0x3925, 0x00},\n\t{0x3926, 0x00},\n\t{0x3927, 0x00},\n\t{0x3928, 0x1a},\n\t{0x3929, 0x01},\n\t{0x392a, 0xb4},\n\t{0x392b, 0x00},\n\t{0x392c, 0x10},\n\t{0x392f, 0x40},\n\t{0x4000, 0xcf},\n\t{0x4003, 0x40},\n\t{0x4008, 0x00},\n\t{0x4009, 0x07},\n\t{0x400a, 0x02},\n\t{0x400b, 0x54},\n\t{0x400c, 0x00},\n\t{0x400d, 0x07},\n\t{0x4010, 0xc0},\n\t{0x4012, 0x02},\n\t{0x4014, 0x04},\n\t{0x4015, 0x04},\n\t{0x4017, 0x02},\n\t{0x4042, 0x01},\n\t{0x4306, 0x04},\n\t{0x4307, 0x12},\n\t{0x4509, 0x00},\n\t{0x450b, 0x83},\n\t{0x4604, 0x68},\n\t{0x4608, 0x0a},\n\t{0x4700, 0x06},\n\t{0x4800, 0x64},\n\t{0x481b, 0x3c},\n\t{0x4825, 0x32},\n\t{0x4833, 0x18},\n\t{0x4837, 0x0f},\n\t{0x4850, 0x40},\n\t{0x4860, 0x00},\n\t{0x4861, 0xec},\n\t{0x4864, 0x00},\n\t{0x4883, 0x00},\n\t{0x4888, 0x90},\n\t{0x4889, 0x05},\n\t{0x488b, 0x04},\n\t{0x4f00, 0x04},\n\t{0x4f10, 0x04},\n\t{0x4f21, 0x01},\n\t{0x4f22, 0x40},\n\t{0x4f23, 0x44},\n\t{0x4f24, 0x51},\n\t{0x4f25, 0x41},\n\t{0x5000, 0x1f},\n\t{0x500a, 0x00},\n\t{0x5100, 0x00},\n\t{0x5111, 0x20},\n\t{0x3020, 0x20},\n\t{0x3613, 0x03},\n\t{0x38c9, 0x02},\n\t{0x5304, 0x01},\n\t{0x3620, 0x08},\n\t{0x3639, 0x58},\n\t{0x363a, 0x10},\n\t{0x3674, 0x04},\n\t{0x3780, 0xff},\n\t{0x3781, 0xff},\n\t{0x3782, 0x00},\n\t{0x3783, 0x01},\n\t{0x3798, 0xa3},\n\t{0x37aa, 0x10},\n\t{0x38a8, 0xf0},\n\t{0x38c4, 0x09},\n\t{0x38c5, 0xb0},\n\t{0x38df, 0x80},\n\t{0x38ff, 0x05},\n\t{0x4010, 0xf1},\n\t{0x4011, 0x70},\n\t{0x3667, 0x80},\n\t{0x4d00, 0x4a},\n\t{0x4d01, 0x18},\n\t{0x4d02, 0xbb},\n\t{0x4d03, 0xde},\n\t{0x4d04, 0x93},\n\t{0x4d05, 0xff},\n\t{0x4d09, 0x0a},\n\t{0x37aa, 0x16},\n\t{0x3606, 0x42},\n\t{0x3605, 0x00},\n\t{0x36a2, 0x17},\n\t{0x300d, 0x0a},\n\t{0x4d00, 0x4d},\n\t{0x4d01, 0x95},\n\t{0x3d8C, 0x70},\n\t{0x3d8d, 0xE9},\n\t{0x5300, 0x00},\n\t{0x5301, 0x10},\n\t{0x5302, 0x00},\n\t{0x5303, 0xE3},\n\t{0x3d88, 0x00},\n\t{0x3d89, 0x10},\n\t{0x3d8a, 0x00},\n\t{0x3d8b, 0xE3},\n\t{0x4f22, 0x00},\n};\n\nstatic const char * const og01a1b_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Standard Color Bar\",\n\t\"Top-Bottom Darker Color Bar\",\n\t\"Right-Left Darker Color Bar\",\n\t\"Bottom-Top Darker Color Bar\"\n};\n\nstatic const s64 link_freq_menu_items[] = {\n\tOG01A1B_LINK_FREQ_500MHZ,\n};\n\nstatic const struct og01a1b_link_freq_config link_freq_configs[] = {\n\t[OG01A1B_LINK_FREQ_1000MBPS] = {\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_1000mbps),\n\t\t\t.regs = mipi_data_rate_1000mbps,\n\t\t}\n\t}\n};\n\nstatic const struct og01a1b_mode supported_modes[] = {\n\t{\n\t\t.width = 1280,\n\t\t.height = 1024,\n\t\t.hts = 848,\n\t\t.vts_def = OG01A1B_VTS_120FPS,\n\t\t.vts_min = OG01A1B_VTS_120FPS_MIN,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1280x1024_regs),\n\t\t\t.regs = mode_1280x1024_regs,\n\t\t},\n\t\t.link_freq_index = OG01A1B_LINK_FREQ_1000MBPS,\n\t},\n};\n\nstruct og01a1b {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct og01a1b_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n};\n\nstatic u64 to_pixel_rate(u32 f_index)\n{\n\tu64 pixel_rate = link_freq_menu_items[f_index] * 2 * OG01A1B_DATA_LANES;\n\n\tdo_div(pixel_rate, OG01A1B_RGB_DEPTH);\n\n\treturn pixel_rate;\n}\n\nstatic u64 to_pixels_per_line(u32 hts, u32 f_index)\n{\n\tu64 ppl = hts * to_pixel_rate(f_index);\n\n\tdo_div(ppl, OG01A1B_SCLK);\n\n\treturn ppl;\n}\n\nstatic int og01a1b_read_reg(struct og01a1b *og01a1b, u16 reg, u16 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2];\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = sizeof(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\nstatic int og01a1b_write_reg(struct og01a1b *og01a1b, u16 reg, u16 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\tu8 buf[6];\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << 8 * (4 - len), buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\nstatic int og01a1b_write_reg_list(struct og01a1b *og01a1b,\n\t\t\t\t  const struct og01a1b_reg_list *r_list)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < r_list->num_of_regs; i++) {\n\t\tret = og01a1b_write_reg(og01a1b, r_list->regs[i].address, 1,\n\t\t\t\t\tr_list->regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"failed to write reg 0x%4.4x. error = %d\",\n\t\t\t\t\t    r_list->regs[i].address, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int og01a1b_test_pattern(struct og01a1b *og01a1b, u32 pattern)\n{\n\tif (pattern)\n\t\tpattern = (pattern - 1) << OG01A1B_TEST_PATTERN_BAR_SHIFT |\n\t\t\t  OG01A1B_TEST_PATTERN_ENABLE;\n\n\treturn og01a1b_write_reg(og01a1b, OG01A1B_REG_TEST_PATTERN,\n\t\t\t\t OG01A1B_REG_VALUE_08BIT, pattern);\n}\n\nstatic int og01a1b_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct og01a1b *og01a1b = container_of(ctrl->handler,\n\t\t\t\t\t       struct og01a1b, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\ts64 exposure_max;\n\tint ret = 0;\n\n\t \n\tif (ctrl->id == V4L2_CID_VBLANK) {\n\t\t \n\t\texposure_max = og01a1b->cur_mode->height + ctrl->val -\n\t\t\t       OG01A1B_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(og01a1b->exposure,\n\t\t\t\t\t og01a1b->exposure->minimum,\n\t\t\t\t\t exposure_max, og01a1b->exposure->step,\n\t\t\t\t\t exposure_max);\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = og01a1b_write_reg(og01a1b, OG01A1B_REG_ANALOG_GAIN,\n\t\t\t\t\tOG01A1B_REG_VALUE_16BIT,\n\t\t\t\t\tctrl->val << 4);\n\t\tbreak;\n\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = og01a1b_write_reg(og01a1b, OG01A1B_REG_DIG_GAIN,\n\t\t\t\t\tOG01A1B_REG_VALUE_24BIT,\n\t\t\t\t\tctrl->val << 6);\n\t\tbreak;\n\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = og01a1b_write_reg(og01a1b, OG01A1B_REG_EXPOSURE,\n\t\t\t\t\tOG01A1B_REG_VALUE_16BIT, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_VBLANK:\n\t\tret = og01a1b_write_reg(og01a1b, OG01A1B_REG_VTS,\n\t\t\t\t\tOG01A1B_REG_VALUE_16BIT,\n\t\t\t\t\tog01a1b->cur_mode->height + ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = og01a1b_test_pattern(og01a1b, ctrl->val);\n\t\tbreak;\n\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops og01a1b_ctrl_ops = {\n\t.s_ctrl = og01a1b_set_ctrl,\n};\n\nstatic int og01a1b_init_controls(struct og01a1b *og01a1b)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\ts64 exposure_max, h_blank;\n\tint ret;\n\n\tctrl_hdlr = &og01a1b->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 8);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr->lock = &og01a1b->mutex;\n\tog01a1b->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t    &og01a1b_ctrl_ops,\n\t\t\t\t\t\t    V4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t    ARRAY_SIZE\n\t\t\t\t\t\t    (link_freq_menu_items) - 1,\n\t\t\t\t\t\t    0, link_freq_menu_items);\n\tif (og01a1b->link_freq)\n\t\tog01a1b->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tog01a1b->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &og01a1b_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_PIXEL_RATE, 0,\n\t\t\t\t\t\tto_pixel_rate\n\t\t\t\t\t\t(OG01A1B_LINK_FREQ_1000MBPS),\n\t\t\t\t\t\t1,\n\t\t\t\t\t\tto_pixel_rate\n\t\t\t\t\t\t(OG01A1B_LINK_FREQ_1000MBPS));\n\tog01a1b->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &og01a1b_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_VBLANK,\n\t\t\t\t\t    og01a1b->cur_mode->vts_min -\n\t\t\t\t\t    og01a1b->cur_mode->height,\n\t\t\t\t\t    OG01A1B_VTS_MAX -\n\t\t\t\t\t    og01a1b->cur_mode->height, 1,\n\t\t\t\t\t    og01a1b->cur_mode->vts_def -\n\t\t\t\t\t    og01a1b->cur_mode->height);\n\th_blank = to_pixels_per_line(og01a1b->cur_mode->hts,\n\t\t\t\t     og01a1b->cur_mode->link_freq_index) -\n\t\t\t\t     og01a1b->cur_mode->width;\n\tog01a1b->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &og01a1b_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_HBLANK, h_blank, h_blank,\n\t\t\t\t\t    1, h_blank);\n\tif (og01a1b->hblank)\n\t\tog01a1b->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &og01a1b_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OG01A1B_ANAL_GAIN_MIN, OG01A1B_ANAL_GAIN_MAX,\n\t\t\t  OG01A1B_ANAL_GAIN_STEP, OG01A1B_ANAL_GAIN_MIN);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &og01a1b_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OG01A1B_DGTL_GAIN_MIN, OG01A1B_DGTL_GAIN_MAX,\n\t\t\t  OG01A1B_DGTL_GAIN_STEP, OG01A1B_DGTL_GAIN_DEFAULT);\n\texposure_max = (og01a1b->cur_mode->vts_def -\n\t\t\tOG01A1B_EXPOSURE_MAX_MARGIN);\n\tog01a1b->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &og01a1b_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_EXPOSURE,\n\t\t\t\t\t      OG01A1B_EXPOSURE_MIN,\n\t\t\t\t\t      exposure_max,\n\t\t\t\t\t      OG01A1B_EXPOSURE_STEP,\n\t\t\t\t\t      exposure_max);\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &og01a1b_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(og01a1b_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, og01a1b_test_pattern_menu);\n\n\tif (ctrl_hdlr->error)\n\t\treturn ctrl_hdlr->error;\n\n\tog01a1b->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\nstatic void og01a1b_update_pad_format(const struct og01a1b_mode *mode,\n\t\t\t\t      struct v4l2_mbus_framefmt *fmt)\n{\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->field = V4L2_FIELD_NONE;\n}\n\nstatic int og01a1b_start_streaming(struct og01a1b *og01a1b)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\tconst struct og01a1b_reg_list *reg_list;\n\tint link_freq_index, ret;\n\n\tlink_freq_index = og01a1b->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\n\tret = og01a1b_write_reg_list(og01a1b, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set plls\");\n\t\treturn ret;\n\t}\n\n\treg_list = &og01a1b->cur_mode->reg_list;\n\tret = og01a1b_write_reg_list(og01a1b, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\");\n\t\treturn ret;\n\t}\n\n\tret = __v4l2_ctrl_handler_setup(og01a1b->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\tret = og01a1b_write_reg(og01a1b, OG01A1B_REG_MODE_SELECT,\n\t\t\t\tOG01A1B_REG_VALUE_08BIT,\n\t\t\t\tOG01A1B_MODE_STREAMING);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set stream\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic void og01a1b_stop_streaming(struct og01a1b *og01a1b)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\n\tif (og01a1b_write_reg(og01a1b, OG01A1B_REG_MODE_SELECT,\n\t\t\t      OG01A1B_REG_VALUE_08BIT, OG01A1B_MODE_STANDBY))\n\t\tdev_err(&client->dev, \"failed to set stream\");\n}\n\nstatic int og01a1b_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tif (og01a1b->streaming == enable)\n\t\treturn 0;\n\n\tmutex_lock(&og01a1b->mutex);\n\tif (enable) {\n\t\tret = pm_runtime_get_sync(&client->dev);\n\t\tif (ret < 0) {\n\t\t\tpm_runtime_put_noidle(&client->dev);\n\t\t\tmutex_unlock(&og01a1b->mutex);\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = og01a1b_start_streaming(og01a1b);\n\t\tif (ret) {\n\t\t\tenable = 0;\n\t\t\tog01a1b_stop_streaming(og01a1b);\n\t\t\tpm_runtime_put(&client->dev);\n\t\t}\n\t} else {\n\t\tog01a1b_stop_streaming(og01a1b);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tog01a1b->streaming = enable;\n\tmutex_unlock(&og01a1b->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused og01a1b_suspend(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\n\tmutex_lock(&og01a1b->mutex);\n\tif (og01a1b->streaming)\n\t\tog01a1b_stop_streaming(og01a1b);\n\n\tmutex_unlock(&og01a1b->mutex);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused og01a1b_resume(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\tint ret;\n\n\tmutex_lock(&og01a1b->mutex);\n\tif (og01a1b->streaming) {\n\t\tret = og01a1b_start_streaming(og01a1b);\n\t\tif (ret) {\n\t\t\tog01a1b->streaming = false;\n\t\t\tog01a1b_stop_streaming(og01a1b);\n\t\t\tmutex_unlock(&og01a1b->mutex);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tmutex_unlock(&og01a1b->mutex);\n\n\treturn 0;\n}\n\nstatic int og01a1b_set_format(struct v4l2_subdev *sd,\n\t\t\t      struct v4l2_subdev_state *sd_state,\n\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\tconst struct og01a1b_mode *mode;\n\ts32 vblank_def, h_blank;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes), width,\n\t\t\t\t      height, fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\n\tmutex_lock(&og01a1b->mutex);\n\tog01a1b_update_pad_format(mode, &fmt->format);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\t*v4l2_subdev_get_try_format(sd, sd_state,\n\t\t\t\t\t    fmt->pad) = fmt->format;\n\t} else {\n\t\tog01a1b->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(og01a1b->link_freq, mode->link_freq_index);\n\t\t__v4l2_ctrl_s_ctrl_int64(og01a1b->pixel_rate,\n\t\t\t\t\t to_pixel_rate(mode->link_freq_index));\n\n\t\t \n\t\tvblank_def = mode->vts_def - mode->height;\n\t\t__v4l2_ctrl_modify_range(og01a1b->vblank,\n\t\t\t\t\t mode->vts_min - mode->height,\n\t\t\t\t\t OG01A1B_VTS_MAX - mode->height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(og01a1b->vblank, vblank_def);\n\t\th_blank = to_pixels_per_line(mode->hts, mode->link_freq_index) -\n\t\t\t  mode->width;\n\t\t__v4l2_ctrl_modify_range(og01a1b->hblank, h_blank, h_blank, 1,\n\t\t\t\t\t h_blank);\n\t}\n\n\tmutex_unlock(&og01a1b->mutex);\n\n\treturn 0;\n}\n\nstatic int og01a1b_get_format(struct v4l2_subdev *sd,\n\t\t\t      struct v4l2_subdev_state *sd_state,\n\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\n\tmutex_lock(&og01a1b->mutex);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY)\n\t\tfmt->format = *v4l2_subdev_get_try_format(&og01a1b->sd,\n\t\t\t\t\t\t\t  sd_state,\n\t\t\t\t\t\t\t  fmt->pad);\n\telse\n\t\tog01a1b_update_pad_format(og01a1b->cur_mode, &fmt->format);\n\n\tmutex_unlock(&og01a1b->mutex);\n\n\treturn 0;\n}\n\nstatic int og01a1b_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int og01a1b_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic int og01a1b_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\n\tmutex_lock(&og01a1b->mutex);\n\tog01a1b_update_pad_format(&supported_modes[0],\n\t\t\t\t  v4l2_subdev_get_try_format(sd, fh->state, 0));\n\tmutex_unlock(&og01a1b->mutex);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops og01a1b_video_ops = {\n\t.s_stream = og01a1b_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops og01a1b_pad_ops = {\n\t.set_fmt = og01a1b_set_format,\n\t.get_fmt = og01a1b_get_format,\n\t.enum_mbus_code = og01a1b_enum_mbus_code,\n\t.enum_frame_size = og01a1b_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops og01a1b_subdev_ops = {\n\t.video = &og01a1b_video_ops,\n\t.pad = &og01a1b_pad_ops,\n};\n\nstatic const struct media_entity_operations og01a1b_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops og01a1b_internal_ops = {\n\t.open = og01a1b_open,\n};\n\nstatic int og01a1b_identify_module(struct og01a1b *og01a1b)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&og01a1b->sd);\n\tint ret;\n\tu32 val;\n\n\tret = og01a1b_read_reg(og01a1b, OG01A1B_REG_CHIP_ID,\n\t\t\t       OG01A1B_REG_VALUE_24BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OG01A1B_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tOG01A1B_CHIP_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\treturn 0;\n}\n\nstatic int og01a1b_check_hwcfg(struct device *dev)\n{\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tu32 mclk;\n\tint ret;\n\tunsigned int i, j;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\tret = fwnode_property_read_u32(fwnode, \"clock-frequency\", &mclk);\n\n\tif (ret) {\n\t\tdev_err(dev, \"can't get clock frequency\");\n\t\treturn ret;\n\t}\n\n\tif (mclk != OG01A1B_MCLK) {\n\t\tdev_err(dev, \"external clock %d is not supported\", mclk);\n\t\treturn -EINVAL;\n\t}\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != OG01A1B_DATA_LANES) {\n\t\tdev_err(dev, \"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (link_freq_menu_items[i] ==\n\t\t\t\tbus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tdev_err(dev, \"no link frequency %lld supported\",\n\t\t\t\tlink_freq_menu_items[i]);\n\t\t\tret = -EINVAL;\n\t\t\tgoto check_hwcfg_error;\n\t\t}\n\t}\n\ncheck_hwcfg_error:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic void og01a1b_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct og01a1b *og01a1b = to_og01a1b(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\tpm_runtime_disable(&client->dev);\n\tmutex_destroy(&og01a1b->mutex);\n}\n\nstatic int og01a1b_probe(struct i2c_client *client)\n{\n\tstruct og01a1b *og01a1b;\n\tint ret;\n\n\tret = og01a1b_check_hwcfg(&client->dev);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to check HW configuration: %d\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tog01a1b = devm_kzalloc(&client->dev, sizeof(*og01a1b), GFP_KERNEL);\n\tif (!og01a1b)\n\t\treturn -ENOMEM;\n\n\tv4l2_i2c_subdev_init(&og01a1b->sd, client, &og01a1b_subdev_ops);\n\tret = og01a1b_identify_module(og01a1b);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to find sensor: %d\", ret);\n\t\treturn ret;\n\t}\n\n\tmutex_init(&og01a1b->mutex);\n\tog01a1b->cur_mode = &supported_modes[0];\n\tret = og01a1b_init_controls(og01a1b);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init controls: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tog01a1b->sd.internal_ops = &og01a1b_internal_ops;\n\tog01a1b->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tog01a1b->sd.entity.ops = &og01a1b_subdev_entity_ops;\n\tog01a1b->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tog01a1b->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&og01a1b->sd.entity, 1, &og01a1b->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&og01a1b->sd);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to register V4L2 subdev: %d\",\n\t\t\tret);\n\t\tgoto probe_error_media_entity_cleanup;\n\t}\n\n\t \n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nprobe_error_media_entity_cleanup:\n\tmedia_entity_cleanup(&og01a1b->sd.entity);\n\nprobe_error_v4l2_ctrl_handler_free:\n\tv4l2_ctrl_handler_free(og01a1b->sd.ctrl_handler);\n\tmutex_destroy(&og01a1b->mutex);\n\n\treturn ret;\n}\n\nstatic const struct dev_pm_ops og01a1b_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(og01a1b_suspend, og01a1b_resume)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id og01a1b_acpi_ids[] = {\n\t{\"OVTI01AC\"},\n\t{}\n};\n\nMODULE_DEVICE_TABLE(acpi, og01a1b_acpi_ids);\n#endif\n\nstatic struct i2c_driver og01a1b_i2c_driver = {\n\t.driver = {\n\t\t.name = \"og01a1b\",\n\t\t.pm = &og01a1b_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(og01a1b_acpi_ids),\n\t},\n\t.probe = og01a1b_probe,\n\t.remove = og01a1b_remove,\n};\n\nmodule_i2c_driver(og01a1b_i2c_driver);\n\nMODULE_AUTHOR(\"Shawn Tu\");\nMODULE_DESCRIPTION(\"OmniVision OG01A1B sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}