#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Feb 23 21:41:41 2020
# Process ID: 8600
# Current directory: C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1
# Command line: vivado.exe -log SDC_CLL_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source SDC_CLL_wrapper.tcl -notrace
# Log file: C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1/SDC_CLL_wrapper.vdi
# Journal file: C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source SDC_CLL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_board.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_board.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1081.301 ; gain = 514.453
Finished Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[2]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[1]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[0]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_02'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_1'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_2'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_3'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1082.152 ; gain = 849.965
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1082.152 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1af0a5f97

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183eb85b2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1082.152 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 447 cells.
Phase 2 Constant Propagation | Checksum: 13d00bc19

Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1082.152 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 15644 unconnected nets.
INFO: [Opt 31-11] Eliminated 2580 unconnected cells.
Phase 3 Sweep | Checksum: 121da487d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1082.152 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1082.152 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 121da487d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1082.152 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 121da487d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1082.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:05 . Memory (MB): peak = 1082.152 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1082.152 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1082.152 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1/SDC_CLL_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1082.152 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1082.152 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1082.152 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: b783f855

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1082.152 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: b783f855

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1082.152 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: b783f855

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1082.152 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: de548006

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1082.152 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184e27ea5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1082.152 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 20434ecc5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1109.184 ; gain = 27.031
Phase 1.2.1 Place Init Design | Checksum: 1d51a72ed

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1166.211 ; gain = 84.059
Phase 1.2 Build Placer Netlist Model | Checksum: 1d51a72ed

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d51a72ed

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1166.211 ; gain = 84.059
Phase 1 Placer Initialization | Checksum: 1d51a72ed

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 26367ac4a

Time (s): cpu = 00:03:48 ; elapsed = 00:03:02 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26367ac4a

Time (s): cpu = 00:03:50 ; elapsed = 00:03:03 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c9e42b91

Time (s): cpu = 00:04:31 ; elapsed = 00:03:38 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2193ab2e6

Time (s): cpu = 00:04:33 ; elapsed = 00:03:39 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2193ab2e6

Time (s): cpu = 00:04:33 ; elapsed = 00:03:39 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 27b692d4c

Time (s): cpu = 00:04:40 ; elapsed = 00:03:44 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e7052e93

Time (s): cpu = 00:04:54 ; elapsed = 00:03:59 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: fa7d57e7

Time (s): cpu = 00:05:15 ; elapsed = 00:04:22 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c8f99327

Time (s): cpu = 00:05:20 ; elapsed = 00:04:27 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c8f99327

Time (s): cpu = 00:05:21 ; elapsed = 00:04:28 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18bbbb0a5

Time (s): cpu = 00:06:08 ; elapsed = 00:05:13 . Memory (MB): peak = 1166.211 ; gain = 84.059
Phase 3 Detail Placement | Checksum: 18bbbb0a5

Time (s): cpu = 00:06:09 ; elapsed = 00:05:14 . Memory (MB): peak = 1166.211 ; gain = 84.059

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1327f64a3

Time (s): cpu = 00:07:04 ; elapsed = 00:05:52 . Memory (MB): peak = 1193.965 ; gain = 111.813

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.645. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1c12ec7fb

Time (s): cpu = 00:08:59 ; elapsed = 00:07:30 . Memory (MB): peak = 1193.965 ; gain = 111.813
Phase 4.1 Post Commit Optimization | Checksum: 1c12ec7fb

Time (s): cpu = 00:09:00 ; elapsed = 00:07:30 . Memory (MB): peak = 1193.965 ; gain = 111.813

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1c12ec7fb

Time (s): cpu = 00:09:00 ; elapsed = 00:07:31 . Memory (MB): peak = 1193.965 ; gain = 111.813

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1c12ec7fb

Time (s): cpu = 00:09:01 ; elapsed = 00:07:31 . Memory (MB): peak = 1193.965 ; gain = 111.813

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1c12ec7fb

Time (s): cpu = 00:09:01 ; elapsed = 00:07:32 . Memory (MB): peak = 1193.965 ; gain = 111.813

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 15079c705

Time (s): cpu = 00:09:02 ; elapsed = 00:07:33 . Memory (MB): peak = 1193.965 ; gain = 111.813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15079c705

Time (s): cpu = 00:09:02 ; elapsed = 00:07:33 . Memory (MB): peak = 1193.965 ; gain = 111.813
Ending Placer Task | Checksum: 7ebfa80f

Time (s): cpu = 00:09:02 ; elapsed = 00:07:33 . Memory (MB): peak = 1193.965 ; gain = 111.813
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:13 ; elapsed = 00:07:41 . Memory (MB): peak = 1193.965 ; gain = 111.813
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.965 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 1193.965 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1193.965 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.802 . Memory (MB): peak = 1193.965 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1193.965 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4753c87a ConstDB: 0 ShapeSum: 376bdf95 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d060c3e5

Time (s): cpu = 00:01:45 ; elapsed = 00:01:35 . Memory (MB): peak = 1263.324 ; gain = 69.359

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d060c3e5

Time (s): cpu = 00:01:47 ; elapsed = 00:01:38 . Memory (MB): peak = 1263.496 ; gain = 69.531

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d060c3e5

Time (s): cpu = 00:01:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1263.496 ; gain = 69.531

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d060c3e5

Time (s): cpu = 00:01:48 ; elapsed = 00:01:39 . Memory (MB): peak = 1263.496 ; gain = 69.531
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 118e936ca

Time (s): cpu = 00:02:44 ; elapsed = 00:02:16 . Memory (MB): peak = 1301.039 ; gain = 107.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.070| TNS=-185.670| WHS=-0.488 | THS=-1028.312|

Phase 2 Router Initialization | Checksum: 19e04f443

Time (s): cpu = 00:03:14 ; elapsed = 00:02:34 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 118d4ee21

Time (s): cpu = 00:03:28 ; elapsed = 00:02:43 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2956
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18f5cfff8

Time (s): cpu = 00:04:31 ; elapsed = 00:03:19 . Memory (MB): peak = 1319.598 ; gain = 125.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.037| TNS=-393.682| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 197a04e82

Time (s): cpu = 00:04:34 ; elapsed = 00:03:21 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1c7ef9df8

Time (s): cpu = 00:04:39 ; elapsed = 00:03:27 . Memory (MB): peak = 1319.598 ; gain = 125.633
Phase 4.1.2 GlobIterForTiming | Checksum: a7b111ad

Time (s): cpu = 00:04:41 ; elapsed = 00:03:28 . Memory (MB): peak = 1319.598 ; gain = 125.633
Phase 4.1 Global Iteration 0 | Checksum: a7b111ad

Time (s): cpu = 00:04:41 ; elapsed = 00:03:29 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: b547b7e2

Time (s): cpu = 00:05:08 ; elapsed = 00:03:49 . Memory (MB): peak = 1319.598 ; gain = 125.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.946| TNS=-390.516| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1f0c404ef

Time (s): cpu = 00:05:11 ; elapsed = 00:03:51 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1ce55810f

Time (s): cpu = 00:05:17 ; elapsed = 00:03:57 . Memory (MB): peak = 1319.598 ; gain = 125.633
Phase 4.2.2 GlobIterForTiming | Checksum: 221f08af5

Time (s): cpu = 00:05:18 ; elapsed = 00:03:58 . Memory (MB): peak = 1319.598 ; gain = 125.633
Phase 4.2 Global Iteration 1 | Checksum: 221f08af5

Time (s): cpu = 00:05:18 ; elapsed = 00:03:58 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 20bc4b41a

Time (s): cpu = 00:05:36 ; elapsed = 00:04:12 . Memory (MB): peak = 1319.598 ; gain = 125.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.872| TNS=-389.583| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16b045dab

Time (s): cpu = 00:05:37 ; elapsed = 00:04:12 . Memory (MB): peak = 1319.598 ; gain = 125.633
Phase 4 Rip-up And Reroute | Checksum: 16b045dab

Time (s): cpu = 00:05:37 ; elapsed = 00:04:13 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12e4e1adf

Time (s): cpu = 00:05:46 ; elapsed = 00:04:18 . Memory (MB): peak = 1319.598 ; gain = 125.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.872| TNS=-389.583| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1df166fdf

Time (s): cpu = 00:05:50 ; elapsed = 00:04:21 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df166fdf

Time (s): cpu = 00:05:50 ; elapsed = 00:04:21 . Memory (MB): peak = 1319.598 ; gain = 125.633
Phase 5 Delay and Skew Optimization | Checksum: 1df166fdf

Time (s): cpu = 00:05:50 ; elapsed = 00:04:21 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cbd60a6f

Time (s): cpu = 00:06:04 ; elapsed = 00:04:29 . Memory (MB): peak = 1319.598 ; gain = 125.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.582| TNS=-306.159| WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 154db9751

Time (s): cpu = 00:06:04 ; elapsed = 00:04:29 . Memory (MB): peak = 1319.598 ; gain = 125.633
WARNING: [Route 35-468] The router encountered 4 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	SDC_CLL_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
	SDC_CLL_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
	SDC_CLL_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
	SDC_CLL_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D

Phase 6 Post Hold Fix | Checksum: 154db9751

Time (s): cpu = 00:06:04 ; elapsed = 00:04:29 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.77326 %
  Global Horizontal Routing Utilization  = 10.1472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 7 Route finalize | Checksum: 21f282b35

Time (s): cpu = 00:06:05 ; elapsed = 00:04:30 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21f282b35

Time (s): cpu = 00:06:05 ; elapsed = 00:04:30 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 222568fc0

Time (s): cpu = 00:06:11 ; elapsed = 00:04:37 . Memory (MB): peak = 1319.598 ; gain = 125.633

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-15.582| TNS=-306.159| WHS=0.005  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 222568fc0

Time (s): cpu = 00:06:12 ; elapsed = 00:04:37 . Memory (MB): peak = 1319.598 ; gain = 125.633
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:12 ; elapsed = 00:04:38 . Memory (MB): peak = 1319.598 ; gain = 125.633

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:23 ; elapsed = 00:04:46 . Memory (MB): peak = 1319.598 ; gain = 125.633
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 1319.598 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 1319.598 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
