|ram
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN16
clk => clk.IN16
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => addr[0].IN16
addr[1] => addr[1].IN16
addr[2] => addr[2].IN16
addr[3] => addr[3].IN16
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
EN => EN.IN1


|ram|decoder_4to16:decoder
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder1
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder2
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder3
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder4
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder5
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder6
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder7
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder8
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder9
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder10
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder11
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder12
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder13
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder14
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder15
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|decoder_4to16:decoder16
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a1 => dOut.IN0
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a2 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a3 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
a4 => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
e => dOut.IN1
dOut[0] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[8] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[9] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[10] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[11] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[12] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[13] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[14] <= dOut.DB_MAX_OUTPUT_PORT_TYPE
dOut[15] <= dOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h1|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h1|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h2|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h2|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h3|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h3|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h4|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h4|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h5|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h5|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h6|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h6|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h7|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h7|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h8|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h8|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h9|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h9|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h10|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h10|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h11|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h11|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h12|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h12|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h13|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h13|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h14|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h14|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h15|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h15|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16
dOut[0] => dOut[0].IN8
dOut[1] => dOut[1].IN8
dOut[2] => dOut[2].IN8
dOut[3] => dOut[3].IN8
dOut[4] => dOut[4].IN8
dOut[5] => dOut[5].IN8
dOut[6] => dOut[6].IN8
dOut[7] => dOut[7].IN8
dOut[8] => dOut[8].IN8
dOut[9] => dOut[9].IN8
dOut[10] => dOut[10].IN8
dOut[11] => dOut[11].IN8
dOut[12] => dOut[12].IN8
dOut[13] => dOut[13].IN8
dOut[14] => dOut[14].IN8
dOut[15] => dOut[15].IN8
data[0] => data[0].IN16
data[1] => data[1].IN16
data[2] => data[2].IN16
data[3] => data[3].IN16
data[4] => data[4].IN16
data[5] => data[5].IN16
data[6] => data[6].IN16
data[7] => data[7].IN16
rw => rw.IN128
clk => clk.IN128
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_1
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_1|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_2
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_2|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_3
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_3|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_4
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_4|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_5
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_5|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_6
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_6|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_7
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_7|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_0111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_0111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1000_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1000_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1001_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1001_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1010_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1010_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1011_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1011_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1100_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1100_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1101_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1101_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1110_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1110_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


|ram|RamPart:h16|binarycell:cell_1111_8
sel => w1.IN0
sel => dataOut.IN0
dataIn => w2.DATAB
rw => dataOut.IN1
rw => w1.IN1
clk => clk.IN1
dataOut <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


|ram|RamPart:h16|binarycell:cell_1111_8|dflipflop:binflop
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q~reg0.CLK


