Analysis & Synthesis report for top_hdr
Mon May 27 18:13:47 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated
 17. Source assignments for hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated
 18. Parameter Settings for User Entity Instance: hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "hdr_datapath:G1|camera_interface:G3"
 22. Port Connectivity Checks: "hdr_datapath:G1|ram_image:G0"
 23. Port Connectivity Checks: "hdr_datapath:G1|ram_lut_doubleport:G1"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 27 18:13:47 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_hdr                                          ;
; Top-level Entity Name              ; top_hdr                                          ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 314                                              ;
;     Total combinational functions  ; 283                                              ;
;     Dedicated logic registers      ; 129                                              ;
; Total registers                    ; 129                                              ;
; Total pins                         ; 114                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 540,672                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_hdr            ; top_hdr            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; I2C_Controller.vhd               ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_Controller.vhd     ;         ;
; I2C_CMOS_Config.vhd              ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/I2C_CMOS_Config.vhd    ;         ;
; all_luts.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/all_luts.mif           ;         ;
; vga_interface.vhd                ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/vga_interface.vhd      ;         ;
; top_hdr.vhd                      ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/top_hdr.vhd            ;         ;
; ram_lut_doubleport.vhd           ; yes             ; User Wizard-Generated File       ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd ;         ;
; ram_image.vhd                    ; yes             ; User Wizard-Generated File       ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd          ;         ;
; hdr_datapath.vhd                 ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_datapath.vhd       ;         ;
; hdr_control_unit.vhd             ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/hdr_control_unit.vhd   ;         ;
; camera_interface.vhd             ; yes             ; User VHDL File                   ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/camera_interface.vhd   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_40g2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_40g2.tdf ;         ;
; db/altsyncram_a5n3.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/altsyncram_a5n3.tdf ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/decode_rsa.tdf      ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/db/mux_bnb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 314      ;
;                                             ;          ;
; Total combinational functions               ; 283      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 126      ;
;     -- 3 input functions                    ; 51       ;
;     -- <=2 input functions                  ; 106      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 200      ;
;     -- arithmetic mode                      ; 83       ;
;                                             ;          ;
; Total registers                             ; 129      ;
;     -- Dedicated logic registers            ; 129      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 114      ;
; Total memory bits                           ; 540672   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; clock_25 ;
; Maximum fan-out                             ; 143      ;
; Total fan-out                               ; 3525     ;
; Average fan-out                             ; 4.82     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_hdr                                         ; 283 (3)           ; 129 (1)      ; 540672      ; 0            ; 0       ; 0         ; 114  ; 0            ; |top_hdr                                                                                                                ; work         ;
;    |hdr_control_unit:G0|                         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_control_unit:G0                                                                                            ; work         ;
;    |hdr_datapath:G1|                             ; 280 (20)          ; 123 (0)      ; 540672      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1                                                                                                ; work         ;
;       |camera_interface:G3|                      ; 135 (33)          ; 95 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|camera_interface:G3                                                                            ; work         ;
;          |I2C_CMOS_Config:G0|                    ; 102 (46)          ; 55 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0                                                         ; work         ;
;             |I2C_Controller:I2C_Controller_inst| ; 56 (56)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst                      ; work         ;
;       |ram_image:G0|                             ; 40 (0)            ; 6 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_image:G0                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|       ; 40 (0)            ; 6 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_a5n3:auto_generated|     ; 40 (0)            ; 6 (6)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated                    ; work         ;
;                |decode_rsa:decode2|              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|decode_rsa:decode2 ; work         ;
;                |mux_bnb:mux5|                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|mux_bnb:mux5       ; work         ;
;       |ram_lut_doubleport:G1|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_lut_doubleport:G1                                                                          ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component                                          ; work         ;
;             |altsyncram_40g2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated           ; work         ;
;       |vga_interface:G2|                         ; 85 (85)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_hdr|hdr_datapath:G1|vga_interface:G2                                                                               ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+
; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None         ;
; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; all_luts.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                ; IP Include File                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |top_hdr|hdr_datapath:G1|ram_image:G0          ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_image.vhd          ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |top_hdr|hdr_datapath:G1|ram_lut_doubleport:G1 ; C:/Users/eleves/Desktop/newfpgahdr/demo_fpga_hdr/fpga_hdr/Code_Final/top_hdr/ram_lut_doubleport.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST               ;
+--------------------------+--------------------------+-------------------------+-------------------------+
; Name                     ; mSetup_ST.st20_next_data ; mSetup_ST.st10_wait_ack ; mSetup_ST.st0_send_data ;
+--------------------------+--------------------------+-------------------------+-------------------------+
; mSetup_ST.st0_send_data  ; 0                        ; 0                       ; 0                       ;
; mSetup_ST.st10_wait_ack  ; 0                        ; 1                       ; 1                       ;
; mSetup_ST.st20_next_data ; 1                        ; 0                       ; 1                       ;
+--------------------------+--------------------------+-------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                                           ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; hdr_control_unit:G0|lut_offset_inverse[1..8]                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; hdr_control_unit:G0|lut_offset_normal[1..7]                                                             ; Stuck at GND due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[16]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[17]                                    ; Stuck at VCC due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[18]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[19..21]                                ; Stuck at VCC due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[22]                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[23]                                    ; Stuck at VCC due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[14,15]                                 ; Merged with hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                             ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[19..21,23] ; Merged with hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[17] ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[18,22]     ; Merged with hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[16] ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[14,15]     ; Merged with hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12] ;
; hdr_control_unit:G0|lut_offset_normal[0]                                                                ; Merged with hdr_control_unit:G0|lut_offset_inverse[0]                                                        ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[16]        ; Stuck at GND due to stuck port data_in                                                                       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[17]        ; Stuck at VCC due to stuck port data_in                                                                       ;
; hdr_control_unit:G0|lut_offset_normal[8]                                                                ; Merged with hdr_control_unit:G0|lut_offset_inverse[0]                                                        ;
; hdr_datapath:G1|camera_interface:G3|cnt[16]                                                             ; Lost fanout                                                                                                  ;
; Total Number of Removed Registers = 38                                                                  ;                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                         ;
+----------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                           ;
+----------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[16] ; Stuck at GND              ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[16] ;
;                                                                      ; due to stuck port data_in ;                                                                                                  ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[17] ; Stuck at VCC              ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[17] ;
;                                                                      ; due to stuck port data_in ;                                                                                                  ;
+----------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 79    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK ; 3       ;
; hdr_control_unit:G0|lut_offset_inverse[0]                                                      ; 3       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1 ; 3       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2 ; 3       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3 ; 3       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN  ; 3       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO  ; 3       ;
; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR  ; 2       ;
; Total number of inverted registers = 8                                                         ;         ;
+------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_hdr|hdr_control_unit:G0|lut_offset_inverse[9]                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_hdr|hdr_datapath:G1|vga_interface:G2|vga_blue[0]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_hdr|hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                        ;
+------------------------------------+-----------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                     ;
; WIDTH_A                            ; 8               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11              ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048            ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0          ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                     ;
; WIDTH_B                            ; 8               ; Signed Integer                                              ;
; WIDTHAD_B                          ; 11              ; Signed Integer                                              ;
; NUMWORDS_B                         ; 2048            ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                     ;
; BYTE_SIZE                          ; 8               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                     ;
; INIT_FILE                          ; all_luts.mif    ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40g2 ; Untyped                                                     ;
+------------------------------------+-----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+----------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                               ;
+------------------------------------+-----------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                            ;
; WIDTH_A                            ; 8               ; Signed Integer                                     ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                     ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0          ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                            ;
; WIDTH_B                            ; 8               ; Signed Integer                                     ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                     ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                            ;
; OUTDATA_REG_B                      ; CLOCK0          ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                            ;
; BYTE_SIZE                          ; 8               ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                            ;
; INIT_FILE                          ; UNUSED          ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0               ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3               ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_a5n3 ; Untyped                                            ;
+------------------------------------+-----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 65536                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdr_datapath:G1|camera_interface:G3"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; good_pixel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; config_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdr_datapath:G1|ram_image:G0"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "hdr_datapath:G1|ram_lut_doubleport:G1" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                          ;
; data_b ; Input ; Info     ; Stuck at GND                          ;
; wren_a ; Input ; Info     ; Stuck at GND                          ;
; wren_b ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 27 18:13:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_hdr -c top_hdr
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file i2c_controller.vhd
    Info (12022): Found design unit 1: I2C_Controller-I2C_Controller_arch
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 2 design units, including 1 entities, in source file i2c_cmos_config.vhd
    Info (12022): Found design unit 1: I2C_CMOS_Config-I2C_CMOS_Config_arch
    Info (12023): Found entity 1: I2C_CMOS_Config
Info (12021): Found 2 design units, including 1 entities, in source file vga_interface.vhd
    Info (12022): Found design unit 1: vga_interface-rtl
    Info (12023): Found entity 1: vga_interface
Info (12021): Found 2 design units, including 1 entities, in source file top_hdr.vhd
    Info (12022): Found design unit 1: top_hdr-rtl
    Info (12023): Found entity 1: top_hdr
Info (12021): Found 2 design units, including 1 entities, in source file ram_lut_doubleport.vhd
    Info (12022): Found design unit 1: ram_lut_doubleport-SYN
    Info (12023): Found entity 1: ram_lut_doubleport
Info (12021): Found 2 design units, including 1 entities, in source file ram_lut.vhd
    Info (12022): Found design unit 1: ram_lut-SYN
    Info (12023): Found entity 1: ram_lut
Info (12021): Found 2 design units, including 1 entities, in source file ram_image.vhd
    Info (12022): Found design unit 1: ram_image-SYN
    Info (12023): Found entity 1: ram_image
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file hdr_datapath.vhd
    Info (12022): Found design unit 1: hdr_datapath-rtl
    Info (12023): Found entity 1: hdr_datapath
Info (12021): Found 2 design units, including 1 entities, in source file hdr_control_unit.vhd
    Info (12022): Found design unit 1: hdr_control_unit-rtl
    Info (12023): Found entity 1: hdr_control_unit
Info (12021): Found 2 design units, including 1 entities, in source file camera_interface.vhd
    Info (12022): Found design unit 1: camera_interface-rtl
    Info (12023): Found entity 1: camera_interface
Info (12127): Elaborating entity "top_hdr" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(35): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(42): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(44): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(45): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(46): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(47): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(48): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(49): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(50): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top_hdr.vhd(51): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "hdr_control_unit" for hierarchy "hdr_control_unit:G0"
Warning (10492): VHDL Process Statement warning at hdr_control_unit.vhd(56): signal "lut_offset_normal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hdr_control_unit.vhd(57): signal "lut_offset_inverse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "hdr_datapath" for hierarchy "hdr_datapath:G1"
Warning (10036): Verilog HDL or VHDL warning at hdr_datapath.vhd(129): object "config_done" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at hdr_datapath.vhd(140): used implicit default value for signal "exposition_internal" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at hdr_datapath.vhd(149): object "pixel_captured_camera" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hdr_datapath.vhd(161): object "good_pixel_camera" assigned a value but never read
Info (12128): Elaborating entity "ram_lut_doubleport" for hierarchy "hdr_datapath:G1|ram_lut_doubleport:G1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "all_luts.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40g2.tdf
    Info (12023): Found entity 1: altsyncram_40g2
Info (12128): Elaborating entity "altsyncram_40g2" for hierarchy "hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated"
Info (12128): Elaborating entity "ram_image" for hierarchy "hdr_datapath:G1|ram_image:G0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5n3.tdf
    Info (12023): Found entity 1: altsyncram_a5n3
Info (12128): Elaborating entity "altsyncram_a5n3" for hierarchy "hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|decode_rsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb
Info (12128): Elaborating entity "mux_bnb" for hierarchy "hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|mux_bnb:mux4"
Info (12128): Elaborating entity "vga_interface" for hierarchy "hdr_datapath:G1|vga_interface:G2"
Info (12128): Elaborating entity "camera_interface" for hierarchy "hdr_datapath:G1|camera_interface:G3"
Warning (10541): VHDL Signal Declaration warning at camera_interface.vhd(26): used implicit default value for signal "config_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "I2C_CMOS_Config" for hierarchy "hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0"
Warning (10492): VHDL Process Statement warning at I2C_CMOS_Config.vhd(78): signal "exposition_padded" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at I2C_CMOS_Config.vhd(79): signal "exposition_padded" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "VGA_HS" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "VGA_VS" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "VGA_HS" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "VGA_VS" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "VGA_HS~synth"
    Warning (13010): Node "VGA_VS~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "CMOS_DATA[0]"
    Warning (15610): No output dependent on input pin "CMOS_DATA[1]"
    Warning (15610): No output dependent on input pin "CMOS_PIXCLK"
Info (21057): Implemented 500 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 19 bidirectional pins
    Info (21061): Implemented 314 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 4699 megabytes
    Info: Processing ended: Mon May 27 18:13:47 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


