<stg><name>choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >></name>


<trans_list>

<trans id="728" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="4" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="17" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="48" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="86" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %return_code = alloca i32 1

]]></Node>
<StgValue><ssdm name="return_code"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %product_sum_im_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="product_sum_im_2_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %product_sum_re_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="product_sum_re_2_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %L_internal_re = alloca i64 1

]]></Node>
<StgValue><ssdm name="L_internal_re"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %L_internal_re_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="L_internal_re_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %L_internal_re_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="L_internal_re_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %L_internal_im = alloca i64 1

]]></Node>
<StgValue><ssdm name="L_internal_im"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %L_internal_im_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="L_internal_im_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %L_internal_im_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="L_internal_im_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="33" op_0_bw="64">
<![CDATA[
entry:10 %diag_internal = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_internal"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="33" op_0_bw="64">
<![CDATA[
entry:11 %diag_internal_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="diag_internal_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:12 %store_ln463 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %store_ln444 = store i32 0, i32 %return_code

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln463 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body:1 %icmp_ln463 = icmp_eq  i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln463"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body:2 %i_2 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln463 = br i1 %icmp_ln463, void %for.body.split, void %for.end76

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:12 %i_sub1 = add i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="i_sub1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:13 %sext_ln465 = sext i2 %i_sub1

]]></Node>
<StgValue><ssdm name="sext_ln465"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:14 %mul_ln465 = mul i3 %sext_ln465, i3 %sext_ln465

]]></Node>
<StgValue><ssdm name="mul_ln465"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:15 %sub_ln465 = sub i2 1, i2 %i_1

]]></Node>
<StgValue><ssdm name="sub_ln465"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:16 %sext_ln465_1 = sext i2 %sub_ln465

]]></Node>
<StgValue><ssdm name="sext_ln465_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:17 %add_ln465 = add i3 %sext_ln465_1, i3 %mul_ln465

]]></Node>
<StgValue><ssdm name="add_ln465"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="3">
<![CDATA[
for.body.split:18 %sext_ln465_2 = sext i3 %add_ln465

]]></Node>
<StgValue><ssdm name="sext_ln465_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body.split:19 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln465, i32 2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split:20 %sub_ln465_1 = sub i4 0, i4 %sext_ln465_2

]]></Node>
<StgValue><ssdm name="sub_ln465_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:21 %lshr_ln465_1_cast = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sub_ln465_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln465_1_cast"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:23 %zext_ln = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add_ln465, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end76:0 %return_code_load = load i32 %return_code

]]></Node>
<StgValue><ssdm name="return_code_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32">
<![CDATA[
for.end76:1 %ret_ln526 = ret i32 %return_code_load

]]></Node>
<StgValue><ssdm name="ret_ln526"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:0 %zext_ln506 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2">
<![CDATA[
for.body.split:1 %trunc_ln506 = trunc i2 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split:2 %p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.body.split:3 %tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln506, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:4 %zext_ln506_1 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln506_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:5 %sub_ln506 = sub i3 %tmp, i3 %zext_ln506_1

]]></Node>
<StgValue><ssdm name="sub_ln506"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.body.split:6 %zext_ln506_2 = zext i4 %p_shl1

]]></Node>
<StgValue><ssdm name="zext_ln506_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %rhs_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln506_2

]]></Node>
<StgValue><ssdm name="rhs_re"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %this_re_2 = getelementptr i16 %L_re, i64 0, i64 %zext_ln506_2

]]></Node>
<StgValue><ssdm name="this_re_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:9 %this_im_2 = getelementptr i16 %L_im, i64 0, i64 %zext_ln506_2

]]></Node>
<StgValue><ssdm name="this_im_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:10 %speclooptripcount_ln463 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln463"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:11 %specloopname_ln463 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln463"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:22 %sub_ln465_2 = sub i2 0, i2 %lshr_ln465_1_cast

]]></Node>
<StgValue><ssdm name="sub_ln465_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body.split:24 %select_ln465 = select i1 %tmp_13, i2 %sub_ln465_2, i2 %zext_ln

]]></Node>
<StgValue><ssdm name="select_ln465"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="2">
<![CDATA[
for.body.split:25 %sext_ln465_3 = sext i2 %select_ln465

]]></Node>
<StgValue><ssdm name="sext_ln465_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:26 %add_ln465_2 = add i2 %i_1, i2 %select_ln465

]]></Node>
<StgValue><ssdm name="add_ln465_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:27 %add_ln465_1 = add i3 %zext_ln506, i3 %sext_ln465_3

]]></Node>
<StgValue><ssdm name="add_ln465_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="3">
<![CDATA[
for.body.split:28 %sext_ln447 = sext i3 %add_ln465_1

]]></Node>
<StgValue><ssdm name="sext_ln447"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="33">
<![CDATA[
for.body.split:29 %diag_internal_load = load i33 %diag_internal

]]></Node>
<StgValue><ssdm name="diag_internal_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="33" op_0_bw="33">
<![CDATA[
for.body.split:30 %diag_internal_1_load = load i33 %diag_internal_1

]]></Node>
<StgValue><ssdm name="diag_internal_1_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:31 %br_ln469 = br void %sum_loop

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
sum_loop:0 %square_sum_re_1 = phi i32 0, void %for.body.split, i32 %tmp2_re_21, void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="square_sum_re_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
sum_loop:1 %j = phi i2 0, void %for.body.split, i2 %j_1, void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop:2 %icmp_ln469 = icmp_eq  i2 %j, i2 %i_1

]]></Node>
<StgValue><ssdm name="icmp_ln469"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop:3 %j_1 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sum_loop:4 %br_ln469 = br i1 %icmp_ln469, void %sum_loop.split, void %for.end55.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2">
<![CDATA[
sum_loop.split:0 %trunc_ln469 = trunc i2 %j

]]></Node>
<StgValue><ssdm name="trunc_ln469"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="2">
<![CDATA[
sum_loop.split:1 %zext_ln477 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln477"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
sum_loop.split:2 %p_shl = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln469, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
sum_loop.split:3 %sub_ln477 = sub i3 %p_shl, i3 %zext_ln477

]]></Node>
<StgValue><ssdm name="sub_ln477"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
sum_loop.split:4 %add_ln477 = add i3 %sub_ln477, i3 %zext_ln506

]]></Node>
<StgValue><ssdm name="add_ln477"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="3">
<![CDATA[
sum_loop.split:5 %zext_ln477_1 = zext i3 %add_ln477

]]></Node>
<StgValue><ssdm name="zext_ln477_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:6 %din_re = getelementptr i16 %A_re, i64 0, i64 %zext_ln477_1

]]></Node>
<StgValue><ssdm name="din_re"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:7 %din_im = getelementptr i16 %A_im, i64 0, i64 %zext_ln477_1

]]></Node>
<StgValue><ssdm name="din_im"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:8 %this_re = getelementptr i16 %L_re, i64 0, i64 %zext_ln477_1

]]></Node>
<StgValue><ssdm name="this_re"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
sum_loop.split:9 %add_ln501 = add i3 %sub_ln506, i3 %zext_ln477

]]></Node>
<StgValue><ssdm name="add_ln501"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:12 %this_im = getelementptr i16 %L_im, i64 0, i64 %zext_ln477_1

]]></Node>
<StgValue><ssdm name="this_im"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="2">
<![CDATA[
sum_loop.split:14 %zext_ln470 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln470"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop.split:17 %j_sub1 = add i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="j_sub1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop.split:18 %mul_ln472 = mul i2 %j_sub1, i2 %j_sub1

]]></Node>
<StgValue><ssdm name="mul_ln472"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:19 %xor_ln472 = xor i1 %trunc_ln469, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln472"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1">
<![CDATA[
sum_loop.split:20 %zext_ln472 = zext i1 %xor_ln472

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop.split:21 %add_ln472 = add i2 %zext_ln472, i2 %mul_ln472

]]></Node>
<StgValue><ssdm name="add_ln472"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
sum_loop.split:22 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln472, i32 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="4">
<![CDATA[
sum_loop.split:23 %tmp_re_9 = load i4 %din_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="4">
<![CDATA[
sum_loop.split:24 %din_im_load = load i4 %din_im

]]></Node>
<StgValue><ssdm name="din_im_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
sum_loop.split:39 %icmp_ln490 = icmp_eq  i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
sum_loop.split:40 %B = select i1 %icmp_ln490, i33 %diag_internal_1_load, i33 %diag_internal_load

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sum_loop.split:268 %add_ln495 = add i4 %zext_ln470, i4 %sext_ln447

]]></Node>
<StgValue><ssdm name="add_ln495"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="4">
<![CDATA[
sum_loop.split:269 %trunc_ln83 = trunc i4 %add_ln495

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln469" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="4">
<![CDATA[
for.end55.loopexit_ifconv:1 %z_re_load = load i4 %rhs_re

]]></Node>
<StgValue><ssdm name="z_re_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="170" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="4">
<![CDATA[
sum_loop.split:23 %tmp_re_9 = load i4 %din_re

]]></Node>
<StgValue><ssdm name="tmp_re_9"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="4">
<![CDATA[
sum_loop.split:24 %din_im_load = load i4 %din_im

]]></Node>
<StgValue><ssdm name="din_im_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:25 %sub_ln345 = sub i16 0, i16 %din_im_load

]]></Node>
<StgValue><ssdm name="sub_ln345"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
sum_loop.split:26 %tmp2_re_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp_re_9, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_re_18"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
sum_loop.split:27 %tmp2_im = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %sub_ln345, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_im"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
sum_loop.split:28 %L_internal_re_load = load i16 %L_internal_re

]]></Node>
<StgValue><ssdm name="L_internal_re_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
sum_loop.split:29 %L_internal_re_1_load = load i16 %L_internal_re_1

]]></Node>
<StgValue><ssdm name="L_internal_re_1_load"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
sum_loop.split:30 %L_internal_re_2_load = load i16 %L_internal_re_2

]]></Node>
<StgValue><ssdm name="L_internal_re_2_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
sum_loop.split:31 %L_internal_im_load = load i16 %L_internal_im

]]></Node>
<StgValue><ssdm name="L_internal_im_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
sum_loop.split:32 %L_internal_im_1_load = load i16 %L_internal_im_1

]]></Node>
<StgValue><ssdm name="L_internal_im_1_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
sum_loop.split:33 %L_internal_im_2_load = load i16 %L_internal_im_2

]]></Node>
<StgValue><ssdm name="L_internal_im_2_load"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="1" op_4_bw="2" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
sum_loop.split:34 %call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_18, i31 %tmp2_im, i1 %trunc_ln469, i2 %add_ln465_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_35, i32 %product_sum_re_2_loc, i32 %product_sum_im_2_loc

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="1" op_4_bw="2" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
sum_loop.split:34 %call_ln59 = call void @choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_, i31 %tmp2_re_18, i31 %tmp2_im, i1 %trunc_ln469, i2 %add_ln465_2, i16 %L_internal_re_load, i16 %L_internal_re_1_load, i16 %L_internal_re_2_load, i16 %L_internal_im_load, i16 %L_internal_im_1_load, i16 %L_internal_im_2_load, i1 %tmp_35, i32 %product_sum_re_2_loc, i32 %product_sum_im_2_loc

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_loop.split:35 %product_sum_re_2_loc_load = load i32 %product_sum_re_2_loc

]]></Node>
<StgValue><ssdm name="product_sum_re_2_loc_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sum_loop.split:36 %product_sum_im_2_loc_load = load i32 %product_sum_im_2_loc

]]></Node>
<StgValue><ssdm name="product_sum_im_2_loc_load"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
sum_loop.split:37 %tmp2_re_19 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %product_sum_re_2_loc_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp2_re_19"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
sum_loop.split:38 %tmp2_im_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %product_sum_im_2_loc_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp2_im_5"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="67" op_0_bw="34">
<![CDATA[
sum_loop.split:41 %sext_ln326 = sext i34 %tmp2_re_19

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="67" op_0_bw="33">
<![CDATA[
sum_loop.split:42 %sext_ln326_1 = sext i33 %B

]]></Node>
<StgValue><ssdm name="sext_ln326_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
sum_loop.split:43 %mul_ln326 = mul i67 %sext_ln326, i67 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="mul_ln326"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="67" op_0_bw="34">
<![CDATA[
sum_loop.split:80 %sext_ln327 = sext i34 %tmp2_im_5

]]></Node>
<StgValue><ssdm name="sext_ln327"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
sum_loop.split:81 %mul_ln327 = mul i67 %sext_ln327, i67 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="mul_ln327"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
sum_loop.split:43 %mul_ln326 = mul i67 %sext_ln326, i67 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="mul_ln326"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
sum_loop.split:81 %mul_ln327 = mul i67 %sext_ln327, i67 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="mul_ln327"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
sum_loop.split:43 %mul_ln326 = mul i67 %sext_ln326, i67 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="mul_ln326"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:44 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 66

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="67">
<![CDATA[
sum_loop.split:47 %trunc_ln326 = trunc i67 %mul_ln326

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:59 %tmp_7_i = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln326, i32 51

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="17" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:61 %tmp_8_i = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln326, i32 50

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
sum_loop.split:81 %mul_ln327 = mul i67 %sext_ln327, i67 %sext_ln326_1

]]></Node>
<StgValue><ssdm name="mul_ln327"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:82 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 66

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="67">
<![CDATA[
sum_loop.split:85 %trunc_ln327 = trunc i67 %mul_ln327

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:97 %tmp_15_i = partselect i16 @_ssdm_op_PartSelect.i16.i67.i32, i67 %mul_ln327, i32 51

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:99 %tmp_16_i = partselect i17 @_ssdm_op_PartSelect.i17.i67.i32, i67 %mul_ln327, i32 50

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="204" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
sum_loop.split:48 %icmp_ln326 = icmp_ne  i15 %trunc_ln326, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:60 %icmp_ln326_1 = icmp_eq  i16 %tmp_7_i, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln326_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
sum_loop.split:62 %icmp_ln326_2 = icmp_eq  i17 %tmp_8_i, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln326_2"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
sum_loop.split:63 %icmp_ln326_3 = icmp_eq  i17 %tmp_8_i, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_3"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
sum_loop.split:86 %icmp_ln327 = icmp_ne  i15 %trunc_ln327, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:98 %icmp_ln327_1 = icmp_eq  i16 %tmp_15_i, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
sum_loop.split:100 %icmp_ln327_2 = icmp_eq  i17 %tmp_16_i, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln327_2"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
sum_loop.split:101 %icmp_ln327_3 = icmp_eq  i17 %tmp_16_i, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln327_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="34" op_0_bw="34" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
sum_loop.split:45 %trunc_ln7 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln326, i32 16, i32 49

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:46 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 15

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:49 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 49

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:50 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:51 %or_ln326 = or i1 %tmp_39, i1 %icmp_ln326

]]></Node>
<StgValue><ssdm name="or_ln326"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:52 %and_ln326 = and i1 %or_ln326, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="and_ln326"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="34" op_0_bw="1">
<![CDATA[
sum_loop.split:53 %zext_ln326 = zext i1 %and_ln326

]]></Node>
<StgValue><ssdm name="zext_ln326"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
sum_loop.split:54 %add_ln326 = add i34 %trunc_ln7, i34 %zext_ln326

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:55 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln326, i32 33

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:56 %xor_ln326 = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln326"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:57 %and_ln326_1 = and i1 %tmp_38, i1 %xor_ln326

]]></Node>
<StgValue><ssdm name="and_ln326_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:58 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln326, i32 50

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:64 %select_ln326 = select i1 %and_ln326_1, i1 %icmp_ln326_2, i1 %icmp_ln326_3

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:65 %xor_ln326_1 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln326_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:66 %and_ln326_2 = and i1 %icmp_ln326_1, i1 %xor_ln326_1

]]></Node>
<StgValue><ssdm name="and_ln326_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:67 %select_ln326_1 = select i1 %and_ln326_1, i1 %and_ln326_2, i1 %icmp_ln326_2

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:68 %and_ln326_3 = and i1 %and_ln326_1, i1 %icmp_ln326_2

]]></Node>
<StgValue><ssdm name="and_ln326_3"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:69 %xor_ln326_2 = xor i1 %select_ln326, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln326_2"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:70 %or_ln326_1 = or i1 %tmp_40, i1 %xor_ln326_2

]]></Node>
<StgValue><ssdm name="or_ln326_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:71 %xor_ln326_3 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln326_3"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:72 %and_ln326_4 = and i1 %or_ln326_1, i1 %xor_ln326_3

]]></Node>
<StgValue><ssdm name="and_ln326_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:73 %and_ln326_5 = and i1 %tmp_40, i1 %select_ln326_1

]]></Node>
<StgValue><ssdm name="and_ln326_5"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:74 %or_ln326_3 = or i1 %and_ln326_3, i1 %and_ln326_5

]]></Node>
<StgValue><ssdm name="or_ln326_3"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:75 %xor_ln326_4 = xor i1 %or_ln326_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln326_4"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:76 %and_ln326_6 = and i1 %tmp_36, i1 %xor_ln326_4

]]></Node>
<StgValue><ssdm name="and_ln326_6"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:78 %or_ln326_2 = or i1 %and_ln326_4, i1 %and_ln326_6

]]></Node>
<StgValue><ssdm name="or_ln326_2"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="34" op_0_bw="34" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
sum_loop.split:83 %trunc_ln8 = partselect i34 @_ssdm_op_PartSelect.i34.i67.i32.i32, i67 %mul_ln327, i32 16, i32 49

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:84 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:87 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 49

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:88 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:89 %or_ln327 = or i1 %tmp_45, i1 %icmp_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:90 %and_ln327 = and i1 %or_ln327, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="34" op_0_bw="1">
<![CDATA[
sum_loop.split:91 %zext_ln327 = zext i1 %and_ln327

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
sum_loop.split:92 %add_ln327 = add i34 %trunc_ln8, i34 %zext_ln327

]]></Node>
<StgValue><ssdm name="add_ln327"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:93 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln327, i32 33

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:94 %xor_ln327 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:95 %and_ln327_1 = and i1 %tmp_44, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln327_1"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
sum_loop.split:96 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %mul_ln327, i32 50

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:102 %select_ln327 = select i1 %and_ln327_1, i1 %icmp_ln327_2, i1 %icmp_ln327_3

]]></Node>
<StgValue><ssdm name="select_ln327"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:103 %xor_ln327_1 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_1"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:104 %and_ln327_2 = and i1 %icmp_ln327_1, i1 %xor_ln327_1

]]></Node>
<StgValue><ssdm name="and_ln327_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:105 %select_ln327_1 = select i1 %and_ln327_1, i1 %and_ln327_2, i1 %icmp_ln327_2

]]></Node>
<StgValue><ssdm name="select_ln327_1"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:106 %and_ln327_3 = and i1 %and_ln327_1, i1 %icmp_ln327_2

]]></Node>
<StgValue><ssdm name="and_ln327_3"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:107 %xor_ln327_2 = xor i1 %select_ln327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:108 %or_ln327_1 = or i1 %tmp_46, i1 %xor_ln327_2

]]></Node>
<StgValue><ssdm name="or_ln327_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:109 %xor_ln327_3 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_3"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:110 %and_ln327_4 = and i1 %or_ln327_1, i1 %xor_ln327_3

]]></Node>
<StgValue><ssdm name="and_ln327_4"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:111 %and_ln327_5 = and i1 %tmp_46, i1 %select_ln327_1

]]></Node>
<StgValue><ssdm name="and_ln327_5"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:112 %or_ln327_3 = or i1 %and_ln327_3, i1 %and_ln327_5

]]></Node>
<StgValue><ssdm name="or_ln327_3"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:113 %xor_ln327_4 = xor i1 %or_ln327_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_4"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:114 %and_ln327_6 = and i1 %tmp_42, i1 %xor_ln327_4

]]></Node>
<StgValue><ssdm name="and_ln327_6"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:116 %or_ln327_2 = or i1 %and_ln327_4, i1 %and_ln327_6

]]></Node>
<StgValue><ssdm name="or_ln327_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="264" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln326_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
sum_loop.split:77 %select_ln326_2 = select i1 %and_ln326_4, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln326_2"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
sum_loop.split:79 %tmp_re_12 = select i1 %or_ln326_2, i34 %select_ln326_2, i34 %add_ln326

]]></Node>
<StgValue><ssdm name="tmp_re_12"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
sum_loop.split:115 %select_ln327_2 = select i1 %and_ln327_4, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln327_2"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
sum_loop.split:117 %new_L_off_diag_im = select i1 %or_ln327_2, i34 %select_ln327_2, i34 %add_ln327

]]></Node>
<StgValue><ssdm name="new_L_off_diag_im"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:118 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 33

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
sum_loop.split:119 %trunc_ln59_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %tmp_re_12, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:120 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="34">
<![CDATA[
sum_loop.split:121 %trunc_ln59_5 = trunc i34 %tmp_re_12

]]></Node>
<StgValue><ssdm name="trunc_ln59_5"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:122 %icmp_ln59_1 = icmp_ne  i16 %trunc_ln59_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_1"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:123 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:124 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %tmp_re_12, i32 17

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:125 %or_ln59_1 = or i1 %tmp_51, i1 %icmp_ln59_1

]]></Node>
<StgValue><ssdm name="or_ln59_1"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:126 %and_ln59_3 = and i1 %or_ln59_1, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln59_3"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1">
<![CDATA[
sum_loop.split:127 %zext_ln59_1 = zext i1 %and_ln59_3

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:128 %add_ln59_1 = add i16 %trunc_ln59_1, i16 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
sum_loop.split:129 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:146 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 33

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
sum_loop.split:147 %trunc_ln59_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %new_L_off_diag_im, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln59_2"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:148 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="34">
<![CDATA[
sum_loop.split:149 %trunc_ln59_6 = trunc i34 %new_L_off_diag_im

]]></Node>
<StgValue><ssdm name="trunc_ln59_6"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:150 %icmp_ln59_2 = icmp_ne  i16 %trunc_ln59_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_2"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:151 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 32

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
sum_loop.split:152 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_off_diag_im, i32 17

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:153 %or_ln59_5 = or i1 %tmp_56, i1 %icmp_ln59_2

]]></Node>
<StgValue><ssdm name="or_ln59_5"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:154 %and_ln59_9 = and i1 %or_ln59_5, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln59_9"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1">
<![CDATA[
sum_loop.split:155 %zext_ln59_2 = zext i1 %and_ln59_9

]]></Node>
<StgValue><ssdm name="zext_ln59_2"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:156 %add_ln59_2 = add i16 %trunc_ln59_2, i16 %zext_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
sum_loop.split:157 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="292" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:130 %xor_ln59_1 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_1"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:131 %and_ln59_4 = and i1 %tmp_50, i1 %xor_ln59_1

]]></Node>
<StgValue><ssdm name="and_ln59_4"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:132 %xor_ln59_2 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_2"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:133 %select_ln59_3 = select i1 %and_ln59_4, i1 %tmp_48, i1 %xor_ln59_2

]]></Node>
<StgValue><ssdm name="select_ln59_3"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:134 %select_ln59_4 = select i1 %and_ln59_4, i1 %xor_ln59_2, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln59_4"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:135 %xor_ln59_3 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_3"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:136 %or_ln59_2 = or i1 %tmp_52, i1 %xor_ln59_3

]]></Node>
<StgValue><ssdm name="or_ln59_2"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:137 %xor_ln59_4 = xor i1 %select_ln59_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_4"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:138 %or_ln59_3 = or i1 %tmp_52, i1 %xor_ln59_4

]]></Node>
<StgValue><ssdm name="or_ln59_3"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:139 %and_ln59_6 = and i1 %or_ln59_3, i1 %xor_ln59_2

]]></Node>
<StgValue><ssdm name="and_ln59_6"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:140 %and_ln59_7 = and i1 %tmp_52, i1 %select_ln59_4

]]></Node>
<StgValue><ssdm name="and_ln59_7"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:141 %xor_ln59_14 = xor i1 %and_ln59_7, i1 %or_ln59_2

]]></Node>
<StgValue><ssdm name="xor_ln59_14"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:142 %and_ln59_8 = and i1 %xor_ln59_14, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln59_8"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:143 %select_ln59_5 = select i1 %and_ln59_6, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln59_5"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:144 %or_ln59_4 = or i1 %and_ln59_6, i1 %and_ln59_8

]]></Node>
<StgValue><ssdm name="or_ln59_4"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:145 %tmp2_re_20 = select i1 %or_ln59_4, i16 %select_ln59_5, i16 %add_ln59_1

]]></Node>
<StgValue><ssdm name="tmp2_re_20"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:158 %xor_ln59_6 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_6"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:159 %and_ln59_10 = and i1 %tmp_55, i1 %xor_ln59_6

]]></Node>
<StgValue><ssdm name="and_ln59_10"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:160 %xor_ln59_7 = xor i1 %tmp_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_7"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:161 %select_ln59_7 = select i1 %and_ln59_10, i1 %tmp_53, i1 %xor_ln59_7

]]></Node>
<StgValue><ssdm name="select_ln59_7"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:162 %select_ln59_8 = select i1 %and_ln59_10, i1 %xor_ln59_7, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="select_ln59_8"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:163 %xor_ln59_8 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_8"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:164 %or_ln59_6 = or i1 %tmp_57, i1 %xor_ln59_8

]]></Node>
<StgValue><ssdm name="or_ln59_6"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:165 %xor_ln59_9 = xor i1 %select_ln59_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_9"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:166 %or_ln59_7 = or i1 %tmp_57, i1 %xor_ln59_9

]]></Node>
<StgValue><ssdm name="or_ln59_7"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:167 %and_ln59_12 = and i1 %or_ln59_7, i1 %xor_ln59_7

]]></Node>
<StgValue><ssdm name="and_ln59_12"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:168 %and_ln59_13 = and i1 %tmp_57, i1 %select_ln59_8

]]></Node>
<StgValue><ssdm name="and_ln59_13"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:169 %xor_ln59_15 = xor i1 %and_ln59_13, i1 %or_ln59_6

]]></Node>
<StgValue><ssdm name="xor_ln59_15"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:170 %and_ln59_14 = and i1 %xor_ln59_15, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln59_14"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:171 %select_ln59_9 = select i1 %and_ln59_12, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln59_9"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:172 %or_ln59_8 = or i1 %and_ln59_12, i1 %and_ln59_14

]]></Node>
<StgValue><ssdm name="or_ln59_8"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:173 %tmp2_im_6 = select i1 %or_ln59_8, i16 %select_ln59_9, i16 %add_ln59_2

]]></Node>
<StgValue><ssdm name="tmp2_im_6"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="16">
<![CDATA[
sum_loop.split:174 %sext_ln345 = sext i16 %tmp2_im_6

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sum_loop.split:175 %sub_ln345_1 = sub i17 0, i17 %sext_ln345

]]></Node>
<StgValue><ssdm name="sub_ln345_1"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="17">
<![CDATA[
sum_loop.split:176 %trunc_ln345 = trunc i17 %sub_ln345_1

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sum_loop.split:177 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sum_loop.split:178 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln345_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:179 %xor_ln345 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln345"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:180 %and_ln345 = and i1 %tmp_59, i1 %xor_ln345

]]></Node>
<StgValue><ssdm name="and_ln345"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:181 %xor_ln345_1 = xor i1 %tmp_58, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="xor_ln345_1"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:182 %select_ln345 = select i1 %and_ln345, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:183 %tmp_im = select i1 %xor_ln345_1, i16 %select_ln345, i16 %trunc_ln345

]]></Node>
<StgValue><ssdm name="tmp_im"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="16">
<![CDATA[
sum_loop.split:214 %sext_ln100 = sext i16 %tmp_im

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="16">
<![CDATA[
sum_loop.split:215 %sext_ln100_2 = sext i16 %tmp2_im_6

]]></Node>
<StgValue><ssdm name="sext_ln100_2"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sum_loop.split:216 %mul_ln100 = mul i32 %sext_ln100, i32 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:217 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="32">
<![CDATA[
sum_loop.split:220 %trunc_ln100 = trunc i32 %mul_ln100

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:222 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 30

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="16">
<![CDATA[
sum_loop.split:184 %sext_ln99 = sext i16 %tmp2_re_20

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sum_loop.split:185 %mul_ln99 = mul i32 %sext_ln99, i32 %sext_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:186 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="32">
<![CDATA[
sum_loop.split:189 %trunc_ln99 = trunc i32 %mul_ln99

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:191 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 30

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sum_loop.split:218 %tmp2_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp2_1"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:219 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
sum_loop.split:221 %icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:223 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:224 %or_ln100 = or i1 %tmp_68, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:225 %and_ln100 = and i1 %or_ln100, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1">
<![CDATA[
sum_loop.split:226 %zext_ln100 = zext i1 %and_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:227 %tmp2 = add i16 %tmp2_1, i16 %zext_ln100

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
sum_loop.split:228 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sum_loop.split:187 %tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:188 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
sum_loop.split:190 %icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:192 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:193 %or_ln99 = or i1 %tmp_63, i1 %icmp_ln99

]]></Node>
<StgValue><ssdm name="or_ln99"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:194 %and_ln99 = and i1 %or_ln99, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="1">
<![CDATA[
sum_loop.split:195 %zext_ln99 = zext i1 %and_ln99

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sum_loop.split:196 %tmp1_1 = add i16 %tmp1, i16 %zext_ln99

]]></Node>
<StgValue><ssdm name="tmp1_1"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
sum_loop.split:197 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp1_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:198 %xor_ln99 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:199 %and_ln99_1 = and i1 %tmp_62, i1 %xor_ln99

]]></Node>
<StgValue><ssdm name="and_ln99_1"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:200 %xor_ln99_1 = xor i1 %tmp_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99_1"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:201 %select_ln99 = select i1 %and_ln99_1, i1 %tmp_60, i1 %xor_ln99_1

]]></Node>
<StgValue><ssdm name="select_ln99"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:202 %select_ln99_1 = select i1 %and_ln99_1, i1 %xor_ln99_1, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln99_1"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:203 %xor_ln99_2 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99_2"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:204 %or_ln99_1 = or i1 %tmp_64, i1 %xor_ln99_2

]]></Node>
<StgValue><ssdm name="or_ln99_1"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:205 %xor_ln99_3 = xor i1 %select_ln99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln99_3"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:206 %or_ln99_2 = or i1 %tmp_64, i1 %xor_ln99_3

]]></Node>
<StgValue><ssdm name="or_ln99_2"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:207 %and_ln99_2 = and i1 %or_ln99_2, i1 %xor_ln99_1

]]></Node>
<StgValue><ssdm name="and_ln99_2"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:208 %and_ln99_3 = and i1 %tmp_64, i1 %select_ln99_1

]]></Node>
<StgValue><ssdm name="and_ln99_3"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:209 %xor_ln99_4 = xor i1 %and_ln99_3, i1 %or_ln99_1

]]></Node>
<StgValue><ssdm name="xor_ln99_4"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:229 %xor_ln100 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:230 %and_ln100_1 = and i1 %tmp_67, i1 %xor_ln100

]]></Node>
<StgValue><ssdm name="and_ln100_1"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:231 %xor_ln100_1 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100_1"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:232 %select_ln100 = select i1 %and_ln100_1, i1 %tmp_65, i1 %xor_ln100_1

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sum_loop.split:233 %select_ln100_1 = select i1 %and_ln100_1, i1 %xor_ln100_1, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="select_ln100_1"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:234 %xor_ln100_2 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100_2"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:235 %or_ln100_1 = or i1 %tmp_69, i1 %xor_ln100_2

]]></Node>
<StgValue><ssdm name="or_ln100_1"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:236 %xor_ln100_3 = xor i1 %select_ln100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln100_3"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:237 %or_ln100_2 = or i1 %tmp_69, i1 %xor_ln100_3

]]></Node>
<StgValue><ssdm name="or_ln100_2"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:238 %and_ln100_2 = and i1 %or_ln100_2, i1 %xor_ln100_1

]]></Node>
<StgValue><ssdm name="and_ln100_2"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:239 %and_ln100_3 = and i1 %tmp_69, i1 %select_ln100_1

]]></Node>
<StgValue><ssdm name="and_ln100_3"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:240 %xor_ln100_4 = xor i1 %and_ln100_3, i1 %or_ln100_1

]]></Node>
<StgValue><ssdm name="xor_ln100_4"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:241 %and_ln100_4 = and i1 %xor_ln100_4, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln100_4"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:242 %select_ln100_2 = select i1 %and_ln100_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln100_2"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:243 %or_ln100_3 = or i1 %and_ln100_2, i1 %and_ln100_4

]]></Node>
<StgValue><ssdm name="or_ln100_3"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:244 %tmp2_3 = select i1 %or_ln100_3, i16 %select_ln100_2, i16 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
sum_loop.split:10 %zext_ln501 = zext i3 %add_ln501

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:11 %this_re_1 = getelementptr i16 %L_re, i64 0, i64 %zext_ln501

]]></Node>
<StgValue><ssdm name="this_re_1"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sum_loop.split:13 %this_im_1 = getelementptr i16 %L_im, i64 0, i64 %zext_ln501

]]></Node>
<StgValue><ssdm name="this_im_1"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
sum_loop.split:15 %speclooptripcount_ln470 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln470"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sum_loop.split:16 %specloopname_ln469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln469"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:210 %and_ln99_4 = and i1 %xor_ln99_4, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln99_4"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:211 %select_ln99_2 = select i1 %and_ln99_2, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln99_2"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:212 %or_ln99_3 = or i1 %and_ln99_2, i1 %and_ln99_4

]]></Node>
<StgValue><ssdm name="or_ln99_3"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:213 %tmp1_2 = select i1 %or_ln99_3, i16 %select_ln99_2, i16 %tmp1_1

]]></Node>
<StgValue><ssdm name="tmp1_2"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="16">
<![CDATA[
sum_loop.split:245 %sext_ln103 = sext i16 %tmp1_2

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="16">
<![CDATA[
sum_loop.split:246 %sext_ln103_1 = sext i16 %tmp2_3

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
sum_loop.split:247 %sub_ln103 = sub i17 %sext_ln103, i17 %sext_ln103_1

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sum_loop.split:248 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 16

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
sum_loop.split:249 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln103, i32 15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:250 %xor_ln103 = xor i1 %tmp_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:251 %and_ln103 = and i1 %tmp_71, i1 %xor_ln103

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:252 %xor_ln103_1 = xor i1 %tmp_70, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="xor_ln103_1"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="33" op_0_bw="32">
<![CDATA[
sum_loop.split:253 %sext_ln189 = sext i32 %square_sum_re_1

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:254 %select_ln103 = select i1 %and_ln103, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="17">
<![CDATA[
sum_loop.split:255 %trunc_ln189 = trunc i17 %sub_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sum_loop.split:256 %select_ln103_1 = select i1 %xor_ln103_1, i16 %select_ln103, i16 %trunc_ln189

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
sum_loop.split:257 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %select_ln103_1, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="33" op_0_bw="31">
<![CDATA[
sum_loop.split:258 %sext_ln189_1 = sext i31 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln189_1"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
sum_loop.split:259 %add_ln189 = add i33 %sext_ln189_1, i33 %sext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
sum_loop.split:260 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln189, i32 32

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="33">
<![CDATA[
sum_loop.split:261 %tmp2_re_14 = trunc i33 %add_ln189

]]></Node>
<StgValue><ssdm name="tmp2_re_14"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
sum_loop.split:262 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln189, i32 31

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:263 %xor_ln189 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln189"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:264 %and_ln189 = and i1 %tmp_73, i1 %xor_ln189

]]></Node>
<StgValue><ssdm name="and_ln189"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sum_loop.split:265 %xor_ln189_1 = xor i1 %tmp_72, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="xor_ln189_1"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:266 %select_ln189 = select i1 %and_ln189, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sum_loop.split:267 %tmp2_re_21 = select i1 %xor_ln189_1, i32 %select_ln189, i32 %tmp2_re_14

]]></Node>
<StgValue><ssdm name="tmp2_re_21"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
sum_loop.split:270 %switch_ln84 = switch i2 %trunc_ln83, void %arrayidx39.1.case.2, i2 1, void %arrayidx39.1.case.0, i2 2, void %arrayidx39.1.case.1

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx39.1.case.1:0 %store_ln84 = store i16 %tmp2_re_20, i16 %L_internal_re_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx39.1.case.1:1 %store_ln84 = store i16 %tmp2_im_6, i16 %L_internal_im_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.1:2 %br_ln84 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx39.1.case.0:0 %store_ln84 = store i16 %tmp2_re_20, i16 %L_internal_re

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx39.1.case.0:1 %store_ln84 = store i16 %tmp2_im_6, i16 %L_internal_im

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.0:2 %br_ln84 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="!1"/>
<literal name="trunc_ln83" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx39.1.case.2:0 %store_ln84 = store i16 %tmp2_re_20, i16 %L_internal_re_2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="!1"/>
<literal name="trunc_ln83" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx39.1.case.2:1 %store_ln84 = store i16 %tmp2_im_6, i16 %L_internal_im_2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="!1"/>
<literal name="trunc_ln83" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.case.2:2 %br_ln84 = br void %arrayidx39.1.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx39.1.exit:0 %store_ln84 = store i16 %tmp2_re_20, i4 %this_re

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx39.1.exit:1 %store_ln84 = store i16 %tmp_im, i4 %this_im

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx39.1.exit:2 %store_ln77 = store i16 0, i4 %this_re_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx39.1.exit:3 %store_ln77 = store i16 0, i4 %this_im_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
arrayidx39.1.exit:4 %br_ln469 = br void %sum_loop

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="438" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="4">
<![CDATA[
for.end55.loopexit_ifconv:1 %z_re_load = load i4 %rhs_re

]]></Node>
<StgValue><ssdm name="z_re_load"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.end55.loopexit_ifconv:2 %tmp2_re = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %z_re_load, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_re"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="33" op_0_bw="31">
<![CDATA[
for.end55.loopexit_ifconv:3 %sext_ln223 = sext i31 %tmp2_re

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="33" op_0_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:4 %sext_ln223_1 = sext i32 %square_sum_re_1

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.end55.loopexit_ifconv:5 %sub_ln223 = sub i33 %sext_ln223, i33 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="sub_ln223"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:6 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %sub_ln223, i32 32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="33">
<![CDATA[
for.end55.loopexit_ifconv:7 %tmp2_re_6 = trunc i33 %sub_ln223

]]></Node>
<StgValue><ssdm name="tmp2_re_6"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:8 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %sub_ln223, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:9 %xor_ln223 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:10 %and_ln223 = and i1 %tmp_15, i1 %xor_ln223

]]></Node>
<StgValue><ssdm name="and_ln223"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:11 %xor_ln223_1 = xor i1 %tmp_14, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln223_1"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:12 %select_ln223 = select i1 %and_ln223, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:13 %tmp2_re_22 = select i1 %xor_ln223_1, i32 %select_ln223, i32 %tmp2_re_6

]]></Node>
<StgValue><ssdm name="tmp2_re_22"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:14 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp2_re_22, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:17 %trunc_ln59 = trunc i32 %tmp2_re_22

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:15 %trunc_ln2 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %tmp2_re_22, i32 15, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:16 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp2_re_22, i32 14

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end55.loopexit_ifconv:18 %icmp_ln59 = icmp_ne  i14 %trunc_ln59, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:19 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp2_re_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:20 %or_ln59 = or i1 %tmp_18, i1 %icmp_ln59

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:21 %and_ln59 = and i1 %or_ln59, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln59"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:22 %zext_ln59 = zext i1 %and_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:23 %add_ln59 = add i17 %trunc_ln2, i17 %zext_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:24 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln59, i32 16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:25 %and_ln59_1 = and i1 %tmp_16, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln59_1"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:26 %xor_ln59 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:27 %and_ln59_2 = and i1 %tmp_19, i1 %xor_ln59

]]></Node>
<StgValue><ssdm name="and_ln59_2"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:28 %select_ln59 = select i1 %tmp_19, i1 %xor_ln59, i1 %and_ln59_1

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:29 %select_ln59_1 = select i1 %and_ln59_2, i17 65535, i17 %add_ln59

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:30 %tmp2_re_23 = select i1 %select_ln59, i17 %select_ln59_1, i17 %add_ln59

]]></Node>
<StgValue><ssdm name="tmp2_re_23"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:31 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_re_23, i32 16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="469" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:32 %icmp_ln222 = icmp_eq  i17 %tmp2_re_23, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:33 %sub_ln222 = sub i17 0, i17 %tmp2_re_23

]]></Node>
<StgValue><ssdm name="sub_ln222"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:34 %select_ln222 = select i1 %tmp_20, i17 %sub_ln222, i17 %tmp2_re_23

]]></Node>
<StgValue><ssdm name="select_ln222"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:35 %tmp_9 = ctlz i17 @llvm.ctlz.i17, i17 %select_ln222, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:36 %trunc_ln222 = trunc i17 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln222"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end55.loopexit_ifconv:38 %add_ln222 = add i5 %trunc_ln222, i5 8

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="475" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="42" op_0_bw="17">
<![CDATA[
for.end55.loopexit_ifconv:37 %zext_ln222 = zext i17 %select_ln222

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="42" op_0_bw="5">
<![CDATA[
for.end55.loopexit_ifconv:39 %zext_ln222_1 = zext i5 %add_ln222

]]></Node>
<StgValue><ssdm name="zext_ln222_1"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
for.end55.loopexit_ifconv:40 %shl_ln222 = shl i42 %zext_ln222, i42 %zext_ln222_1

]]></Node>
<StgValue><ssdm name="shl_ln222"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="41" op_0_bw="41" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:41 %lshr_ln = partselect i41 @_ssdm_op_PartSelect.i41.i42.i32.i32, i42 %shl_ln222, i32 1, i32 41

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="41">
<![CDATA[
for.end55.loopexit_ifconv:42 %zext_ln222_2 = zext i41 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln222_2"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:43 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %shl_ln222, i32 25

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end55.loopexit_ifconv:44 %select_ln222_1 = select i1 %tmp_21, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln222_1"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end55.loopexit_ifconv:45 %sub_ln222_1 = sub i5 2, i5 %trunc_ln222

]]></Node>
<StgValue><ssdm name="sub_ln222_1"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="5">
<![CDATA[
for.end55.loopexit_ifconv:46 %sext_ln222 = sext i5 %sub_ln222_1

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end55.loopexit_ifconv:47 %add_ln222_1 = add i8 %sext_ln222, i8 %select_ln222_1

]]></Node>
<StgValue><ssdm name="add_ln222_1"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.end55.loopexit_ifconv:48 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_20, i8 %add_ln222_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:49 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln222_2, i9 %tmp_1, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="64">
<![CDATA[
for.end55.loopexit_ifconv:50 %LD = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="488" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:51 %bitcast_ln758 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln758"/></StgValue>
</operation>

<operation id="489" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:52 %af = select i1 %icmp_ln222, i32 0, i32 %bitcast_ln758

]]></Node>
<StgValue><ssdm name="af"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="490" st_id="23" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="491" st_id="24" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="492" st_id="25" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="493" st_id="26" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="494" st_id="27" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="495" st_id="28" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="496" st_id="29" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="497" st_id="30" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="498" st_id="31" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="499" st_id="32" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="500" st_id="33" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="501" st_id="34" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="502" st_id="35" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="503" st_id="36" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="504" st_id="37" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="505" st_id="38" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:53 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %af

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="506" st_id="39" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:54 %pf = fpext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="507" st_id="40" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:54 %pf = fpext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64">
<![CDATA[
for.end55.loopexit_ifconv:55 %bitcast_ln716 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln716"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="63" op_0_bw="64">
<![CDATA[
for.end55.loopexit_ifconv:56 %trunc_ln223 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:57 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:58 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="52" op_0_bw="64">
<![CDATA[
for.end55.loopexit_ifconv:61 %trunc_ln223_1 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln223_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.end55.loopexit_ifconv:62 %zext_ln223_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln223_1

]]></Node>
<StgValue><ssdm name="zext_ln223_1_cast"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="54" op_0_bw="53">
<![CDATA[
for.end55.loopexit_ifconv:63 %zext_ln223_1 = zext i53 %zext_ln223_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:64 %sub_ln223_1 = sub i54 0, i54 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="sub_ln223_1"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.end55.loopexit_ifconv:66 %icmp_ln223 = icmp_eq  i63 %trunc_ln223, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="517" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:59 %zext_ln223 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="518" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:65 %select_ln223_2 = select i1 %tmp_22, i54 %sub_ln223_1, i54 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="select_ln223_2"/></StgValue>
</operation>

<operation id="519" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:67 %sub_ln223_2 = sub i12 1075, i12 %zext_ln223

]]></Node>
<StgValue><ssdm name="sub_ln223_2"/></StgValue>
</operation>

<operation id="520" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:68 %trunc_ln223_2 = trunc i12 %sub_ln223_2

]]></Node>
<StgValue><ssdm name="trunc_ln223_2"/></StgValue>
</operation>

<operation id="521" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:69 %icmp_ln223_1 = icmp_sgt  i12 %sub_ln223_2, i12 32

]]></Node>
<StgValue><ssdm name="icmp_ln223_1"/></StgValue>
</operation>

<operation id="522" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:70 %add_ln223_1 = add i12 %sub_ln223_2, i12 4064

]]></Node>
<StgValue><ssdm name="add_ln223_1"/></StgValue>
</operation>

<operation id="523" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:71 %trunc_ln223_3 = trunc i12 %add_ln223_1

]]></Node>
<StgValue><ssdm name="trunc_ln223_3"/></StgValue>
</operation>

<operation id="524" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:72 %sub_ln223_3 = sub i11 32, i11 %trunc_ln223_2

]]></Node>
<StgValue><ssdm name="sub_ln223_3"/></StgValue>
</operation>

<operation id="525" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:73 %select_ln223_3 = select i1 %icmp_ln223_1, i11 %trunc_ln223_3, i11 %sub_ln223_3

]]></Node>
<StgValue><ssdm name="select_ln223_3"/></StgValue>
</operation>

<operation id="526" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="34" op_0_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:75 %trunc_ln223_4 = trunc i54 %select_ln223_2

]]></Node>
<StgValue><ssdm name="trunc_ln223_4"/></StgValue>
</operation>

<operation id="527" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:82 %icmp_ln223_4 = icmp_sgt  i12 %add_ln223_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_4"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:87 %add_ln223_2 = add i12 %sub_ln223_2, i12 4063

]]></Node>
<StgValue><ssdm name="add_ln223_2"/></StgValue>
</operation>

<operation id="529" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:88 %sext_ln223_2 = sext i12 %add_ln223_2

]]></Node>
<StgValue><ssdm name="sext_ln223_2"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:89 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln223_2, i32 %sext_ln223_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:92 %add_ln223_3 = add i12 %sub_ln223_2, i12 4062

]]></Node>
<StgValue><ssdm name="add_ln223_3"/></StgValue>
</operation>

<operation id="532" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:93 %icmp_ln223_7 = icmp_sgt  i12 %add_ln223_3, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln223_7"/></StgValue>
</operation>

<operation id="533" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:94 %trunc_ln223_6 = trunc i12 %add_ln223_3

]]></Node>
<StgValue><ssdm name="trunc_ln223_6"/></StgValue>
</operation>

<operation id="534" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end55.loopexit_ifconv:95 %sub_ln223_4 = sub i6 53, i6 %trunc_ln223_6

]]></Node>
<StgValue><ssdm name="sub_ln223_4"/></StgValue>
</operation>

<operation id="535" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:120 %add_ln223_6 = add i12 %sub_ln223_2, i12 2

]]></Node>
<StgValue><ssdm name="add_ln223_6"/></StgValue>
</operation>

<operation id="536" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:121 %sext_ln223_3 = sext i12 %add_ln223_6

]]></Node>
<StgValue><ssdm name="sext_ln223_3"/></StgValue>
</operation>

<operation id="537" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:124 %icmp_ln223_10 = icmp_slt  i12 %add_ln223_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_10"/></StgValue>
</operation>

<operation id="538" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:125 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln223_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="539" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:127 %icmp_ln223_11 = icmp_ult  i12 %add_ln223_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_11"/></StgValue>
</operation>

<operation id="540" st_id="42" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:128 %tobool133_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln223_2, i32 %sext_ln223_3

]]></Node>
<StgValue><ssdm name="tobool133_i"/></StgValue>
</operation>

<operation id="541" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:129 %lD_0_i = and i1 %icmp_ln223_11, i1 %tobool133_i

]]></Node>
<StgValue><ssdm name="lD_0_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="542" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:60 %add_ln223 = add i12 %zext_ln223, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="543" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:74 %icmp_ln223_2 = icmp_eq  i12 %sub_ln223_2, i12 32

]]></Node>
<StgValue><ssdm name="icmp_ln223_2"/></StgValue>
</operation>

<operation id="544" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:76 %icmp_ln223_3 = icmp_ult  i11 %select_ln223_3, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_3"/></StgValue>
</operation>

<operation id="545" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:77 %select_ln223_6 = select i1 %tmp_22, i34 17179869183, i34 0

]]></Node>
<StgValue><ssdm name="select_ln223_6"/></StgValue>
</operation>

<operation id="546" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="54" op_0_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:78 %zext_ln223_2 = zext i11 %select_ln223_3

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="547" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:79 %ashr_ln223 = ashr i54 %select_ln223_2, i54 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="ashr_ln223"/></StgValue>
</operation>

<operation id="548" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="34" op_0_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:80 %trunc_ln223_5 = trunc i54 %ashr_ln223

]]></Node>
<StgValue><ssdm name="trunc_ln223_5"/></StgValue>
</operation>

<operation id="549" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:81 %select_ln223_4 = select i1 %icmp_ln223_3, i34 %trunc_ln223_5, i34 %select_ln223_6

]]></Node>
<StgValue><ssdm name="select_ln223_4"/></StgValue>
</operation>

<operation id="550" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:83 %icmp_ln223_5 = icmp_ult  i11 %select_ln223_3, i11 34

]]></Node>
<StgValue><ssdm name="icmp_ln223_5"/></StgValue>
</operation>

<operation id="551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="34" op_0_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:84 %zext_ln223_3 = zext i11 %select_ln223_3

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="552" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:85 %shl_ln223 = shl i34 %trunc_ln223_4, i34 %zext_ln223_3

]]></Node>
<StgValue><ssdm name="shl_ln223"/></StgValue>
</operation>

<operation id="553" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:86 %select_ln223_5 = select i1 %icmp_ln223_5, i34 %shl_ln223, i34 0

]]></Node>
<StgValue><ssdm name="select_ln223_5"/></StgValue>
</operation>

<operation id="554" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:91 %icmp_ln223_6 = icmp_sgt  i12 %sub_ln223_2, i12 33

]]></Node>
<StgValue><ssdm name="icmp_ln223_6"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end55.loopexit_ifconv:96 %select_ln223_9 = select i1 %icmp_ln223_7, i6 0, i6 %sub_ln223_4

]]></Node>
<StgValue><ssdm name="select_ln223_9"/></StgValue>
</operation>

<operation id="556" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="54" op_0_bw="6">
<![CDATA[
for.end55.loopexit_ifconv:97 %zext_ln223_5 = zext i6 %select_ln223_9

]]></Node>
<StgValue><ssdm name="zext_ln223_5"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:98 %lshr_ln223_2 = lshr i54 18014398509481983, i54 %zext_ln223_5

]]></Node>
<StgValue><ssdm name="lshr_ln223_2"/></StgValue>
</operation>

<operation id="558" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:99 %and_ln223_18 = and i54 %select_ln223_2, i54 %lshr_ln223_2

]]></Node>
<StgValue><ssdm name="and_ln223_18"/></StgValue>
</operation>

<operation id="559" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:100 %icmp_ln223_8 = icmp_ne  i54 %and_ln223_18, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln223_8"/></StgValue>
</operation>

<operation id="560" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:116 %select_ln223_10 = select i1 %icmp_ln223_1, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="select_ln223_10"/></StgValue>
</operation>

<operation id="561" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:117 %add_ln223_5 = add i12 %select_ln223_10, i12 %add_ln223

]]></Node>
<StgValue><ssdm name="add_ln223_5"/></StgValue>
</operation>

<operation id="562" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:118 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln223_5, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="563" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:122 %add_ln223_7 = add i12 %sub_ln223_2, i12 3

]]></Node>
<StgValue><ssdm name="add_ln223_7"/></StgValue>
</operation>

<operation id="564" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:133 %sext_ln223_4 = sext i12 %add_ln223_7

]]></Node>
<StgValue><ssdm name="sext_ln223_4"/></StgValue>
</operation>

<operation id="565" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="54" op_0_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:134 %zext_ln223_6 = zext i32 %sext_ln223_4

]]></Node>
<StgValue><ssdm name="zext_ln223_6"/></StgValue>
</operation>

<operation id="566" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:135 %lshr_ln223 = lshr i54 %select_ln223_2, i54 %zext_ln223_6

]]></Node>
<StgValue><ssdm name="lshr_ln223"/></StgValue>
</operation>

<operation id="567" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:136 %lshr_ln223_1 = lshr i54 18014398509481983, i54 %zext_ln223_6

]]></Node>
<StgValue><ssdm name="lshr_ln223_1"/></StgValue>
</operation>

<operation id="568" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:147 %icmp_ln223_17 = icmp_eq  i54 %select_ln223_2, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln223_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="569" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:90 %cond64_i = select i1 %icmp_ln223_4, i1 %tmp_22, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="cond64_i"/></StgValue>
</operation>

<operation id="570" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:101 %cond86_i = and i1 %icmp_ln223_6, i1 %icmp_ln223_8

]]></Node>
<StgValue><ssdm name="cond86_i"/></StgValue>
</operation>

<operation id="571" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:102 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %select_ln223_4, i32 33

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:103 %trunc_ln223_7 = trunc i34 %select_ln223_4

]]></Node>
<StgValue><ssdm name="trunc_ln223_7"/></StgValue>
</operation>

<operation id="573" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:104 %or_ln223 = or i1 %trunc_ln223_7, i1 %cond86_i

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="574" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:105 %and_ln223_1 = and i1 %or_ln223, i1 %cond64_i

]]></Node>
<StgValue><ssdm name="and_ln223_1"/></StgValue>
</operation>

<operation id="575" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="34" op_0_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:106 %zext_ln223_4 = zext i1 %and_ln223_1

]]></Node>
<StgValue><ssdm name="zext_ln223_4"/></StgValue>
</operation>

<operation id="576" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:107 %add_ln223_4 = add i34 %select_ln223_4, i34 %zext_ln223_4

]]></Node>
<StgValue><ssdm name="add_ln223_4"/></StgValue>
</operation>

<operation id="577" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:108 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %add_ln223_4, i32 33

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="578" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:109 %xor_ln223_2 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_2"/></StgValue>
</operation>

<operation id="579" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:110 %xor_ln223_4 = xor i1 %icmp_ln223_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_4"/></StgValue>
</operation>

<operation id="580" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:111 %and_ln223_2 = and i1 %icmp_ln223_1, i1 %xor_ln223_4

]]></Node>
<StgValue><ssdm name="and_ln223_2"/></StgValue>
</operation>

<operation id="581" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:112 %sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln223_2, i1 %and_ln223_2

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="582" st_id="44" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="34" op_0_bw="34" op_1_bw="2" op_2_bw="34" op_3_bw="2" op_4_bw="34" op_5_bw="2" op_6_bw="34" op_7_bw="34" op_8_bw="2">
<![CDATA[
for.end55.loopexit_ifconv:113 %ref_tmp_i_i_i = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 %trunc_ln223_4, i2 1, i34 %add_ln223_4, i2 0, i34 %select_ln223_5, i34 0, i2 %sel_tmp2

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_i"/></StgValue>
</operation>

<operation id="583" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:114 %and_ln223_12 = and i1 %and_ln223_2, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln223_12"/></StgValue>
</operation>

<operation id="584" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:115 %carry_1_i = and i1 %and_ln223_12, i1 %xor_ln223_2

]]></Node>
<StgValue><ssdm name="carry_1_i"/></StgValue>
</operation>

<operation id="585" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end55.loopexit_ifconv:119 %icmp_ln223_9 = icmp_sgt  i11 %tmp_26, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln223_9"/></StgValue>
</operation>

<operation id="586" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:123 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ref_tmp_i_i_i, i32 33

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="587" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:126 %xor_ln223_11 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_11"/></StgValue>
</operation>

<operation id="588" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:130 %icmp_ln223_12 = icmp_slt  i12 %add_ln223_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_12"/></StgValue>
</operation>

<operation id="589" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:131 %icmp_ln223_13 = icmp_ult  i12 %add_ln223_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_13"/></StgValue>
</operation>

<operation id="590" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:137 %icmp_ln223_14 = icmp_eq  i54 %lshr_ln223, i54 %lshr_ln223_1

]]></Node>
<StgValue><ssdm name="icmp_ln223_14"/></StgValue>
</operation>

<operation id="591" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:138 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln223_7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="592" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:139 %xor_ln223_12 = xor i1 %tmp_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_12"/></StgValue>
</operation>

<operation id="593" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:140 %Range2_all_ones_1_i = select i1 %icmp_ln223_13, i1 %icmp_ln223_14, i1 %xor_ln223_12

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_i"/></StgValue>
</operation>

<operation id="594" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.end55.loopexit_ifconv:144 %icmp_ln223_15 = icmp_eq  i54 %lshr_ln223, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln223_15"/></StgValue>
</operation>

<operation id="595" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end55.loopexit_ifconv:146 %icmp_ln223_16 = icmp_eq  i12 %add_ln223_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln223_16"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="596" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:132 %and_ln223_3 = and i1 %tmp_22, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln223_3"/></StgValue>
</operation>

<operation id="597" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:141 %and_ln223_4 = and i1 %icmp_ln223_12, i1 %xor_ln223_11

]]></Node>
<StgValue><ssdm name="and_ln223_4"/></StgValue>
</operation>

<operation id="598" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:142 %and_ln223_5 = and i1 %Range2_all_ones_1_i, i1 %lD_0_i

]]></Node>
<StgValue><ssdm name="and_ln223_5"/></StgValue>
</operation>

<operation id="599" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:143 %xor_ln223_3 = xor i1 %lD_0_i, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_3"/></StgValue>
</operation>

<operation id="600" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:145 %and_ln223_6 = and i1 %icmp_ln223_15, i1 %xor_ln223_3

]]></Node>
<StgValue><ssdm name="and_ln223_6"/></StgValue>
</operation>

<operation id="601" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:148 %or_ln223_1 = or i1 %icmp_ln223_17, i1 %xor_ln223_11

]]></Node>
<StgValue><ssdm name="or_ln223_1"/></StgValue>
</operation>

<operation id="602" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:149 %xor_ln223_13 = xor i1 %icmp_ln223_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_13"/></StgValue>
</operation>

<operation id="603" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:150 %or_ln223_6 = or i1 %tmp_28, i1 %xor_ln223_13

]]></Node>
<StgValue><ssdm name="or_ln223_6"/></StgValue>
</operation>

<operation id="604" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:151 %and_ln223_13 = and i1 %icmp_ln223_16, i1 %or_ln223_6

]]></Node>
<StgValue><ssdm name="and_ln223_13"/></StgValue>
</operation>

<operation id="605" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:152 %sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln223_4, i1 %and_ln223_13

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="606" st_id="45" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end55.loopexit_ifconv:153 %Range1_all_ones_2_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln223_5, i2 1, i1 %lD_0_i, i2 0, i1 %xor_ln223_11, i1 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2_i"/></StgValue>
</operation>

<operation id="607" st_id="45" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end55.loopexit_ifconv:154 %Range1_all_zeros_2_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln223_6, i2 1, i1 %xor_ln223_3, i2 0, i1 %or_ln223_1, i1 0, i2 %sel_tmp

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2_i"/></StgValue>
</operation>

<operation id="608" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:155 %select_ln223_7 = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i

]]></Node>
<StgValue><ssdm name="select_ln223_7"/></StgValue>
</operation>

<operation id="609" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:156 %or_ln223_2 = or i1 %tmp_28, i1 %xor_ln223_3

]]></Node>
<StgValue><ssdm name="or_ln223_2"/></StgValue>
</operation>

<operation id="610" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:157 %and_ln223_7 = and i1 %Range2_all_ones_1_i, i1 %or_ln223_2

]]></Node>
<StgValue><ssdm name="and_ln223_7"/></StgValue>
</operation>

<operation id="611" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:158 %cond192_i = select i1 %carry_1_i, i1 %and_ln223_7, i1 %Range1_all_ones_2_i

]]></Node>
<StgValue><ssdm name="cond192_i"/></StgValue>
</operation>

<operation id="612" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:159 %and_ln223_8 = and i1 %carry_1_i, i1 %Range1_all_ones_2_i

]]></Node>
<StgValue><ssdm name="and_ln223_8"/></StgValue>
</operation>

<operation id="613" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:160 %xor_ln223_6 = xor i1 %and_ln223_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_6"/></StgValue>
</operation>

<operation id="614" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:161 %not_icmp_ln223_10136 = xor i1 %icmp_ln223_10, i1 1

]]></Node>
<StgValue><ssdm name="not_icmp_ln223_10136"/></StgValue>
</operation>

<operation id="615" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:162 %deleted_ones_0_i = or i1 %cond192_i, i1 %not_icmp_ln223_10136

]]></Node>
<StgValue><ssdm name="deleted_ones_0_i"/></StgValue>
</operation>

<operation id="616" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:163 %and_ln223_14 = and i1 %icmp_ln223_10, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln223_14"/></StgValue>
</operation>

<operation id="617" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:164 %sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %not_icmp_ln223_10136, i1 %and_ln223_14

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="618" st_id="45" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
for.end55.loopexit_ifconv:165 %neg_src_0_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 %and_ln223_3, i2 1, i1 %xor_ln223_6, i2 0, i1 0, i1 0, i2 %sel_tmp1

]]></Node>
<StgValue><ssdm name="neg_src_0_i"/></StgValue>
</operation>

<operation id="619" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:166 %xor_ln223_7 = xor i1 %select_ln223_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_7"/></StgValue>
</operation>

<operation id="620" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:167 %and_ln223_15 = and i1 %icmp_ln223_10, i1 %xor_ln223_7

]]></Node>
<StgValue><ssdm name="and_ln223_15"/></StgValue>
</operation>

<operation id="621" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:168 %or_ln223_3 = or i1 %tmp_27, i1 %and_ln223_15

]]></Node>
<StgValue><ssdm name="or_ln223_3"/></StgValue>
</operation>

<operation id="622" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:169 %xor_ln223_8 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_8"/></StgValue>
</operation>

<operation id="623" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:170 %and_ln223_9 = and i1 %or_ln223_3, i1 %xor_ln223_8

]]></Node>
<StgValue><ssdm name="and_ln223_9"/></StgValue>
</operation>

<operation id="624" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:171 %and_ln223_10 = and i1 %tmp_27, i1 %deleted_ones_0_i

]]></Node>
<StgValue><ssdm name="and_ln223_10"/></StgValue>
</operation>

<operation id="625" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:172 %xor_ln223_9 = xor i1 %and_ln223_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_9"/></StgValue>
</operation>

<operation id="626" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:173 %and_ln223_11 = and i1 %neg_src_0_i, i1 %xor_ln223_9

]]></Node>
<StgValue><ssdm name="and_ln223_11"/></StgValue>
</operation>

<operation id="627" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:174 %or_ln223_4 = or i1 %and_ln223_11, i1 %and_ln223_9

]]></Node>
<StgValue><ssdm name="or_ln223_4"/></StgValue>
</operation>

<operation id="628" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:176 %or_ln223_5 = or i1 %tmp_20, i1 %icmp_ln223

]]></Node>
<StgValue><ssdm name="or_ln223_5"/></StgValue>
</operation>

<operation id="629" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:177 %xor_ln223_10 = xor i1 %or_ln223_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_10"/></StgValue>
</operation>

<operation id="630" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:178 %and_ln223_16 = and i1 %or_ln223_4, i1 %xor_ln223_10

]]></Node>
<StgValue><ssdm name="and_ln223_16"/></StgValue>
</operation>

<operation id="631" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:179 %and_ln223_17 = and i1 %and_ln223_16, i1 %icmp_ln223_9

]]></Node>
<StgValue><ssdm name="and_ln223_17"/></StgValue>
</operation>

<operation id="632" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:180 %sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %or_ln223_5, i1 %and_ln223_17

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="633" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:175 %select_ln223_8 = select i1 %and_ln223_9, i34 8589934591, i34 8589934592

]]></Node>
<StgValue><ssdm name="select_ln223_8"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="34" op_0_bw="34" op_1_bw="2" op_2_bw="34" op_3_bw="2" op_4_bw="34" op_5_bw="2" op_6_bw="34" op_7_bw="34" op_8_bw="2">
<![CDATA[
for.end55.loopexit_ifconv:181 %new_L_diag_re_s = sparsemux i34 @_ssdm_op_SparseMux.ap_auto.3i34.i34.i2, i2 2, i34 0, i2 1, i34 %select_ln223_8, i2 0, i34 %ref_tmp_i_i_i, i34 0, i2 %sel_tmp3

]]></Node>
<StgValue><ssdm name="new_L_diag_re_s"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:183 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 33

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="636" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:184 %trunc_ln59_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %new_L_diag_re_s, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="trunc_ln59_3"/></StgValue>
</operation>

<operation id="637" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:185 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 16

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="638" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="34">
<![CDATA[
for.end55.loopexit_ifconv:186 %trunc_ln59_4 = trunc i34 %new_L_diag_re_s

]]></Node>
<StgValue><ssdm name="trunc_ln59_4"/></StgValue>
</operation>

<operation id="639" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end55.loopexit_ifconv:187 %icmp_ln59_3 = icmp_ne  i16 %trunc_ln59_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln59_3"/></StgValue>
</operation>

<operation id="640" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:188 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="641" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:189 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %new_L_diag_re_s, i32 17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="642" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:190 %or_ln59_9 = or i1 %tmp_33, i1 %icmp_ln59_3

]]></Node>
<StgValue><ssdm name="or_ln59_9"/></StgValue>
</operation>

<operation id="643" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:191 %and_ln59_5 = and i1 %or_ln59_9, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln59_5"/></StgValue>
</operation>

<operation id="644" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:192 %zext_ln59_3 = zext i1 %and_ln59_5

]]></Node>
<StgValue><ssdm name="zext_ln59_3"/></StgValue>
</operation>

<operation id="645" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end55.loopexit_ifconv:193 %add_ln59_3 = add i16 %trunc_ln59_3, i16 %zext_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="646" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:194 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln59_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="647" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:195 %xor_ln59_5 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_5"/></StgValue>
</operation>

<operation id="648" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:196 %and_ln59_11 = and i1 %tmp_32, i1 %xor_ln59_5

]]></Node>
<StgValue><ssdm name="and_ln59_11"/></StgValue>
</operation>

<operation id="649" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:197 %xor_ln59_10 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_10"/></StgValue>
</operation>

<operation id="650" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:198 %select_ln59_6 = select i1 %and_ln59_11, i1 %tmp_30, i1 %xor_ln59_10

]]></Node>
<StgValue><ssdm name="select_ln59_6"/></StgValue>
</operation>

<operation id="651" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:199 %select_ln59_10 = select i1 %and_ln59_11, i1 %xor_ln59_10, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln59_10"/></StgValue>
</operation>

<operation id="652" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:200 %xor_ln59_11 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_11"/></StgValue>
</operation>

<operation id="653" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:201 %or_ln59_10 = or i1 %tmp_34, i1 %xor_ln59_11

]]></Node>
<StgValue><ssdm name="or_ln59_10"/></StgValue>
</operation>

<operation id="654" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:202 %xor_ln59_12 = xor i1 %select_ln59_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln59_12"/></StgValue>
</operation>

<operation id="655" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:203 %or_ln59_11 = or i1 %tmp_34, i1 %xor_ln59_12

]]></Node>
<StgValue><ssdm name="or_ln59_11"/></StgValue>
</operation>

<operation id="656" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:204 %and_ln59_15 = and i1 %or_ln59_11, i1 %xor_ln59_10

]]></Node>
<StgValue><ssdm name="and_ln59_15"/></StgValue>
</operation>

<operation id="657" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:205 %and_ln59_16 = and i1 %tmp_34, i1 %select_ln59_10

]]></Node>
<StgValue><ssdm name="and_ln59_16"/></StgValue>
</operation>

<operation id="658" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:206 %xor_ln59_13 = xor i1 %and_ln59_16, i1 %or_ln59_10

]]></Node>
<StgValue><ssdm name="xor_ln59_13"/></StgValue>
</operation>

<operation id="659" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:207 %and_ln59_17 = and i1 %xor_ln59_13, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln59_17"/></StgValue>
</operation>

<operation id="660" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end55.loopexit_ifconv:208 %select_ln59_11 = select i1 %and_ln59_15, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln59_11"/></StgValue>
</operation>

<operation id="661" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:209 %or_ln59_12 = or i1 %and_ln59_15, i1 %and_ln59_17

]]></Node>
<StgValue><ssdm name="or_ln59_12"/></StgValue>
</operation>

<operation id="662" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end55.loopexit_ifconv:210 %tmp2_re_24 = select i1 %or_ln59_12, i16 %select_ln59_11, i16 %add_ln59_3

]]></Node>
<StgValue><ssdm name="tmp2_re_24"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="663" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end55.loopexit_ifconv:0 %return_code_load_1 = load i32 %return_code

]]></Node>
<StgValue><ssdm name="return_code_load_1"/></StgValue>
</operation>

<operation id="664" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end55.loopexit_ifconv:182 %return_code_1 = select i1 %tmp_20, i32 1, i32 %return_code_load_1

]]></Node>
<StgValue><ssdm name="return_code_1"/></StgValue>
</operation>

<operation id="665" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
for.end55.loopexit_ifconv:211 %d = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp2_re_24, i1 0

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="666" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end55.loopexit_ifconv:212 %icmp_ln310 = icmp_eq  i16 %tmp2_re_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="667" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end55.loopexit_ifconv:213 %br_ln310 = br i1 %icmp_ln310, void %if.end.i.i.i57.i, void %for.inc74

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="668" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="34" op_0_bw="17">
<![CDATA[
if.end.i.i.i57.i:0 %sext_ln313 = sext i17 %d

]]></Node>
<StgValue><ssdm name="sext_ln313"/></StgValue>
</operation>

<operation id="669" st_id="48" stage="38" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="670" st_id="49" stage="37" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="671" st_id="50" stage="36" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="672" st_id="51" stage="35" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="673" st_id="52" stage="34" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="674" st_id="53" stage="33" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="675" st_id="54" stage="32" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="676" st_id="55" stage="31" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="677" st_id="56" stage="30" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="678" st_id="57" stage="29" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="679" st_id="58" stage="28" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="680" st_id="59" stage="27" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="681" st_id="60" stage="26" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="682" st_id="61" stage="25" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="683" st_id="62" stage="24" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="684" st_id="63" stage="23" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="685" st_id="64" stage="22" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="686" st_id="65" stage="21" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="687" st_id="66" stage="20" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="688" st_id="67" stage="19" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="689" st_id="68" stage="18" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="690" st_id="69" stage="17" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="691" st_id="70" stage="16" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="692" st_id="71" stage="15" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="693" st_id="72" stage="14" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="694" st_id="73" stage="13" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="695" st_id="74" stage="12" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="696" st_id="75" stage="11" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="697" st_id="76" stage="10" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="698" st_id="77" stage="9" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="699" st_id="78" stage="8" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="700" st_id="79" stage="7" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="701" st_id="80" stage="6" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="702" st_id="81" stage="5" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="703" st_id="82" stage="4" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="704" st_id="83" stage="3" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="705" st_id="84" stage="2" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="706" st_id="85" stage="1" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i57.i:1 %sdiv_ln313 = sdiv i34 4294967296, i34 %sext_ln313

]]></Node>
<StgValue><ssdm name="sdiv_ln313"/></StgValue>
</operation>

<operation id="707" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i.i.i57.i:2 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln313, i32 33

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="708" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="33" op_0_bw="34">
<![CDATA[
if.end.i.i.i57.i:3 %trunc_ln313 = trunc i34 %sdiv_ln313

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="709" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
if.end.i.i.i57.i:4 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sdiv_ln313, i32 32

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="710" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i57.i:5 %xor_ln313 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln313"/></StgValue>
</operation>

<operation id="711" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i57.i:6 %and_ln313 = and i1 %tmp_75, i1 %xor_ln313

]]></Node>
<StgValue><ssdm name="and_ln313"/></StgValue>
</operation>

<operation id="712" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.end.i.i.i57.i:7 %select_ln313 = select i1 %and_ln313, i33 4294967295, i33 4294967296

]]></Node>
<StgValue><ssdm name="select_ln313"/></StgValue>
</operation>

<operation id="713" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.i57.i:8 %xor_ln313_1 = xor i1 %tmp_75, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="xor_ln313_1"/></StgValue>
</operation>

<operation id="714" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.end.i.i.i57.i:9 %select_ln313_1 = select i1 %xor_ln313_1, i33 %select_ln313, i33 %trunc_ln313

]]></Node>
<StgValue><ssdm name="select_ln313_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="715" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i.i57.i:10 %br_ln0 = br void %for.inc74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="716" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
for.inc74:0 %new_L_diag_recip = phi i33 %select_ln313_1, void %if.end.i.i.i57.i, i33 0, void %for.end55.loopexit_ifconv

]]></Node>
<StgValue><ssdm name="new_L_diag_recip"/></StgValue>
</operation>

<operation id="717" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc74:1 %switch_ln518 = switch i2 %i_1, void %arrayidx67.case.2, i2 0, void %arrayidx67.case.0, i2 1, void %arrayidx67.case.1

]]></Node>
<StgValue><ssdm name="switch_ln518"/></StgValue>
</operation>

<operation id="718" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
arrayidx67.case.1:0 %store_ln518 = store i33 %new_L_diag_recip, i33 %diag_internal_1

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="719" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.1:1 %br_ln518 = br void %arrayidx67.exit

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="720" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
arrayidx67.case.0:0 %store_ln518 = store i33 %new_L_diag_recip, i33 %diag_internal

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="721" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.0:1 %br_ln518 = br void %arrayidx67.exit

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="722" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.case.2:0 %br_ln518 = br void %arrayidx67.exit

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="723" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx67.exit:0 %store_ln84 = store i16 %tmp2_re_24, i4 %this_re_2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="724" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
arrayidx67.exit:1 %store_ln84 = store i16 0, i4 %this_im_2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="725" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx67.exit:2 %store_ln463 = store i2 %i_2, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln463"/></StgValue>
</operation>

<operation id="726" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx67.exit:3 %store_ln444 = store i32 %return_code_1, i32 %return_code

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="727" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
arrayidx67.exit:4 %br_ln463 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
