<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1820pt" height="758pt"
 viewBox="0.00 0.00 1820.00 758.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 754)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-754 1816,-754 1816,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1792,-8 1792,-8 1798,-8 1804,-14 1804,-20 1804,-20 1804,-730 1804,-730 1804,-736 1798,-742 1792,-742 1792,-742 20,-742 20,-742 14,-742 8,-736 8,-730 8,-730 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="906" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="906" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:2147483648&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1784,-16 1784,-16 1790,-16 1796,-22 1796,-28 1796,-28 1796,-684 1796,-684 1796,-690 1790,-696 1784,-696 1784,-696 28,-696 28,-696 22,-696 16,-690 16,-684 16,-684 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="906" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="906" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M1172,-138C1172,-138 1776,-138 1776,-138 1782,-138 1788,-144 1788,-150 1788,-150 1788,-486 1788,-486 1788,-492 1782,-498 1776,-498 1776,-498 1172,-498 1172,-498 1166,-498 1160,-492 1160,-486 1160,-486 1160,-150 1160,-150 1160,-144 1166,-138 1172,-138"/>
<text text-anchor="middle" x="1474" y="-482.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1474" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">: BigProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M1180,-146C1180,-146 1768,-146 1768,-146 1774,-146 1780,-152 1780,-158 1780,-158 1780,-440 1780,-440 1780,-446 1774,-452 1768,-452 1768,-452 1180,-452 1180,-452 1174,-452 1168,-446 1168,-440 1168,-440 1168,-158 1168,-158 1168,-152 1174,-146 1180,-146"/>
<text text-anchor="middle" x="1474" y="-436.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="1474" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">: BigCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=512&#10;&#10;umPhysIntRegs=512&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=256&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1188,-154C1188,-154 1760,-154 1760,-154 1766,-154 1772,-160 1772,-166 1772,-166 1772,-394 1772,-394 1772,-400 1766,-406 1760,-406 1760,-406 1188,-406 1188,-406 1182,-406 1176,-400 1176,-394 1176,-394 1176,-166 1176,-166 1176,-160 1182,-154 1188,-154"/>
<text text-anchor="middle" x="1474" y="-390.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1474" y="-375.8" font-family="Arial" font-size="14.00" fill="#000000">: BigO3</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1400,-162C1400,-162 1752,-162 1752,-162 1758,-162 1764,-168 1764,-174 1764,-174 1764,-348 1764,-348 1764,-354 1758,-360 1752,-360 1752,-360 1400,-360 1400,-360 1394,-360 1388,-354 1388,-348 1388,-348 1388,-174 1388,-174 1388,-168 1394,-162 1400,-162"/>
<text text-anchor="middle" x="1576" y="-344.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1576" y="-329.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1592,-170C1592,-170 1744,-170 1744,-170 1750,-170 1756,-176 1756,-182 1756,-182 1756,-302 1756,-302 1756,-308 1750,-314 1744,-314 1744,-314 1592,-314 1592,-314 1586,-314 1580,-308 1580,-302 1580,-302 1580,-182 1580,-182 1580,-176 1586,-170 1592,-170"/>
<text text-anchor="middle" x="1668" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1668" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1600,-178C1600,-178 1736,-178 1736,-178 1742,-178 1748,-184 1748,-190 1748,-190 1748,-256 1748,-256 1748,-262 1742,-268 1736,-268 1736,-268 1600,-268 1600,-268 1594,-268 1588,-262 1588,-256 1588,-256 1588,-190 1588,-190 1588,-184 1594,-178 1600,-178"/>
<text text-anchor="middle" x="1668" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1668" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1408,-170C1408,-170 1560,-170 1560,-170 1566,-170 1572,-176 1572,-182 1572,-182 1572,-302 1572,-302 1572,-308 1566,-314 1560,-314 1560,-314 1408,-314 1408,-314 1402,-314 1396,-308 1396,-302 1396,-302 1396,-182 1396,-182 1396,-176 1402,-170 1408,-170"/>
<text text-anchor="middle" x="1484" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1484" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1416,-178C1416,-178 1552,-178 1552,-178 1558,-178 1564,-184 1564,-190 1564,-190 1564,-256 1564,-256 1564,-262 1558,-268 1552,-268 1552,-268 1416,-268 1416,-268 1410,-268 1404,-262 1404,-256 1404,-256 1404,-190 1404,-190 1404,-184 1410,-178 1416,-178"/>
<text text-anchor="middle" x="1484" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1484" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust115"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M250,-506C250,-506 366,-506 366,-506 372,-506 378,-512 378,-518 378,-518 378,-638 378,-638 378,-644 372,-650 366,-650 366,-650 250,-650 250,-650 244,-650 238,-644 238,-638 238,-638 238,-518 238,-518 238,-512 244,-506 250,-506"/>
<text text-anchor="middle" x="308" y="-634.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="308" y="-619.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust116"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M275,-514C275,-514 328,-514 328,-514 334,-514 340,-520 340,-526 340,-526 340,-592 340,-592 340,-598 334,-604 328,-604 328,-604 275,-604 275,-604 269,-604 263,-598 263,-592 263,-592 263,-526 263,-526 263,-520 269,-514 275,-514"/>
<text text-anchor="middle" x="301.5" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="301.5" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust120"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 1140,-24 1140,-24 1146,-24 1152,-30 1152,-36 1152,-36 1152,-302 1152,-302 1152,-308 1146,-314 1140,-314 1140,-314 36,-314 36,-314 30,-314 24,-308 24,-302 24,-302 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="588" y="-298.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="588" y="-283.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust121" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust121"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-32C44,-32 356,-32 356,-32 362,-32 368,-38 368,-44 368,-44 368,-256 368,-256 368,-262 362,-268 356,-268 356,-268 44,-268 44,-268 38,-268 32,-262 32,-256 32,-256 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="200" y="-252.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-237.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust124"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-40C52,-40 166,-40 166,-40 172,-40 178,-46 178,-52 178,-52 178,-118 178,-118 178,-124 172,-130 166,-130 166,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="109" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust126" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust126"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=65536&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M582,-40C582,-40 744,-40 744,-40 750,-40 756,-46 756,-52 756,-52 756,-118 756,-118 756,-124 750,-130 744,-130 744,-130 582,-130 582,-130 576,-130 570,-124 570,-118 570,-118 570,-52 570,-52 570,-46 576,-40 582,-40"/>
<text text-anchor="middle" x="663" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="663" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust136"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=65536&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-40C388,-40 550,-40 550,-40 556,-40 562,-46 562,-52 562,-52 562,-118 562,-118 562,-124 556,-130 550,-130 550,-130 388,-130 388,-130 382,-130 376,-124 376,-118 376,-118 376,-52 376,-52 376,-46 382,-40 388,-40"/>
<text text-anchor="middle" x="469" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="469" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust146" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust146"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M970,-40C970,-40 1132,-40 1132,-40 1138,-40 1144,-46 1144,-52 1144,-52 1144,-118 1144,-118 1144,-124 1138,-130 1132,-130 1132,-130 970,-130 970,-130 964,-130 958,-124 958,-118 958,-118 958,-52 958,-52 958,-46 964,-40 970,-40"/>
<text text-anchor="middle" x="1051" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="1051" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust152" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust152"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M776,-40C776,-40 938,-40 938,-40 944,-40 950,-46 950,-52 950,-52 950,-118 950,-118 950,-124 944,-130 938,-130 938,-130 776,-130 776,-130 770,-130 764,-124 764,-118 764,-118 764,-52 764,-52 764,-46 770,-40 776,-40"/>
<text text-anchor="middle" x="857" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="857" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M203.5,-558C203.5,-558 136.5,-558 136.5,-558 130.5,-558 124.5,-552 124.5,-546 124.5,-546 124.5,-534 124.5,-534 124.5,-528 130.5,-522 136.5,-522 136.5,-522 203.5,-522 203.5,-522 209.5,-522 215.5,-528 215.5,-534 215.5,-534 215.5,-546 215.5,-546 215.5,-552 209.5,-558 203.5,-558"/>
<text text-anchor="middle" x="170" y="-536.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node7" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-222C212,-222 128,-222 128,-222 122,-222 116,-216 116,-210 116,-210 116,-198 116,-198 116,-192 122,-186 128,-186 128,-186 212,-186 212,-186 218,-186 224,-192 224,-198 224,-198 224,-210 224,-210 224,-216 218,-222 212,-222"/>
<text text-anchor="middle" x="170" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-521.98C170,-467.83 170,-299.22 170,-232.54"/>
<polygon fill="black" stroke="black" points="173.5,-232.39 170,-222.39 166.5,-232.39 173.5,-232.39"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1368,-222C1368,-222 1306,-222 1306,-222 1300,-222 1294,-216 1294,-210 1294,-210 1294,-198 1294,-198 1294,-192 1300,-186 1306,-186 1306,-186 1368,-186 1368,-186 1374,-186 1380,-192 1380,-198 1380,-198 1380,-210 1380,-210 1380,-216 1374,-222 1368,-222"/>
<text text-anchor="middle" x="1337" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node11" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M735.5,-84C735.5,-84 688.5,-84 688.5,-84 682.5,-84 676.5,-78 676.5,-72 676.5,-72 676.5,-60 676.5,-60 676.5,-54 682.5,-48 688.5,-48 688.5,-48 735.5,-48 735.5,-48 741.5,-48 747.5,-54 747.5,-60 747.5,-60 747.5,-72 747.5,-72 747.5,-78 741.5,-84 735.5,-84"/>
<text text-anchor="middle" x="712" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M1328.83,-185.84C1320.32,-170.17 1305.37,-147.98 1285,-138 1258.81,-125.16 786.04,-143.15 760,-130 744.54,-122.2 732.68,-106.82 724.61,-93.22"/>
<polygon fill="black" stroke="black" points="727.53,-91.26 719.63,-84.2 721.4,-94.64 727.53,-91.26"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1263.5,-222C1263.5,-222 1196.5,-222 1196.5,-222 1190.5,-222 1184.5,-216 1184.5,-210 1184.5,-210 1184.5,-198 1184.5,-198 1184.5,-192 1190.5,-186 1196.5,-186 1196.5,-186 1263.5,-186 1263.5,-186 1269.5,-186 1275.5,-192 1275.5,-198 1275.5,-198 1275.5,-210 1275.5,-210 1275.5,-216 1269.5,-222 1263.5,-222"/>
<text text-anchor="middle" x="1230" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-84C541.5,-84 494.5,-84 494.5,-84 488.5,-84 482.5,-78 482.5,-72 482.5,-72 482.5,-60 482.5,-60 482.5,-54 488.5,-48 494.5,-48 494.5,-48 541.5,-48 541.5,-48 547.5,-48 553.5,-54 553.5,-60 553.5,-60 553.5,-72 553.5,-72 553.5,-78 547.5,-84 541.5,-84"/>
<text text-anchor="middle" x="518" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M1184.13,-202.59C1051.81,-200.69 672.13,-190.01 566,-130 551.02,-121.53 539.22,-106.29 531.07,-92.92"/>
<polygon fill="black" stroke="black" points="534.01,-91.02 526.01,-84.07 527.93,-94.49 534.01,-91.02"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1638,-222C1638,-222 1608,-222 1608,-222 1602,-222 1596,-216 1596,-210 1596,-210 1596,-198 1596,-198 1596,-192 1602,-186 1608,-186 1608,-186 1638,-186 1638,-186 1644,-186 1650,-192 1650,-198 1650,-198 1650,-210 1650,-210 1650,-216 1644,-222 1638,-222"/>
<text text-anchor="middle" x="1623" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1123.5,-84C1123.5,-84 1076.5,-84 1076.5,-84 1070.5,-84 1064.5,-78 1064.5,-72 1064.5,-72 1064.5,-60 1064.5,-60 1064.5,-54 1070.5,-48 1076.5,-48 1076.5,-48 1123.5,-48 1123.5,-48 1129.5,-48 1135.5,-54 1135.5,-60 1135.5,-60 1135.5,-72 1135.5,-72 1135.5,-78 1129.5,-84 1123.5,-84"/>
<text text-anchor="middle" x="1100" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1613.41,-185.85C1603.95,-170.65 1588,-149.18 1568,-138 1495.95,-97.74 1248.88,-76.95 1145.77,-69.86"/>
<polygon fill="black" stroke="black" points="1145.88,-66.36 1135.67,-69.18 1145.41,-73.34 1145.88,-66.36"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1454,-222C1454,-222 1424,-222 1424,-222 1418,-222 1412,-216 1412,-210 1412,-210 1412,-198 1412,-198 1412,-192 1418,-186 1424,-186 1424,-186 1454,-186 1454,-186 1460,-186 1466,-192 1466,-198 1466,-198 1466,-210 1466,-210 1466,-216 1460,-222 1454,-222"/>
<text text-anchor="middle" x="1439" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M929.5,-84C929.5,-84 882.5,-84 882.5,-84 876.5,-84 870.5,-78 870.5,-72 870.5,-72 870.5,-60 870.5,-60 870.5,-54 876.5,-48 882.5,-48 882.5,-48 929.5,-48 929.5,-48 935.5,-48 941.5,-54 941.5,-60 941.5,-60 941.5,-72 941.5,-72 941.5,-78 935.5,-84 929.5,-84"/>
<text text-anchor="middle" x="906" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1436.01,-185.82C1432.33,-170.38 1424.4,-148.55 1408,-138 1386.79,-124.35 976.51,-141.39 954,-130 938.55,-122.18 926.69,-106.81 918.62,-93.2"/>
<polygon fill="black" stroke="black" points="921.54,-91.25 913.64,-84.19 915.41,-94.63 921.54,-91.25"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M316,-558C316,-558 286,-558 286,-558 280,-558 274,-552 274,-546 274,-546 274,-534 274,-534 274,-528 280,-522 286,-522 286,-522 316,-522 316,-522 322,-522 328,-528 328,-534 328,-534 328,-546 328,-546 328,-552 322,-558 316,-558"/>
<text text-anchor="middle" x="301" y="-536.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-222C348,-222 254,-222 254,-222 248,-222 242,-216 242,-210 242,-210 242,-198 242,-198 242,-192 248,-186 254,-186 254,-186 348,-186 348,-186 354,-186 360,-192 360,-198 360,-198 360,-210 360,-210 360,-216 354,-222 348,-222"/>
<text text-anchor="middle" x="301" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M301,-511.91C301,-445.69 301,-277.05 301,-222.39"/>
<polygon fill="black" stroke="black" points="297.5,-511.98 301,-521.98 304.5,-511.98 297.5,-511.98"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M646,-84C646,-84 590,-84 590,-84 584,-84 578,-78 578,-72 578,-72 578,-60 578,-60 578,-54 584,-48 590,-48 590,-48 646,-48 646,-48 652,-48 658,-54 658,-60 658,-60 658,-72 658,-72 658,-78 652,-84 646,-84"/>
<text text-anchor="middle" x="618" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge7" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M186.84,-177.63C198.03,-163.14 214.1,-146.27 233,-138 266.91,-123.16 532.71,-146.18 566,-130 585.77,-120.39 600.66,-99.32 609.34,-84.19"/>
<polygon fill="black" stroke="black" points="183.94,-175.66 180.84,-185.79 189.58,-179.81 183.94,-175.66"/>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-84C452,-84 396,-84 396,-84 390,-84 384,-78 384,-72 384,-72 384,-60 384,-60 384,-54 390,-48 396,-48 396,-48 452,-48 452,-48 458,-48 464,-54 464,-60 464,-60 464,-72 464,-72 464,-78 458,-84 452,-84"/>
<text text-anchor="middle" x="424" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M189.45,-178.07C200.93,-164.71 216.44,-148.82 233,-138 280.54,-106.96 343.55,-86.93 383.94,-76.31"/>
<polygon fill="black" stroke="black" points="186.55,-176.08 182.84,-186 191.93,-180.56 186.55,-176.08"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1034,-84C1034,-84 978,-84 978,-84 972,-84 966,-78 966,-72 966,-72 966,-60 966,-60 966,-54 972,-48 978,-48 978,-48 1034,-48 1034,-48 1040,-48 1046,-54 1046,-60 1046,-60 1046,-72 1046,-72 1046,-78 1040,-84 1034,-84"/>
<text text-anchor="middle" x="1006" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M186.8,-177.54C197.97,-163.02 214.05,-146.15 233,-138 269.8,-122.18 917.86,-147.28 954,-130 973.83,-120.52 988.71,-99.42 997.37,-84.25"/>
<polygon fill="black" stroke="black" points="183.89,-175.59 180.81,-185.73 189.54,-179.73 183.89,-175.59"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M840,-84C840,-84 784,-84 784,-84 778,-84 772,-78 772,-72 772,-72 772,-60 772,-60 772,-54 778,-48 784,-48 784,-48 840,-48 840,-48 846,-48 852,-54 852,-60 852,-60 852,-72 852,-72 852,-78 846,-84 840,-84"/>
<text text-anchor="middle" x="812" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M186.82,-177.57C197.99,-163.06 214.07,-146.19 233,-138 259.88,-126.38 733.61,-142.68 760,-130 779.81,-120.48 794.7,-99.39 803.36,-84.23"/>
<polygon fill="black" stroke="black" points="183.91,-175.61 180.82,-185.75 189.55,-179.75 183.91,-175.61"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-222C85.5,-222 52.5,-222 52.5,-222 46.5,-222 40.5,-216 40.5,-210 40.5,-210 40.5,-198 40.5,-198 40.5,-192 46.5,-186 52.5,-186 52.5,-186 85.5,-186 85.5,-186 91.5,-186 97.5,-192 97.5,-198 97.5,-198 97.5,-210 97.5,-210 97.5,-216 91.5,-222 85.5,-222"/>
<text text-anchor="middle" x="69" y="-200.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-84C90,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 90,-48 90,-48 96,-48 102,-54 102,-60 102,-60 102,-72 102,-72 102,-78 96,-84 90,-84"/>
<text text-anchor="middle" x="75" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.76,-185.78C70.78,-162.68 72.6,-121.43 73.8,-94.14"/>
<polygon fill="black" stroke="black" points="77.3,-94.23 74.25,-84.08 70.31,-93.92 77.3,-94.23"/>
</g>
</g>
</svg>
