
*** Running vivado
    with args -log design_1_AXI_ZmodADC1410_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_ZmodADC1410_1_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_ZmodADC1410_1_0.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Users/Francis' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.board' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.ipdefs/vivado-library_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.cache/ip 
Command: synth_design -top design_1_AXI_ZmodADC1410_1_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 849.270 ; gain = 177.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_ZmodADC1410_1_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/synth/design_1_AXI_ZmodADC1410_1_0.vhd:118]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter kCrossRegCnt bound to: 13 - type: integer 
	Parameter kBufferSize bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'AXI_ZmodADC1410_v1_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:55' bound to instance 'U0' of component 'AXI_ZmodADC1410_v1_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/synth/design_1_AXI_ZmodADC1410_1_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AXI_ZmodADC1410_v1_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:133]
	Parameter kBufferSize bound to: 14 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter kCrossRegCnt bound to: 13 - type: integer 
	Parameter kPolarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:63' bound to instance 'InstLaxiResetHandshake' of component 'ResetBridge' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:361]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (1#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (2#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b0 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:63' bound to instance 'InstSaxiResetHandshake' of component 'ResetBridge' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:371]
	Parameter kAxiLiteDataWidth bound to: 32 - type: integer 
	Parameter kAxiLiteAddrWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'AXI_ZmodADC1410_v1_0_S00_AXI' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:49' bound to instance 'AXI_ZmodADC1410_v1_0_S00_AXI_inst' of component 'AXI_ZmodADC1410_v1_0_S00_AXI' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:383]
INFO: [Synth 8-638] synthesizing module 'AXI_ZmodADC1410_v1_0_S00_AXI' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:158]
	Parameter kAxiLiteDataWidth bound to: 32 - type: integer 
	Parameter kAxiLiteAddrWidth bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'lSlvReg0' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg1' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg8' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg9' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg10' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg11' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg12' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg13' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg14' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg15' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-614] signal 'lSlvReg16' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:782]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:482]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:503]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:524]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:545]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:566]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:587]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:608]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:629]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:650]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:671]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:692]
INFO: [Synth 8-256] done synthesizing module 'AXI_ZmodADC1410_v1_0_S00_AXI' (3#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0_S00_AXI.vhd:158]
	Parameter kBufferSize bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'Circular_Buffer' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:52' bound to instance 'Circular_Buffer_inst' of component 'Circular_Buffer' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:444]
INFO: [Synth 8-638] synthesizing module 'Circular_Buffer' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:87]
	Parameter kBufferSize bound to: 14 - type: integer 
WARNING: [Synth 8-614] signal 'sBufferInputData' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:182]
WARNING: [Synth 8-614] signal 'xsBufferOutArray' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:182]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.25395 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (12#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'InstBRAM_Buffer' of component 'blk_mem_gen_0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:194]
WARNING: [Synth 8-614] signal 'sTriggerSource' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:252]
WARNING: [Synth 8-614] signal 'sTriggerSourceR' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:252]
WARNING: [Synth 8-614] signal 'sTrigMode' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'lWindowPosition' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sTriggerCondition' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sTransferLength' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sAddrTrigger' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sOutAddrCntStartRdy' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sBufFullRdy' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sLoadOutCntRdy' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sBufEmptyValid' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sBufEmpty' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sSetStopRdy' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:339]
WARNING: [Synth 8-614] signal 'sAddrTrigger' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:475]
WARNING: [Synth 8-614] signal 'lWindowPosition' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:475]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstLoadOutCntHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:681]
INFO: [Synth 8-638] synthesizing module 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:85]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge__parameterized1' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (12#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge__parameterized1' (12#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'HandshakeData' (13#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:85]
	Parameter kDataWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstOutAddrCntStartHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:699]
INFO: [Synth 8-638] synthesizing module 'HandshakeData__parameterized1' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:85]
	Parameter kDataWidth bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HandshakeData__parameterized1' (13#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:85]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstBufFullHandShake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:728]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstBufEmptyHandShake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:773]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstBufSetStopHandShake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:789]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstOutAddrCntEnHandShake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:852]
WARNING: [Synth 8-6014] Unused sequential element fsmcfg_state_r_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element xsOutAddrCounterR_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:511]
INFO: [Synth 8-4471] merging register 'sOutAddrCntEnRstPush_reg' into 'sOutAddrCntEnPush_reg' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:827]
WARNING: [Synth 8-6014] Unused sequential element sOutAddrCntEnRstPush_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:827]
INFO: [Synth 8-256] done synthesizing module 'Circular_Buffer' (14#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/Circular_Buffer.vhd:87]
INFO: [Synth 8-3491] module 'SPI_Adapter' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:56' bound to instance 'SPI_Adapter_inst' of component 'SPI_Adapter' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:473]
INFO: [Synth 8-638] synthesizing module 'SPI_Adapter' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:84]
INFO: [Synth 8-3491] module 'RX_FIFO' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/synth/RX_FIFO.vhd:59' bound to instance 'RECEIVE_FIFO' of component 'RX_FIFO' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:175]
INFO: [Synth 8-638] synthesizing module 'RX_FIFO' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/synth/RX_FIFO.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 127 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 126 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/synth/RX_FIFO.vhd:551]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (15#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (16#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (20#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'RX_FIFO' (37#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/synth/RX_FIFO.vhd:79]
INFO: [Synth 8-3491] module 'TX_FIFO' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/synth/TX_FIFO.vhd:59' bound to instance 'TRANSMIT_FIFO' of component 'TX_FIFO' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:194]
INFO: [Synth 8-638] synthesizing module 'TX_FIFO' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/synth/TX_FIFO.vhd:79]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 24 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 24 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 127 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 126 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/synth/TX_FIFO.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'TX_FIFO' (39#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/synth/TX_FIFO.vhd:79]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstTxFifoEmptyHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:262]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstAdcCmdDoneEmptyHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:291]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstTxFifoRdEnHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:307]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstRxFifoWrEnHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element lTxFifoEmpty_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element lTxFifoEmptyR_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:373]
INFO: [Synth 8-4471] merging register 'sRstPushTxFifoEmpty_reg' into 'sPushTxFifoEmpty_reg' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element sRstPushTxFifoEmpty_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:237]
WARNING: [Synth 8-3848] Net lSPI_CmdRxDone in module/entity SPI_Adapter does not have driver. [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:68]
WARNING: [Synth 8-3848] Net lSPI_CmdTxRxError in module/entity SPI_Adapter does not have driver. [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'SPI_Adapter' (40#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:84]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
INFO: [Synth 8-638] synthesizing module 'HandshakeData__parameterized4' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:85]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HandshakeData__parameterized4' (40#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:85]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstSyncHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:571]
	Parameter kDataWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstStreamTLHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:643]
	Parameter kDataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'HandshakeData' declared at 'c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/HandshakeData.vhd:70' bound to instance 'InstIdleHandshake' of component 'HandshakeData' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:726]
WARNING: [Synth 8-614] signal 'AxiStreamClk' is read in the process but is not in the sensitivity list [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:742]
WARNING: [Synth 8-6014] Unused sequential element sRegisters_reg[13] was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:592]
WARNING: [Synth 8-6014] Unused sequential element sRegisters_reg[4] was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:592]
WARNING: [Synth 8-6014] Unused sequential element sRegisters_reg[1] was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:592]
WARNING: [Synth 8-6014] Unused sequential element lDinTL_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:613]
INFO: [Synth 8-4471] merging register 'lRstIpushTL_reg' into 'lIpushTL_reg' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:618]
INFO: [Synth 8-4471] merging register 'sAdcSPI_IdleRstPush_reg' into 'sAdcSPI_IdlePush_reg' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:701]
INFO: [Synth 8-4471] merging register 'lIpushReg_reg[13:0]' into 'lRstIpushReg_reg[13:0]' [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:554]
WARNING: [Synth 8-6014] Unused sequential element lIpushReg_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:554]
WARNING: [Synth 8-6014] Unused sequential element lRstIpushTL_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:618]
WARNING: [Synth 8-6014] Unused sequential element sAdcSPI_IdleRstPush_reg was removed.  [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:701]
WARNING: [Synth 8-3848] Net lCMD_RX_DONE in module/entity AXI_ZmodADC1410_v1_0 does not have driver. [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:298]
WARNING: [Synth 8-3848] Net lRegisters[13] in module/entity AXI_ZmodADC1410_v1_0 does not have driver. [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'AXI_ZmodADC1410_v1_0' (41#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/AXI_ZmodADC1410_v1_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_ZmodADC1410_1_0' (42#1) [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/synth/design_1_AXI_ZmodADC1410_1_0.vhd:118]
WARNING: [Synth 8-3331] design wr_dc_fwft_ext_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port WR_RST
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port RD_RST
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/TX_FIFO.xdc] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0'
Finished Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/TX_FIFO.xdc] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0'
Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/RX_FIFO.xdc] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0'
Finished Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/RX_FIFO.xdc] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0'
Parsing XDC File [C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_AXI_ZmodADC1410_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_AXI_ZmodADC1410_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0'
Finished Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/TX_FIFO/TX_FIFO_clocks.xdc] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0'
Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0'
Finished Parsing XDC File [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ip/design_1_AXI_ZmodADC1410_1_0/src/RX_FIFO/RX_FIFO_clocks.xdc] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_AXI_ZmodADC1410_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_AXI_ZmodADC1410_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_AXI_ZmodADC1410_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_AXI_ZmodADC1410_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1280.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1280.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:34 ; elapsed = 00:02:37 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:34 ; elapsed = 00:02:37 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0. (constraint file  {C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/dont_touch.xdc}, line 17).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0. (constraint file  {C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/dont_touch.xdc}, line 23).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[0].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[10].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[11].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[12].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[13].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[14].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[15].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[16].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[17].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[18].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[19].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[1].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[20].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[21].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[22].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[23].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[24].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[25].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[26].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[27].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[2].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[3].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[4].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[5].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[6].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[7].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[8].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Circular_Buffer_inst/\GenerateBuffer[9].InstBRAM_Buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/RECEIVE_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SPI_Adapter_inst/TRANSMIT_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:37 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lSlvReg4RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sCurrentState_reg' in module 'Circular_Buffer'
INFO: [Synth 8-5544] ROM "sOutAddrCntEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sInAddrCntEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:345]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.srcs/sources_1/bd/design_1/ipshared/19a5/src/SPI_Adapter.vhd:360]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             0000
                   starm |                             0001 |                             0001
           stwaittrigger |                             0010 |                             0010
       stsendbufferdummy |                             0011 |                             0111
      stloadbuffernormal |                             0100 |                             0011
        stloadbuffernone |                             0101 |                             0100
        stoutaddrcntpush |                             0110 |                             1011
         stoutaddrcntack |                             0111 |                             1100
        stbufferfullpush |                             1000 |                             0101
         stbufferfullack |                             1001 |                             0110
            stsendbuffer |                             1010 |                             1000
               stsetstop |                             1011 |                             1001
            stsetstopack |                             1100 |                             1010
              stwaitstop |                             1101 |                             1101
                  iSTATE |                             1110 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sCurrentState_reg' using encoding 'sequential' in module 'Circular_Buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 140   
+---Registers : 
	               32 Bit    Registers := 86    
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 12    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 34    
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 86    
	                1 Bit    Registers := 268   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 60    
	  18 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ResetBridge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AXI_ZmodADC1410_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module HandshakeData 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 8     
Module HandshakeData__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module Circular_Buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	  15 Input      1 Bit        Muxes := 7     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module rd_dc_fwft_ext_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module wr_dc_fwft_ext_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module SPI_Adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module HandshakeData__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module AXI_ZmodADC1410_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 39    
	               14 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/lRegistersR_reg[0][31]' (FDR) to 'U0/lRegRstR_reg'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[0]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[1]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[2]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[3]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[4]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[5]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[6]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[7]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[8]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[9]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[10]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[11]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[12]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[13]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[14]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[15]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[16]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[17]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[18]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[19]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[20]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[21]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[22]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[23]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[24]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[25]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/sWeaBuffer_reg[26]' (FDR) to 'U0/Circular_Buffer_inst/sWeaBuffer_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAwEn_reg )
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/xsTdataAux_reg[0]' (FDRE) to 'U0/Circular_Buffer_inst/xsTdataAux_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/xsTdataAux_reg[1]' (FDRE) to 'U0/Circular_Buffer_inst/xsTdataAux_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/xsTdataAux_reg[16]' (FDRE) to 'U0/Circular_Buffer_inst/xsTdataAux_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Circular_Buffer_inst/xsTdataAux_reg[17] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[30]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[31]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[29]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[28]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[27]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[26]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[25]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[24]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[23]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[20]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[19]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[18]' (FDE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lSlvReg1_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiRrespLoc_reg[0]' (FDRE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiRrespLoc_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiRrespLoc_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiBrespLoc_reg[0]' (FDRE) to 'U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiBrespLoc_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_ZmodADC1410_v1_0_S00_AXI_inst/lAxiBrespLoc_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/xsS2MM_TkeepLoc_reg[0]' (FDR) to 'U0/Circular_Buffer_inst/xsS2MM_TkeepLoc_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/xsS2MM_TkeepLoc_reg[1]' (FDR) to 'U0/Circular_Buffer_inst/xsS2MM_TkeepLoc_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/Circular_Buffer_inst/xsS2MM_TkeepLoc_reg[2]' (FDR) to 'U0/Circular_Buffer_inst/xsS2MM_TkeepLoc_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_4 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|fifo_generator_v13_2_4 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   100|
|2     |LUT1       |    41|
|3     |LUT2       |   212|
|4     |LUT3       |   122|
|5     |LUT4       |   137|
|6     |LUT5       |   126|
|7     |LUT6       |   395|
|8     |MUXF7      |    66|
|9     |MUXF8      |    33|
|10    |RAMB18E1   |    28|
|11    |RAMB18E1_1 |     2|
|12    |SRL16E     |     6|
|13    |FDCE       |   695|
|14    |FDPE       |    52|
|15    |FDRE       |  1888|
|16    |FDSE       |    45|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                                                                  |Module                                       |Cells |
+------+------------------------------------------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                                                       |                                             |  3948|
|2     |  U0                                                                                      |AXI_ZmodADC1410_v1_0                         |  3948|
|3     |    AXI_ZmodADC1410_v1_0_S00_AXI_inst                                                     |AXI_ZmodADC1410_v1_0_S00_AXI                 |  1120|
|4     |    Circular_Buffer_inst                                                                  |Circular_Buffer                              |   610|
|5     |      \GenerateBuffer[0].InstBRAM_Buffer                                                  |blk_mem_gen_0__1                             |     1|
|6     |        U0                                                                                |blk_mem_gen_v8_4_3__1                        |     1|
|7     |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_262                 |     1|
|8     |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_263                          |     1|
|9     |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_264                 |     1|
|10    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_265                   |     1|
|11    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_266                 |     1|
|12    |      \GenerateBuffer[1].InstBRAM_Buffer                                                  |blk_mem_gen_0__2                             |     1|
|13    |        U0                                                                                |blk_mem_gen_v8_4_3__2                        |     1|
|14    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_257                 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_258                          |     1|
|16    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_259                 |     1|
|17    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_260                   |     1|
|18    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_261                 |     1|
|19    |      \GenerateBuffer[2].InstBRAM_Buffer                                                  |blk_mem_gen_0__3                             |     1|
|20    |        U0                                                                                |blk_mem_gen_v8_4_3__3                        |     1|
|21    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_252                 |     1|
|22    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_253                          |     1|
|23    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_254                 |     1|
|24    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_255                   |     1|
|25    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_256                 |     1|
|26    |      \GenerateBuffer[3].InstBRAM_Buffer                                                  |blk_mem_gen_0__4                             |     1|
|27    |        U0                                                                                |blk_mem_gen_v8_4_3__4                        |     1|
|28    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_247                 |     1|
|29    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_248                          |     1|
|30    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_249                 |     1|
|31    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_250                   |     1|
|32    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_251                 |     1|
|33    |      \GenerateBuffer[4].InstBRAM_Buffer                                                  |blk_mem_gen_0__5                             |     1|
|34    |        U0                                                                                |blk_mem_gen_v8_4_3__5                        |     1|
|35    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_242                 |     1|
|36    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_243                          |     1|
|37    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_244                 |     1|
|38    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_245                   |     1|
|39    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_246                 |     1|
|40    |      \GenerateBuffer[5].InstBRAM_Buffer                                                  |blk_mem_gen_0__6                             |     1|
|41    |        U0                                                                                |blk_mem_gen_v8_4_3__6                        |     1|
|42    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_237                 |     1|
|43    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_238                          |     1|
|44    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_239                 |     1|
|45    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_240                   |     1|
|46    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_241                 |     1|
|47    |      \GenerateBuffer[6].InstBRAM_Buffer                                                  |blk_mem_gen_0__7                             |     1|
|48    |        U0                                                                                |blk_mem_gen_v8_4_3__7                        |     1|
|49    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_232                 |     1|
|50    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_233                          |     1|
|51    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_234                 |     1|
|52    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_235                   |     1|
|53    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_236                 |     1|
|54    |      \GenerateBuffer[7].InstBRAM_Buffer                                                  |blk_mem_gen_0__8                             |     1|
|55    |        U0                                                                                |blk_mem_gen_v8_4_3__8                        |     1|
|56    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_227                 |     1|
|57    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_228                          |     1|
|58    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_229                 |     1|
|59    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_230                   |     1|
|60    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_231                 |     1|
|61    |      \GenerateBuffer[8].InstBRAM_Buffer                                                  |blk_mem_gen_0__9                             |     1|
|62    |        U0                                                                                |blk_mem_gen_v8_4_3__9                        |     1|
|63    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_222                 |     1|
|64    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_223                          |     1|
|65    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_224                 |     1|
|66    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_225                   |     1|
|67    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_226                 |     1|
|68    |      \GenerateBuffer[9].InstBRAM_Buffer                                                  |blk_mem_gen_0__10                            |     1|
|69    |        U0                                                                                |blk_mem_gen_v8_4_3__10                       |     1|
|70    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_217                 |     1|
|71    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_218                          |     1|
|72    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_219                 |     1|
|73    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_220                   |     1|
|74    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_221                 |     1|
|75    |      \GenerateBuffer[10].InstBRAM_Buffer                                                 |blk_mem_gen_0__11                            |     1|
|76    |        U0                                                                                |blk_mem_gen_v8_4_3__11                       |     1|
|77    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_212                 |     1|
|78    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_213                          |     1|
|79    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_214                 |     1|
|80    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_215                   |     1|
|81    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_216                 |     1|
|82    |      \GenerateBuffer[11].InstBRAM_Buffer                                                 |blk_mem_gen_0__12                            |     1|
|83    |        U0                                                                                |blk_mem_gen_v8_4_3__12                       |     1|
|84    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_207                 |     1|
|85    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_208                          |     1|
|86    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_209                 |     1|
|87    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_210                   |     1|
|88    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_211                 |     1|
|89    |      \GenerateBuffer[12].InstBRAM_Buffer                                                 |blk_mem_gen_0__13                            |     1|
|90    |        U0                                                                                |blk_mem_gen_v8_4_3__13                       |     1|
|91    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_202                 |     1|
|92    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_203                          |     1|
|93    |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_204                 |     1|
|94    |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_205                   |     1|
|95    |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_206                 |     1|
|96    |      \GenerateBuffer[13].InstBRAM_Buffer                                                 |blk_mem_gen_0__14                            |     1|
|97    |        U0                                                                                |blk_mem_gen_v8_4_3__14                       |     1|
|98    |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_197                 |     1|
|99    |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_198                          |     1|
|100   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_199                 |     1|
|101   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_200                   |     1|
|102   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_201                 |     1|
|103   |      \GenerateBuffer[14].InstBRAM_Buffer                                                 |blk_mem_gen_0__15                            |     1|
|104   |        U0                                                                                |blk_mem_gen_v8_4_3__15                       |     1|
|105   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_192                 |     1|
|106   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_193                          |     1|
|107   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_194                 |     1|
|108   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_195                   |     1|
|109   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_196                 |     1|
|110   |      \GenerateBuffer[15].InstBRAM_Buffer                                                 |blk_mem_gen_0__16                            |     1|
|111   |        U0                                                                                |blk_mem_gen_v8_4_3__16                       |     1|
|112   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_187                 |     1|
|113   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_188                          |     1|
|114   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_189                 |     1|
|115   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_190                   |     1|
|116   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_191                 |     1|
|117   |      \GenerateBuffer[16].InstBRAM_Buffer                                                 |blk_mem_gen_0__17                            |     1|
|118   |        U0                                                                                |blk_mem_gen_v8_4_3__17                       |     1|
|119   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_182                 |     1|
|120   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_183                          |     1|
|121   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_184                 |     1|
|122   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_185                   |     1|
|123   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_186                 |     1|
|124   |      \GenerateBuffer[17].InstBRAM_Buffer                                                 |blk_mem_gen_0__18                            |     1|
|125   |        U0                                                                                |blk_mem_gen_v8_4_3__18                       |     1|
|126   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_177                 |     1|
|127   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_178                          |     1|
|128   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_179                 |     1|
|129   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_180                   |     1|
|130   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_181                 |     1|
|131   |      \GenerateBuffer[18].InstBRAM_Buffer                                                 |blk_mem_gen_0__19                            |     1|
|132   |        U0                                                                                |blk_mem_gen_v8_4_3__19                       |     1|
|133   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_172                 |     1|
|134   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_173                          |     1|
|135   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_174                 |     1|
|136   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_175                   |     1|
|137   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_176                 |     1|
|138   |      \GenerateBuffer[19].InstBRAM_Buffer                                                 |blk_mem_gen_0__20                            |     1|
|139   |        U0                                                                                |blk_mem_gen_v8_4_3__20                       |     1|
|140   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_167                 |     1|
|141   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_168                          |     1|
|142   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_169                 |     1|
|143   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_170                   |     1|
|144   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_171                 |     1|
|145   |      \GenerateBuffer[20].InstBRAM_Buffer                                                 |blk_mem_gen_0__21                            |     1|
|146   |        U0                                                                                |blk_mem_gen_v8_4_3__21                       |     1|
|147   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_162                 |     1|
|148   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_163                          |     1|
|149   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_164                 |     1|
|150   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_165                   |     1|
|151   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_166                 |     1|
|152   |      \GenerateBuffer[21].InstBRAM_Buffer                                                 |blk_mem_gen_0__22                            |     1|
|153   |        U0                                                                                |blk_mem_gen_v8_4_3__22                       |     1|
|154   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_157                 |     1|
|155   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_158                          |     1|
|156   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_159                 |     1|
|157   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_160                   |     1|
|158   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_161                 |     1|
|159   |      \GenerateBuffer[22].InstBRAM_Buffer                                                 |blk_mem_gen_0__23                            |     1|
|160   |        U0                                                                                |blk_mem_gen_v8_4_3__23                       |     1|
|161   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_152                 |     1|
|162   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_153                          |     1|
|163   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_154                 |     1|
|164   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_155                   |     1|
|165   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_156                 |     1|
|166   |      \GenerateBuffer[23].InstBRAM_Buffer                                                 |blk_mem_gen_0__24                            |     1|
|167   |        U0                                                                                |blk_mem_gen_v8_4_3__24                       |     1|
|168   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_147                 |     1|
|169   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_148                          |     1|
|170   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_149                 |     1|
|171   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_150                   |     1|
|172   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_151                 |     1|
|173   |      \GenerateBuffer[24].InstBRAM_Buffer                                                 |blk_mem_gen_0__25                            |     1|
|174   |        U0                                                                                |blk_mem_gen_v8_4_3__25                       |     1|
|175   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_142                 |     1|
|176   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_143                          |     1|
|177   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_144                 |     1|
|178   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_145                   |     1|
|179   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_146                 |     1|
|180   |      \GenerateBuffer[25].InstBRAM_Buffer                                                 |blk_mem_gen_0__26                            |     1|
|181   |        U0                                                                                |blk_mem_gen_v8_4_3__26                       |     1|
|182   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_137                 |     1|
|183   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_138                          |     1|
|184   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_139                 |     1|
|185   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_140                   |     1|
|186   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_141                 |     1|
|187   |      \GenerateBuffer[26].InstBRAM_Buffer                                                 |blk_mem_gen_0__27                            |     1|
|188   |        U0                                                                                |blk_mem_gen_v8_4_3__27                       |     1|
|189   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth_132                 |     1|
|190   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top_133                          |     1|
|191   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr_134                 |     1|
|192   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width_135                   |     1|
|193   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper_136                 |     1|
|194   |      \GenerateBuffer[27].InstBRAM_Buffer                                                 |blk_mem_gen_0                                |     1|
|195   |        U0                                                                                |blk_mem_gen_v8_4_3                           |     1|
|196   |          inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_3_synth                     |     1|
|197   |            \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_top                              |     1|
|198   |              \valid.cstr                                                                 |blk_mem_gen_generic_cstr                     |     1|
|199   |                \ramloop[0].ram.r                                                         |blk_mem_gen_prim_width                       |     1|
|200   |                  \prim_noinit.ram                                                        |blk_mem_gen_prim_wrapper                     |     1|
|201   |      InstBufEmptyHandShake                                                               |HandshakeData_102                            |    21|
|202   |        SyncAsyncPushT                                                                    |SyncAsync_128                                |     4|
|203   |        SyncAsyncPushTBack                                                                |SyncAsync_129                                |     3|
|204   |        SyncReset                                                                         |ResetBridge__parameterized1_130              |     2|
|205   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_131                |     2|
|206   |      InstBufFullHandShake                                                                |HandshakeData_103                            |    20|
|207   |        SyncAsyncPushT                                                                    |SyncAsync_124                                |     3|
|208   |        SyncAsyncPushTBack                                                                |SyncAsync_125                                |     3|
|209   |        SyncReset                                                                         |ResetBridge__parameterized1_126              |     2|
|210   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_127                |     2|
|211   |      InstBufSetStopHandShake                                                             |HandshakeData_104                            |    16|
|212   |        SyncAsyncPushT                                                                    |SyncAsync_120                                |     3|
|213   |        SyncAsyncPushTBack                                                                |SyncAsync_121                                |     3|
|214   |        SyncReset                                                                         |ResetBridge__parameterized1_122              |     2|
|215   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_123                |     2|
|216   |      InstLoadOutCntHandshake                                                             |HandshakeData_105                            |    39|
|217   |        SyncAsyncPushT                                                                    |SyncAsync_116                                |     3|
|218   |        SyncAsyncPushTBack                                                                |SyncAsync_117                                |     3|
|219   |        SyncReset                                                                         |ResetBridge__parameterized1_118              |     2|
|220   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_119                |     2|
|221   |      InstOutAddrCntEnHandShake                                                           |HandshakeData_106                            |    21|
|222   |        SyncAsyncPushT                                                                    |SyncAsync_112                                |     4|
|223   |        SyncAsyncPushTBack                                                                |SyncAsync_113                                |     3|
|224   |        SyncReset                                                                         |ResetBridge__parameterized1_114              |     2|
|225   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_115                |     2|
|226   |      InstOutAddrCntStartHandshake                                                        |HandshakeData__parameterized1_107            |    60|
|227   |        SyncAsyncPushT                                                                    |SyncAsync_108                                |     3|
|228   |        SyncAsyncPushTBack                                                                |SyncAsync_109                                |     3|
|229   |        SyncReset                                                                         |ResetBridge__parameterized1_110              |     2|
|230   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_111                |     2|
|231   |    \GenerateHanshake[0].InstSyncHandshake                                                |HandshakeData__parameterized4                |    25|
|232   |      SyncAsyncPushT                                                                      |SyncAsync_98                                 |     3|
|233   |      SyncAsyncPushTBack                                                                  |SyncAsync_99                                 |     3|
|234   |      SyncReset                                                                           |ResetBridge__parameterized1_100              |     2|
|235   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_101                |     2|
|236   |    \GenerateHanshake[10].InstSyncHandshake                                               |HandshakeData__parameterized4_0              |    53|
|237   |      SyncAsyncPushT                                                                      |SyncAsync_94                                 |     3|
|238   |      SyncAsyncPushTBack                                                                  |SyncAsync_95                                 |     3|
|239   |      SyncReset                                                                           |ResetBridge__parameterized1_96               |     2|
|240   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_97                 |     2|
|241   |    \GenerateHanshake[11].InstSyncHandshake                                               |HandshakeData__parameterized4_1              |    53|
|242   |      SyncAsyncPushT                                                                      |SyncAsync_90                                 |     3|
|243   |      SyncAsyncPushTBack                                                                  |SyncAsync_91                                 |     3|
|244   |      SyncReset                                                                           |ResetBridge__parameterized1_92               |     2|
|245   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_93                 |     2|
|246   |    \GenerateHanshake[12].InstSyncHandshake                                               |HandshakeData__parameterized4_2              |    53|
|247   |      SyncAsyncPushT                                                                      |SyncAsync_86                                 |     3|
|248   |      SyncAsyncPushTBack                                                                  |SyncAsync_87                                 |     3|
|249   |      SyncReset                                                                           |ResetBridge__parameterized1_88               |     2|
|250   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_89                 |     2|
|251   |    \GenerateHanshake[13].InstSyncHandshake                                               |HandshakeData__parameterized4_3              |    14|
|252   |      SyncAsyncPushT                                                                      |SyncAsync_82                                 |     2|
|253   |      SyncAsyncPushTBack                                                                  |SyncAsync_83                                 |     3|
|254   |      SyncReset                                                                           |ResetBridge__parameterized1_84               |     2|
|255   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_85                 |     2|
|256   |    \GenerateHanshake[1].InstSyncHandshake                                                |HandshakeData__parameterized4_4              |    14|
|257   |      SyncAsyncPushT                                                                      |SyncAsync_78                                 |     2|
|258   |      SyncAsyncPushTBack                                                                  |SyncAsync_79                                 |     3|
|259   |      SyncReset                                                                           |ResetBridge__parameterized1_80               |     2|
|260   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_81                 |     2|
|261   |    \GenerateHanshake[2].InstSyncHandshake                                                |HandshakeData__parameterized4_5              |    45|
|262   |      SyncAsyncPushT                                                                      |SyncAsync_74                                 |     3|
|263   |      SyncAsyncPushTBack                                                                  |SyncAsync_75                                 |     3|
|264   |      SyncReset                                                                           |ResetBridge__parameterized1_76               |     2|
|265   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_77                 |     2|
|266   |    \GenerateHanshake[3].InstSyncHandshake                                                |HandshakeData__parameterized4_6              |    69|
|267   |      SyncAsyncPushT                                                                      |SyncAsync_70                                 |     3|
|268   |      SyncAsyncPushTBack                                                                  |SyncAsync_71                                 |     3|
|269   |      SyncReset                                                                           |ResetBridge__parameterized1_72               |     2|
|270   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_73                 |     2|
|271   |    \GenerateHanshake[4].InstSyncHandshake                                                |HandshakeData__parameterized4_7              |    14|
|272   |      SyncAsyncPushT                                                                      |SyncAsync_66                                 |     2|
|273   |      SyncAsyncPushTBack                                                                  |SyncAsync_67                                 |     3|
|274   |      SyncReset                                                                           |ResetBridge__parameterized1_68               |     2|
|275   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_69                 |     2|
|276   |    \GenerateHanshake[5].InstSyncHandshake                                                |HandshakeData__parameterized4_8              |    53|
|277   |      SyncAsyncPushT                                                                      |SyncAsync_62                                 |     3|
|278   |      SyncAsyncPushTBack                                                                  |SyncAsync_63                                 |     3|
|279   |      SyncReset                                                                           |ResetBridge__parameterized1_64               |     2|
|280   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_65                 |     2|
|281   |    \GenerateHanshake[6].InstSyncHandshake                                                |HandshakeData__parameterized4_9              |    53|
|282   |      SyncAsyncPushT                                                                      |SyncAsync_58                                 |     3|
|283   |      SyncAsyncPushTBack                                                                  |SyncAsync_59                                 |     3|
|284   |      SyncReset                                                                           |ResetBridge__parameterized1_60               |     2|
|285   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_61                 |     2|
|286   |    \GenerateHanshake[7].InstSyncHandshake                                                |HandshakeData__parameterized4_10             |    53|
|287   |      SyncAsyncPushT                                                                      |SyncAsync_54                                 |     3|
|288   |      SyncAsyncPushTBack                                                                  |SyncAsync_55                                 |     3|
|289   |      SyncReset                                                                           |ResetBridge__parameterized1_56               |     2|
|290   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_57                 |     2|
|291   |    \GenerateHanshake[8].InstSyncHandshake                                                |HandshakeData__parameterized4_11             |    53|
|292   |      SyncAsyncPushT                                                                      |SyncAsync_50                                 |     3|
|293   |      SyncAsyncPushTBack                                                                  |SyncAsync_51                                 |     3|
|294   |      SyncReset                                                                           |ResetBridge__parameterized1_52               |     2|
|295   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_53                 |     2|
|296   |    \GenerateHanshake[9].InstSyncHandshake                                                |HandshakeData__parameterized4_12             |    53|
|297   |      SyncAsyncPushT                                                                      |SyncAsync_46                                 |     3|
|298   |      SyncAsyncPushTBack                                                                  |SyncAsync_47                                 |     3|
|299   |      SyncReset                                                                           |ResetBridge__parameterized1_48               |     2|
|300   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_49                 |     2|
|301   |    InstIdleHandshake                                                                     |HandshakeData                                |    17|
|302   |      SyncAsyncPushT                                                                      |SyncAsync_42                                 |     3|
|303   |      SyncAsyncPushTBack                                                                  |SyncAsync_43                                 |     2|
|304   |      SyncReset                                                                           |ResetBridge__parameterized1_44               |     2|
|305   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_45                 |     2|
|306   |    InstLaxiResetHandshake                                                                |ResetBridge                                  |     4|
|307   |      SyncAsyncx                                                                          |SyncAsync_41                                 |     4|
|308   |    InstSaxiResetHandshake                                                                |ResetBridge_13                               |     4|
|309   |      SyncAsyncx                                                                          |SyncAsync_40                                 |     4|
|310   |    InstStreamTLHandshake                                                                 |HandshakeData__parameterized1                |    46|
|311   |      SyncAsyncPushT                                                                      |SyncAsync_36                                 |     3|
|312   |      SyncAsyncPushTBack                                                                  |SyncAsync_37                                 |     3|
|313   |      SyncReset                                                                           |ResetBridge__parameterized1_38               |     2|
|314   |        SyncAsyncx                                                                        |SyncAsync__parameterized0_39                 |     2|
|315   |    SPI_Adapter_inst                                                                      |SPI_Adapter                                  |   653|
|316   |      RECEIVE_FIFO                                                                        |RX_FIFO                                      |   270|
|317   |        U0                                                                                |fifo_generator_v13_2_4                       |   270|
|318   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth                 |   270|
|319   |            \gconvfifo.rf                                                                 |fifo_generator_top                           |   270|
|320   |              \grf.rf                                                                     |fifo_generator_ramfifo                       |   270|
|321   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__1                       |   107|
|322   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__4                              |    40|
|323   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__5                              |    40|
|324   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic                                     |    63|
|325   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft_33                                   |    19|
|326   |                  \gr1.grdc2.rdc                                                          |rd_dc_fwft_ext_as                            |    10|
|327   |                  \gras.rsts                                                              |rd_status_flags_as_34                        |     2|
|328   |                  rpntr                                                                   |rd_bin_cntr_35                               |    32|
|329   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic                                     |    41|
|330   |                  \gwas.wsts                                                              |wr_status_flags_as_31                        |     5|
|331   |                  wpntr                                                                   |wr_bin_cntr_32                               |    36|
|332   |                \gntv_or_sync_fifo.mem                                                    |memory                                       |    23|
|333   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3__parameterized1           |    15|
|334   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth__parameterized0     |    15|
|335   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized0              |    15|
|336   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized0     |    15|
|337   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized0       |    15|
|338   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0     |     2|
|339   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__1                 |    36|
|340   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__4                          |     5|
|341   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__5                          |     5|
|342   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__4                            |     5|
|343   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__5                            |     5|
|344   |      TRANSMIT_FIFO                                                                       |TX_FIFO                                      |   284|
|345   |        U0                                                                                |fifo_generator_v13_2_4__parameterized1       |   284|
|346   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__parameterized0 |   284|
|347   |            \gconvfifo.rf                                                                 |fifo_generator_top__parameterized0           |   284|
|348   |              \grf.rf                                                                     |fifo_generator_ramfifo__parameterized0       |   284|
|349   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs                                  |    90|
|350   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__6                              |    40|
|351   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray                                 |    40|
|352   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic__parameterized0                     |    54|
|353   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft                                      |    16|
|354   |                  \gras.rsts                                                              |rd_status_flags_as                           |     2|
|355   |                  rpntr                                                                   |rd_bin_cntr                                  |    36|
|356   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic__parameterized0                     |    65|
|357   |                  \gwas.gwdc1.wdcext                                                      |wr_dc_fwft_ext_as                            |    10|
|358   |                  \gwas.wsts                                                              |wr_status_flags_as                           |     5|
|359   |                  wpntr                                                                   |wr_bin_cntr                                  |    50|
|360   |                \gntv_or_sync_fifo.mem                                                    |memory__parameterized0                       |    39|
|361   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3__parameterized3           |    15|
|362   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth__parameterized1     |    15|
|363   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top__parameterized1              |    15|
|364   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr__parameterized1     |    15|
|365   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width__parameterized1       |    15|
|366   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1     |     2|
|367   |                rstblk                                                                    |reset_blk_ramfifo                            |    36|
|368   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__6                          |     5|
|369   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                             |     5|
|370   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__6                            |     5|
|371   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                               |     5|
|372   |      InstAdcCmdDoneEmptyHandshake                                                        |HandshakeData_14                             |    14|
|373   |        SyncAsyncPushT                                                                    |SyncAsync_27                                 |     3|
|374   |        SyncAsyncPushTBack                                                                |SyncAsync_28                                 |     2|
|375   |        SyncReset                                                                         |ResetBridge__parameterized1_29               |     2|
|376   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_30                 |     2|
|377   |      InstRxFifoWrEnHandshake                                                             |HandshakeData_15                             |    15|
|378   |        SyncAsyncPushT                                                                    |SyncAsync_23                                 |     3|
|379   |        SyncAsyncPushTBack                                                                |SyncAsync_24                                 |     2|
|380   |        SyncReset                                                                         |ResetBridge__parameterized1_25               |     2|
|381   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_26                 |     2|
|382   |      InstTxFifoEmptyHandshake                                                            |HandshakeData_16                             |    13|
|383   |        SyncAsyncPushT                                                                    |SyncAsync_19                                 |     2|
|384   |        SyncAsyncPushTBack                                                                |SyncAsync_20                                 |     2|
|385   |        SyncReset                                                                         |ResetBridge__parameterized1_21               |     2|
|386   |          SyncAsyncx                                                                      |SyncAsync__parameterized0_22                 |     2|
|387   |      InstTxFifoRdEnHandshake                                                             |HandshakeData_17                             |    16|
|388   |        SyncAsyncPushT                                                                    |SyncAsync                                    |     3|
|389   |        SyncAsyncPushTBack                                                                |SyncAsync_18                                 |     2|
|390   |        SyncReset                                                                         |ResetBridge__parameterized1                  |     2|
|391   |          SyncAsyncx                                                                      |SyncAsync__parameterized0                    |     2|
+------+------------------------------------------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1052 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:02:51 . Memory (MB): peak = 1280.801 ; gain = 609.398
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:03 . Memory (MB): peak = 1280.801 ; gain = 609.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1280.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:07 ; elapsed = 00:03:13 . Memory (MB): peak = 1280.801 ; gain = 870.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1280.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/design_1_AXI_ZmodADC1410_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_ZmodADC1410_1_0, cache-ID = d9f974fb0a9254c7
INFO: [Coretcl 2-1174] Renamed 390 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1280.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Francis Choi/Desktop/Capstone/USB104A7-ZmodADC-v2019.1-1/FPGA/vivado_proj/USB104A7_ZmodADC_Demo.runs/design_1_AXI_ZmodADC1410_1_0_synth_1/design_1_AXI_ZmodADC1410_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_ZmodADC1410_1_0_utilization_synth.rpt -pb design_1_AXI_ZmodADC1410_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 10 17:57:26 2022...
