

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases'
================================================================
* Date:           Tue Oct 28 00:02:06 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_Conv2Out_biases  |        8|        8|         1|          1|          1|     8|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 4 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc"   --->   Operation 5 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s"   --->   Operation 6 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s"   --->   Operation 7 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s"   --->   Operation 8 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s"   --->   Operation 9 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_130"   --->   Operation 10 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168"   --->   Operation 11 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167"   --->   Operation 12 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s"   --->   Operation 13 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s"   --->   Operation 14 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s"   --->   Operation 15 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s"   --->   Operation 16 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s"   --->   Operation 17 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s"   --->   Operation 18 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166"   --->   Operation 19 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165"   --->   Operation 20 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s"   --->   Operation 21 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s"   --->   Operation 22 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_129"   --->   Operation 23 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s"   --->   Operation 24 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s"   --->   Operation 25 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164"   --->   Operation 26 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163"   --->   Operation 27 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162"   --->   Operation 28 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s"   --->   Operation 29 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s"   --->   Operation 30 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s"   --->   Operation 31 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s"   --->   Operation 32 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s"   --->   Operation 33 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161"   --->   Operation 34 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160"   --->   Operation 35 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159"   --->   Operation 36 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n2_2 = load i6 %n2"   --->   Operation 39 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_2, i32 5" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %tmp, void %for.inc.split.i, void %Conv1_outftmaps.i.exitStub" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 42 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i6 %n2_2"   --->   Operation 43 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln241 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln241' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_101" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 45 'specloopname' 'specloopname_ln241' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %n2_2, i32 2, i32 4" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i3 %lshr_ln" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 47 'zext' 'zext_ln241' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.98ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1, i5 %empty" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 48 'mux' 'tmp_i' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i32 %acc2, i64 0, i64 %zext_ln241" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 49 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i32 %acc2_1, i64 0, i64 %zext_ln241" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 50 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i32 %acc2_2, i64 0, i64 %zext_ln241" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 51 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.98ns)   --->   "%tmp_1630_i = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1, i5 %empty" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 52 'mux' 'tmp_1630_i' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns)   --->   "%tmp_1631_i = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1, i5 %empty" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 53 'mux' 'tmp_1631_i' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.98ns)   --->   "%tmp_1632_i = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313, i32 <undef>, i32 <undef>, i32 <undef>, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1, i32 <undef>, i32 <undef>, i32 <undef>, i32 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1, i5 %empty" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 54 'mux' 'tmp_1632_i' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i32 %acc2_3, i64 0, i64 %zext_ln241" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 55 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln243 = store i32 %tmp_i, i3 %acc2_addr" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 56 'store' 'store_ln243' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln243 = store i32 %tmp_1630_i, i3 %acc2_1_addr" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 57 'store' 'store_ln243' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln243 = store i32 %tmp_1631_i, i3 %acc2_2_addr" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 58 'store' 'store_ln243' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln243 = store i32 %tmp_1632_i, i3 %acc2_3_addr" [src/srcnn.cpp:243->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 59 'store' 'store_ln243' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%add_ln241 = add i6 %n2_2, i6 4" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 60 'add' 'add_ln241' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln241 = store i6 %add_ln241, i6 %n2" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 61 'store' 'store_ln241' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.inc.i" [src/srcnn.cpp:241->src/srcnn.cpp:315->src/srcnn.cpp:691->src/srcnn.cpp:677]   --->   Operation 62 'br' 'br_ln241' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ acc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_129]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_130]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ acc2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                                                                                                                                 (alloca           ) [ 01]
srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1     (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1                                                 (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313                           (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1                                                 (read             ) [ 00]
srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314 (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169                                                                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170                                                                           (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1                                                 (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171                                                                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172                                                                           (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1                                                 (read             ) [ 00]
srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1                                                 (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173                                                                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174                                                                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175                                                                           (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1                                                 (read             ) [ 00]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1                                                 (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176                                                                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177                                                                           (read             ) [ 00]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178                                                                           (read             ) [ 00]
store_ln0                                                                                                                          (store            ) [ 00]
br_ln0                                                                                                                             (br               ) [ 00]
n2_2                                                                                                                               (load             ) [ 00]
specpipeline_ln0                                                                                                                   (specpipeline     ) [ 00]
tmp                                                                                                                                (bitselect        ) [ 01]
br_ln241                                                                                                                           (br               ) [ 00]
empty                                                                                                                              (trunc            ) [ 00]
speclooptripcount_ln241                                                                                                            (speclooptripcount) [ 00]
specloopname_ln241                                                                                                                 (specloopname     ) [ 00]
lshr_ln                                                                                                                            (partselect       ) [ 00]
zext_ln241                                                                                                                         (zext             ) [ 00]
tmp_i                                                                                                                              (mux              ) [ 00]
acc2_addr                                                                                                                          (getelementptr    ) [ 00]
acc2_1_addr                                                                                                                        (getelementptr    ) [ 00]
acc2_2_addr                                                                                                                        (getelementptr    ) [ 00]
tmp_1630_i                                                                                                                         (mux              ) [ 00]
tmp_1631_i                                                                                                                         (mux              ) [ 00]
tmp_1632_i                                                                                                                         (mux              ) [ 00]
acc2_3_addr                                                                                                                        (getelementptr    ) [ 00]
store_ln243                                                                                                                        (store            ) [ 00]
store_ln243                                                                                                                        (store            ) [ 00]
store_ln243                                                                                                                        (store            ) [ 00]
store_ln243                                                                                                                        (store            ) [ 00]
add_ln241                                                                                                                          (add              ) [ 00]
store_ln241                                                                                                                        (store            ) [ 00]
br_ln241                                                                                                                           (br               ) [ 00]
ret_ln0                                                                                                                            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_129">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_129"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_130">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_130"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="acc2_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_101"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.29f32.i5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="n2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="acc2_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="acc2_1_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_1_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="acc2_2_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_2_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="acc2_3_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_3_addr/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln243_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln243_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln243_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln243_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln0_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="n2_2_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_2/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lshr_ln_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="4" slack="0"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln241_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="32" slack="0"/>
<pin id="403" dir="0" index="4" bw="32" slack="0"/>
<pin id="404" dir="0" index="5" bw="32" slack="0"/>
<pin id="405" dir="0" index="6" bw="32" slack="0"/>
<pin id="406" dir="0" index="7" bw="32" slack="0"/>
<pin id="407" dir="0" index="8" bw="32" slack="0"/>
<pin id="408" dir="0" index="9" bw="32" slack="0"/>
<pin id="409" dir="0" index="10" bw="32" slack="0"/>
<pin id="410" dir="0" index="11" bw="32" slack="0"/>
<pin id="411" dir="0" index="12" bw="32" slack="0"/>
<pin id="412" dir="0" index="13" bw="32" slack="0"/>
<pin id="413" dir="0" index="14" bw="32" slack="0"/>
<pin id="414" dir="0" index="15" bw="32" slack="0"/>
<pin id="415" dir="0" index="16" bw="32" slack="0"/>
<pin id="416" dir="0" index="17" bw="32" slack="0"/>
<pin id="417" dir="0" index="18" bw="32" slack="0"/>
<pin id="418" dir="0" index="19" bw="32" slack="0"/>
<pin id="419" dir="0" index="20" bw="32" slack="0"/>
<pin id="420" dir="0" index="21" bw="32" slack="0"/>
<pin id="421" dir="0" index="22" bw="32" slack="0"/>
<pin id="422" dir="0" index="23" bw="32" slack="0"/>
<pin id="423" dir="0" index="24" bw="32" slack="0"/>
<pin id="424" dir="0" index="25" bw="32" slack="0"/>
<pin id="425" dir="0" index="26" bw="32" slack="0"/>
<pin id="426" dir="0" index="27" bw="32" slack="0"/>
<pin id="427" dir="0" index="28" bw="32" slack="0"/>
<pin id="428" dir="0" index="29" bw="32" slack="0"/>
<pin id="429" dir="0" index="30" bw="5" slack="0"/>
<pin id="430" dir="1" index="31" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_1630_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="0" index="3" bw="32" slack="0"/>
<pin id="468" dir="0" index="4" bw="32" slack="0"/>
<pin id="469" dir="0" index="5" bw="32" slack="0"/>
<pin id="470" dir="0" index="6" bw="32" slack="0"/>
<pin id="471" dir="0" index="7" bw="32" slack="0"/>
<pin id="472" dir="0" index="8" bw="32" slack="0"/>
<pin id="473" dir="0" index="9" bw="32" slack="0"/>
<pin id="474" dir="0" index="10" bw="32" slack="0"/>
<pin id="475" dir="0" index="11" bw="32" slack="0"/>
<pin id="476" dir="0" index="12" bw="32" slack="0"/>
<pin id="477" dir="0" index="13" bw="32" slack="0"/>
<pin id="478" dir="0" index="14" bw="32" slack="0"/>
<pin id="479" dir="0" index="15" bw="32" slack="0"/>
<pin id="480" dir="0" index="16" bw="32" slack="0"/>
<pin id="481" dir="0" index="17" bw="32" slack="0"/>
<pin id="482" dir="0" index="18" bw="32" slack="0"/>
<pin id="483" dir="0" index="19" bw="32" slack="0"/>
<pin id="484" dir="0" index="20" bw="32" slack="0"/>
<pin id="485" dir="0" index="21" bw="32" slack="0"/>
<pin id="486" dir="0" index="22" bw="32" slack="0"/>
<pin id="487" dir="0" index="23" bw="32" slack="0"/>
<pin id="488" dir="0" index="24" bw="32" slack="0"/>
<pin id="489" dir="0" index="25" bw="32" slack="0"/>
<pin id="490" dir="0" index="26" bw="32" slack="0"/>
<pin id="491" dir="0" index="27" bw="32" slack="0"/>
<pin id="492" dir="0" index="28" bw="32" slack="0"/>
<pin id="493" dir="0" index="29" bw="32" slack="0"/>
<pin id="494" dir="0" index="30" bw="5" slack="0"/>
<pin id="495" dir="1" index="31" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1630_i/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_1631_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="32" slack="0"/>
<pin id="532" dir="0" index="3" bw="32" slack="0"/>
<pin id="533" dir="0" index="4" bw="32" slack="0"/>
<pin id="534" dir="0" index="5" bw="32" slack="0"/>
<pin id="535" dir="0" index="6" bw="32" slack="0"/>
<pin id="536" dir="0" index="7" bw="32" slack="0"/>
<pin id="537" dir="0" index="8" bw="32" slack="0"/>
<pin id="538" dir="0" index="9" bw="32" slack="0"/>
<pin id="539" dir="0" index="10" bw="32" slack="0"/>
<pin id="540" dir="0" index="11" bw="32" slack="0"/>
<pin id="541" dir="0" index="12" bw="32" slack="0"/>
<pin id="542" dir="0" index="13" bw="32" slack="0"/>
<pin id="543" dir="0" index="14" bw="32" slack="0"/>
<pin id="544" dir="0" index="15" bw="32" slack="0"/>
<pin id="545" dir="0" index="16" bw="32" slack="0"/>
<pin id="546" dir="0" index="17" bw="32" slack="0"/>
<pin id="547" dir="0" index="18" bw="32" slack="0"/>
<pin id="548" dir="0" index="19" bw="32" slack="0"/>
<pin id="549" dir="0" index="20" bw="32" slack="0"/>
<pin id="550" dir="0" index="21" bw="32" slack="0"/>
<pin id="551" dir="0" index="22" bw="32" slack="0"/>
<pin id="552" dir="0" index="23" bw="32" slack="0"/>
<pin id="553" dir="0" index="24" bw="32" slack="0"/>
<pin id="554" dir="0" index="25" bw="32" slack="0"/>
<pin id="555" dir="0" index="26" bw="32" slack="0"/>
<pin id="556" dir="0" index="27" bw="32" slack="0"/>
<pin id="557" dir="0" index="28" bw="32" slack="0"/>
<pin id="558" dir="0" index="29" bw="32" slack="0"/>
<pin id="559" dir="0" index="30" bw="5" slack="0"/>
<pin id="560" dir="1" index="31" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1631_i/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_1632_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="0" index="3" bw="32" slack="0"/>
<pin id="598" dir="0" index="4" bw="32" slack="0"/>
<pin id="599" dir="0" index="5" bw="32" slack="0"/>
<pin id="600" dir="0" index="6" bw="32" slack="0"/>
<pin id="601" dir="0" index="7" bw="32" slack="0"/>
<pin id="602" dir="0" index="8" bw="32" slack="0"/>
<pin id="603" dir="0" index="9" bw="32" slack="0"/>
<pin id="604" dir="0" index="10" bw="32" slack="0"/>
<pin id="605" dir="0" index="11" bw="32" slack="0"/>
<pin id="606" dir="0" index="12" bw="32" slack="0"/>
<pin id="607" dir="0" index="13" bw="32" slack="0"/>
<pin id="608" dir="0" index="14" bw="32" slack="0"/>
<pin id="609" dir="0" index="15" bw="32" slack="0"/>
<pin id="610" dir="0" index="16" bw="32" slack="0"/>
<pin id="611" dir="0" index="17" bw="32" slack="0"/>
<pin id="612" dir="0" index="18" bw="32" slack="0"/>
<pin id="613" dir="0" index="19" bw="32" slack="0"/>
<pin id="614" dir="0" index="20" bw="32" slack="0"/>
<pin id="615" dir="0" index="21" bw="32" slack="0"/>
<pin id="616" dir="0" index="22" bw="32" slack="0"/>
<pin id="617" dir="0" index="23" bw="32" slack="0"/>
<pin id="618" dir="0" index="24" bw="32" slack="0"/>
<pin id="619" dir="0" index="25" bw="32" slack="0"/>
<pin id="620" dir="0" index="26" bw="32" slack="0"/>
<pin id="621" dir="0" index="27" bw="32" slack="0"/>
<pin id="622" dir="0" index="28" bw="32" slack="0"/>
<pin id="623" dir="0" index="29" bw="32" slack="0"/>
<pin id="624" dir="0" index="30" bw="5" slack="0"/>
<pin id="625" dir="1" index="31" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1632_i/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln241_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln241_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="n2_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="0"/>
<pin id="671" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="74" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="74" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="74" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="74" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="74" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="74" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="4" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="108" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="108" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="108" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="108" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="308" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="315" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="322" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="329" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="373"><net_src comp="86" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="88" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="365" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="98" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="365" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="102" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="431"><net_src comp="104" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="432"><net_src comp="302" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="433"><net_src comp="106" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="434"><net_src comp="106" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="435"><net_src comp="106" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="436"><net_src comp="296" pin="2"/><net_sink comp="398" pin=5"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="398" pin=6"/></net>

<net id="438"><net_src comp="106" pin="0"/><net_sink comp="398" pin=7"/></net>

<net id="439"><net_src comp="106" pin="0"/><net_sink comp="398" pin=8"/></net>

<net id="440"><net_src comp="290" pin="2"/><net_sink comp="398" pin=9"/></net>

<net id="441"><net_src comp="106" pin="0"/><net_sink comp="398" pin=10"/></net>

<net id="442"><net_src comp="106" pin="0"/><net_sink comp="398" pin=11"/></net>

<net id="443"><net_src comp="106" pin="0"/><net_sink comp="398" pin=12"/></net>

<net id="444"><net_src comp="284" pin="2"/><net_sink comp="398" pin=13"/></net>

<net id="445"><net_src comp="106" pin="0"/><net_sink comp="398" pin=14"/></net>

<net id="446"><net_src comp="106" pin="0"/><net_sink comp="398" pin=15"/></net>

<net id="447"><net_src comp="106" pin="0"/><net_sink comp="398" pin=16"/></net>

<net id="448"><net_src comp="278" pin="2"/><net_sink comp="398" pin=17"/></net>

<net id="449"><net_src comp="106" pin="0"/><net_sink comp="398" pin=18"/></net>

<net id="450"><net_src comp="106" pin="0"/><net_sink comp="398" pin=19"/></net>

<net id="451"><net_src comp="106" pin="0"/><net_sink comp="398" pin=20"/></net>

<net id="452"><net_src comp="272" pin="2"/><net_sink comp="398" pin=21"/></net>

<net id="453"><net_src comp="106" pin="0"/><net_sink comp="398" pin=22"/></net>

<net id="454"><net_src comp="106" pin="0"/><net_sink comp="398" pin=23"/></net>

<net id="455"><net_src comp="106" pin="0"/><net_sink comp="398" pin=24"/></net>

<net id="456"><net_src comp="266" pin="2"/><net_sink comp="398" pin=25"/></net>

<net id="457"><net_src comp="106" pin="0"/><net_sink comp="398" pin=26"/></net>

<net id="458"><net_src comp="106" pin="0"/><net_sink comp="398" pin=27"/></net>

<net id="459"><net_src comp="106" pin="0"/><net_sink comp="398" pin=28"/></net>

<net id="460"><net_src comp="260" pin="2"/><net_sink comp="398" pin=29"/></net>

<net id="461"><net_src comp="376" pin="1"/><net_sink comp="398" pin=30"/></net>

<net id="462"><net_src comp="398" pin="31"/><net_sink comp="336" pin=1"/></net>

<net id="496"><net_src comp="104" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="497"><net_src comp="254" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="498"><net_src comp="106" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="499"><net_src comp="106" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="500"><net_src comp="106" pin="0"/><net_sink comp="463" pin=4"/></net>

<net id="501"><net_src comp="248" pin="2"/><net_sink comp="463" pin=5"/></net>

<net id="502"><net_src comp="106" pin="0"/><net_sink comp="463" pin=6"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="463" pin=7"/></net>

<net id="504"><net_src comp="106" pin="0"/><net_sink comp="463" pin=8"/></net>

<net id="505"><net_src comp="242" pin="2"/><net_sink comp="463" pin=9"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="463" pin=10"/></net>

<net id="507"><net_src comp="106" pin="0"/><net_sink comp="463" pin=11"/></net>

<net id="508"><net_src comp="106" pin="0"/><net_sink comp="463" pin=12"/></net>

<net id="509"><net_src comp="236" pin="2"/><net_sink comp="463" pin=13"/></net>

<net id="510"><net_src comp="106" pin="0"/><net_sink comp="463" pin=14"/></net>

<net id="511"><net_src comp="106" pin="0"/><net_sink comp="463" pin=15"/></net>

<net id="512"><net_src comp="106" pin="0"/><net_sink comp="463" pin=16"/></net>

<net id="513"><net_src comp="230" pin="2"/><net_sink comp="463" pin=17"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="463" pin=18"/></net>

<net id="515"><net_src comp="106" pin="0"/><net_sink comp="463" pin=19"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="463" pin=20"/></net>

<net id="517"><net_src comp="224" pin="2"/><net_sink comp="463" pin=21"/></net>

<net id="518"><net_src comp="106" pin="0"/><net_sink comp="463" pin=22"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="463" pin=23"/></net>

<net id="520"><net_src comp="106" pin="0"/><net_sink comp="463" pin=24"/></net>

<net id="521"><net_src comp="218" pin="2"/><net_sink comp="463" pin=25"/></net>

<net id="522"><net_src comp="106" pin="0"/><net_sink comp="463" pin=26"/></net>

<net id="523"><net_src comp="106" pin="0"/><net_sink comp="463" pin=27"/></net>

<net id="524"><net_src comp="106" pin="0"/><net_sink comp="463" pin=28"/></net>

<net id="525"><net_src comp="212" pin="2"/><net_sink comp="463" pin=29"/></net>

<net id="526"><net_src comp="376" pin="1"/><net_sink comp="463" pin=30"/></net>

<net id="527"><net_src comp="463" pin="31"/><net_sink comp="342" pin=1"/></net>

<net id="561"><net_src comp="104" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="562"><net_src comp="206" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="563"><net_src comp="106" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="564"><net_src comp="106" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="565"><net_src comp="106" pin="0"/><net_sink comp="528" pin=4"/></net>

<net id="566"><net_src comp="200" pin="2"/><net_sink comp="528" pin=5"/></net>

<net id="567"><net_src comp="106" pin="0"/><net_sink comp="528" pin=6"/></net>

<net id="568"><net_src comp="106" pin="0"/><net_sink comp="528" pin=7"/></net>

<net id="569"><net_src comp="106" pin="0"/><net_sink comp="528" pin=8"/></net>

<net id="570"><net_src comp="194" pin="2"/><net_sink comp="528" pin=9"/></net>

<net id="571"><net_src comp="106" pin="0"/><net_sink comp="528" pin=10"/></net>

<net id="572"><net_src comp="106" pin="0"/><net_sink comp="528" pin=11"/></net>

<net id="573"><net_src comp="106" pin="0"/><net_sink comp="528" pin=12"/></net>

<net id="574"><net_src comp="188" pin="2"/><net_sink comp="528" pin=13"/></net>

<net id="575"><net_src comp="106" pin="0"/><net_sink comp="528" pin=14"/></net>

<net id="576"><net_src comp="106" pin="0"/><net_sink comp="528" pin=15"/></net>

<net id="577"><net_src comp="106" pin="0"/><net_sink comp="528" pin=16"/></net>

<net id="578"><net_src comp="182" pin="2"/><net_sink comp="528" pin=17"/></net>

<net id="579"><net_src comp="106" pin="0"/><net_sink comp="528" pin=18"/></net>

<net id="580"><net_src comp="106" pin="0"/><net_sink comp="528" pin=19"/></net>

<net id="581"><net_src comp="106" pin="0"/><net_sink comp="528" pin=20"/></net>

<net id="582"><net_src comp="176" pin="2"/><net_sink comp="528" pin=21"/></net>

<net id="583"><net_src comp="106" pin="0"/><net_sink comp="528" pin=22"/></net>

<net id="584"><net_src comp="106" pin="0"/><net_sink comp="528" pin=23"/></net>

<net id="585"><net_src comp="106" pin="0"/><net_sink comp="528" pin=24"/></net>

<net id="586"><net_src comp="170" pin="2"/><net_sink comp="528" pin=25"/></net>

<net id="587"><net_src comp="106" pin="0"/><net_sink comp="528" pin=26"/></net>

<net id="588"><net_src comp="106" pin="0"/><net_sink comp="528" pin=27"/></net>

<net id="589"><net_src comp="106" pin="0"/><net_sink comp="528" pin=28"/></net>

<net id="590"><net_src comp="164" pin="2"/><net_sink comp="528" pin=29"/></net>

<net id="591"><net_src comp="376" pin="1"/><net_sink comp="528" pin=30"/></net>

<net id="592"><net_src comp="528" pin="31"/><net_sink comp="348" pin=1"/></net>

<net id="626"><net_src comp="104" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="627"><net_src comp="158" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="628"><net_src comp="106" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="629"><net_src comp="106" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="630"><net_src comp="106" pin="0"/><net_sink comp="593" pin=4"/></net>

<net id="631"><net_src comp="152" pin="2"/><net_sink comp="593" pin=5"/></net>

<net id="632"><net_src comp="106" pin="0"/><net_sink comp="593" pin=6"/></net>

<net id="633"><net_src comp="106" pin="0"/><net_sink comp="593" pin=7"/></net>

<net id="634"><net_src comp="106" pin="0"/><net_sink comp="593" pin=8"/></net>

<net id="635"><net_src comp="146" pin="2"/><net_sink comp="593" pin=9"/></net>

<net id="636"><net_src comp="106" pin="0"/><net_sink comp="593" pin=10"/></net>

<net id="637"><net_src comp="106" pin="0"/><net_sink comp="593" pin=11"/></net>

<net id="638"><net_src comp="106" pin="0"/><net_sink comp="593" pin=12"/></net>

<net id="639"><net_src comp="140" pin="2"/><net_sink comp="593" pin=13"/></net>

<net id="640"><net_src comp="106" pin="0"/><net_sink comp="593" pin=14"/></net>

<net id="641"><net_src comp="106" pin="0"/><net_sink comp="593" pin=15"/></net>

<net id="642"><net_src comp="106" pin="0"/><net_sink comp="593" pin=16"/></net>

<net id="643"><net_src comp="134" pin="2"/><net_sink comp="593" pin=17"/></net>

<net id="644"><net_src comp="106" pin="0"/><net_sink comp="593" pin=18"/></net>

<net id="645"><net_src comp="106" pin="0"/><net_sink comp="593" pin=19"/></net>

<net id="646"><net_src comp="106" pin="0"/><net_sink comp="593" pin=20"/></net>

<net id="647"><net_src comp="128" pin="2"/><net_sink comp="593" pin=21"/></net>

<net id="648"><net_src comp="106" pin="0"/><net_sink comp="593" pin=22"/></net>

<net id="649"><net_src comp="106" pin="0"/><net_sink comp="593" pin=23"/></net>

<net id="650"><net_src comp="106" pin="0"/><net_sink comp="593" pin=24"/></net>

<net id="651"><net_src comp="122" pin="2"/><net_sink comp="593" pin=25"/></net>

<net id="652"><net_src comp="106" pin="0"/><net_sink comp="593" pin=26"/></net>

<net id="653"><net_src comp="106" pin="0"/><net_sink comp="593" pin=27"/></net>

<net id="654"><net_src comp="106" pin="0"/><net_sink comp="593" pin=28"/></net>

<net id="655"><net_src comp="116" pin="2"/><net_sink comp="593" pin=29"/></net>

<net id="656"><net_src comp="376" pin="1"/><net_sink comp="593" pin=30"/></net>

<net id="657"><net_src comp="593" pin="31"/><net_sink comp="354" pin=1"/></net>

<net id="662"><net_src comp="365" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="112" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="664" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc2 | {1 }
	Port: acc2_1 | {1 }
	Port: acc2_2 | {1 }
	Port: acc2_3 | {1 }
 - Input state : 
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_129 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_130 | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s | {1 }
	Port: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		n2_2 : 1
		tmp : 2
		br_ln241 : 3
		empty : 2
		lshr_ln : 2
		zext_ln241 : 3
		tmp_i : 3
		acc2_addr : 4
		acc2_1_addr : 4
		acc2_2_addr : 4
		tmp_1630_i : 3
		tmp_1631_i : 3
		tmp_1632_i : 3
		acc2_3_addr : 4
		store_ln243 : 5
		store_ln243 : 5
		store_ln243 : 5
		store_ln243 : 5
		add_ln241 : 2
		store_ln241 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                                                 Functional Unit                                                                |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                                  tmp_i_fu_398                                                                  |    0    |   145   |
|    mux   |                                                                tmp_1630_i_fu_463                                                               |    0    |   145   |
|          |                                                                tmp_1631_i_fu_528                                                               |    0    |   145   |
|          |                                                                tmp_1632_i_fu_593                                                               |    0    |   145   |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|    add   |                                                                add_ln241_fu_658                                                                |    0    |    13   |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |   srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_read_fu_116   |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_1_read_fu_122                         |    0    |    0    |
|          |              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_313_read_fu_128              |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_1_read_fu_134                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_1_read_fu_140                         |    0    |    0    |
|          | srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_314_read_fu_146 |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169_read_fu_152                                      |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170_read_fu_158                                      |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_1_read_fu_164                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_1_read_fu_170                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_1_read_fu_176                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_1_read_fu_182                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_1_read_fu_188                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_1_read_fu_194                         |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171_read_fu_200                                      |    0    |    0    |
|   read   |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172_read_fu_206                                      |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_1_read_fu_212                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_1_read_fu_218                         |    0    |    0    |
|          | srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_1_315_read_fu_224 |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_1_read_fu_230                         |    0    |    0    |
|          |              srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_316_read_fu_236              |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173_read_fu_242                                      |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174_read_fu_248                                      |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175_read_fu_254                                      |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_1_read_fu_260                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_1_read_fu_266                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_1_read_fu_272                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_1_read_fu_278                         |    0    |    0    |
|          |                         p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_1_read_fu_284                         |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176_read_fu_290                                      |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177_read_fu_296                                      |    0    |    0    |
|          |                                      srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178_read_fu_302                                      |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| bitselect|                                                                   tmp_fu_368                                                                   |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   trunc  |                                                                  empty_fu_376                                                                  |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|partselect|                                                                 lshr_ln_fu_380                                                                 |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   zext   |                                                                zext_ln241_fu_390                                                               |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                                                                                |    0    |   593   |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|n2_reg_669|    6   |
+----------+--------+
|   Total  |    6   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   593  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   593  |
+-----------+--------+--------+
