// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_out2_dout,
        data_out2_num_data_valid,
        data_out2_fifo_cap,
        data_out2_empty_n,
        data_out2_read,
        m_axi_reshape_data_AWVALID,
        m_axi_reshape_data_AWREADY,
        m_axi_reshape_data_AWADDR,
        m_axi_reshape_data_AWID,
        m_axi_reshape_data_AWLEN,
        m_axi_reshape_data_AWSIZE,
        m_axi_reshape_data_AWBURST,
        m_axi_reshape_data_AWLOCK,
        m_axi_reshape_data_AWCACHE,
        m_axi_reshape_data_AWPROT,
        m_axi_reshape_data_AWQOS,
        m_axi_reshape_data_AWREGION,
        m_axi_reshape_data_AWUSER,
        m_axi_reshape_data_WVALID,
        m_axi_reshape_data_WREADY,
        m_axi_reshape_data_WDATA,
        m_axi_reshape_data_WSTRB,
        m_axi_reshape_data_WLAST,
        m_axi_reshape_data_WID,
        m_axi_reshape_data_WUSER,
        m_axi_reshape_data_ARVALID,
        m_axi_reshape_data_ARREADY,
        m_axi_reshape_data_ARADDR,
        m_axi_reshape_data_ARID,
        m_axi_reshape_data_ARLEN,
        m_axi_reshape_data_ARSIZE,
        m_axi_reshape_data_ARBURST,
        m_axi_reshape_data_ARLOCK,
        m_axi_reshape_data_ARCACHE,
        m_axi_reshape_data_ARPROT,
        m_axi_reshape_data_ARQOS,
        m_axi_reshape_data_ARREGION,
        m_axi_reshape_data_ARUSER,
        m_axi_reshape_data_RVALID,
        m_axi_reshape_data_RREADY,
        m_axi_reshape_data_RDATA,
        m_axi_reshape_data_RLAST,
        m_axi_reshape_data_RID,
        m_axi_reshape_data_RFIFONUM,
        m_axi_reshape_data_RUSER,
        m_axi_reshape_data_RRESP,
        m_axi_reshape_data_BVALID,
        m_axi_reshape_data_BREADY,
        m_axi_reshape_data_BRESP,
        m_axi_reshape_data_BID,
        m_axi_reshape_data_BUSER,
        outputs_dout,
        outputs_num_data_valid,
        outputs_fifo_cap,
        outputs_empty_n,
        outputs_read,
        output_data_addr_dout,
        output_data_addr_num_data_valid,
        output_data_addr_fifo_cap,
        output_data_addr_empty_n,
        output_data_addr_read,
        ROWS_dout,
        ROWS_num_data_valid,
        ROWS_fifo_cap,
        ROWS_empty_n,
        ROWS_read,
        COLS_dout,
        COLS_num_data_valid,
        COLS_fifo_cap,
        COLS_empty_n,
        COLS_read,
        reshape_flag,
        reshape_flag_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] data_out2_dout;
input  [4:0] data_out2_num_data_valid;
input  [4:0] data_out2_fifo_cap;
input   data_out2_empty_n;
output   data_out2_read;
output   m_axi_reshape_data_AWVALID;
input   m_axi_reshape_data_AWREADY;
output  [63:0] m_axi_reshape_data_AWADDR;
output  [0:0] m_axi_reshape_data_AWID;
output  [31:0] m_axi_reshape_data_AWLEN;
output  [2:0] m_axi_reshape_data_AWSIZE;
output  [1:0] m_axi_reshape_data_AWBURST;
output  [1:0] m_axi_reshape_data_AWLOCK;
output  [3:0] m_axi_reshape_data_AWCACHE;
output  [2:0] m_axi_reshape_data_AWPROT;
output  [3:0] m_axi_reshape_data_AWQOS;
output  [3:0] m_axi_reshape_data_AWREGION;
output  [0:0] m_axi_reshape_data_AWUSER;
output   m_axi_reshape_data_WVALID;
input   m_axi_reshape_data_WREADY;
output  [255:0] m_axi_reshape_data_WDATA;
output  [31:0] m_axi_reshape_data_WSTRB;
output   m_axi_reshape_data_WLAST;
output  [0:0] m_axi_reshape_data_WID;
output  [0:0] m_axi_reshape_data_WUSER;
output   m_axi_reshape_data_ARVALID;
input   m_axi_reshape_data_ARREADY;
output  [63:0] m_axi_reshape_data_ARADDR;
output  [0:0] m_axi_reshape_data_ARID;
output  [31:0] m_axi_reshape_data_ARLEN;
output  [2:0] m_axi_reshape_data_ARSIZE;
output  [1:0] m_axi_reshape_data_ARBURST;
output  [1:0] m_axi_reshape_data_ARLOCK;
output  [3:0] m_axi_reshape_data_ARCACHE;
output  [2:0] m_axi_reshape_data_ARPROT;
output  [3:0] m_axi_reshape_data_ARQOS;
output  [3:0] m_axi_reshape_data_ARREGION;
output  [0:0] m_axi_reshape_data_ARUSER;
input   m_axi_reshape_data_RVALID;
output   m_axi_reshape_data_RREADY;
input  [255:0] m_axi_reshape_data_RDATA;
input   m_axi_reshape_data_RLAST;
input  [0:0] m_axi_reshape_data_RID;
input  [8:0] m_axi_reshape_data_RFIFONUM;
input  [0:0] m_axi_reshape_data_RUSER;
input  [1:0] m_axi_reshape_data_RRESP;
input   m_axi_reshape_data_BVALID;
output   m_axi_reshape_data_BREADY;
input  [1:0] m_axi_reshape_data_BRESP;
input  [0:0] m_axi_reshape_data_BID;
input  [0:0] m_axi_reshape_data_BUSER;
input  [63:0] outputs_dout;
input  [2:0] outputs_num_data_valid;
input  [2:0] outputs_fifo_cap;
input   outputs_empty_n;
output   outputs_read;
input  [31:0] output_data_addr_dout;
input  [2:0] output_data_addr_num_data_valid;
input  [2:0] output_data_addr_fifo_cap;
input   output_data_addr_empty_n;
output   output_data_addr_read;
input  [31:0] ROWS_dout;
input  [1:0] ROWS_num_data_valid;
input  [1:0] ROWS_fifo_cap;
input   ROWS_empty_n;
output   ROWS_read;
input  [31:0] COLS_dout;
input  [1:0] COLS_num_data_valid;
input  [1:0] COLS_fifo_cap;
input   COLS_empty_n;
output   COLS_read;
output  [0:0] reshape_flag;
output   reshape_flag_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_out2_read;
reg m_axi_reshape_data_AWVALID;
reg m_axi_reshape_data_WVALID;
reg m_axi_reshape_data_BREADY;
reg outputs_read;
reg output_data_addr_read;
reg ROWS_read;
reg COLS_read;
reg[0:0] reshape_flag;
reg reshape_flag_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    outputs_blk_n;
reg    output_data_addr_blk_n;
reg    ROWS_blk_n;
reg    COLS_blk_n;
reg   [63:0] outputs_read_reg_1036;
reg   [31:0] output_data_addr_read_reg_1041;
wire   [4:0] trunc_ln75_fu_237_p1;
reg   [4:0] trunc_ln75_reg_1047;
wire   [4:0] add_ln75_1_fu_241_p2;
reg   [4:0] add_ln75_1_reg_1052;
wire   [4:0] add_ln75_2_fu_247_p2;
reg   [4:0] add_ln75_2_reg_1057;
wire   [4:0] add_ln75_3_fu_253_p2;
reg   [4:0] add_ln75_3_reg_1062;
wire   [4:0] add_ln75_4_fu_259_p2;
reg   [4:0] add_ln75_4_reg_1067;
wire   [4:0] add_ln75_5_fu_265_p2;
reg   [4:0] add_ln75_5_reg_1072;
wire   [4:0] add_ln75_6_fu_271_p2;
reg   [4:0] add_ln75_6_reg_1077;
wire   [4:0] add_ln75_7_fu_277_p2;
reg   [4:0] add_ln75_7_reg_1082;
wire   [4:0] add_ln75_8_fu_283_p2;
reg   [4:0] add_ln75_8_reg_1087;
wire   [4:0] add_ln75_9_fu_289_p2;
reg   [4:0] add_ln75_9_reg_1092;
wire   [4:0] add_ln75_10_fu_295_p2;
reg   [4:0] add_ln75_10_reg_1097;
wire   [4:0] add_ln75_11_fu_301_p2;
reg   [4:0] add_ln75_11_reg_1102;
wire   [4:0] add_ln75_12_fu_307_p2;
reg   [4:0] add_ln75_12_reg_1107;
wire   [4:0] add_ln75_13_fu_313_p2;
reg   [4:0] add_ln75_13_reg_1112;
wire   [4:0] add_ln75_14_fu_319_p2;
reg   [4:0] add_ln75_14_reg_1117;
wire   [4:0] add_ln75_15_fu_325_p2;
reg   [4:0] add_ln75_15_reg_1122;
wire   [4:0] xor_ln75_fu_331_p2;
reg   [4:0] xor_ln75_reg_1127;
wire   [4:0] add_ln75_16_fu_337_p2;
reg   [4:0] add_ln75_16_reg_1132;
wire   [4:0] add_ln75_17_fu_343_p2;
reg   [4:0] add_ln75_17_reg_1137;
wire   [4:0] add_ln75_18_fu_349_p2;
reg   [4:0] add_ln75_18_reg_1142;
wire   [4:0] add_ln75_19_fu_355_p2;
reg   [4:0] add_ln75_19_reg_1147;
wire   [4:0] add_ln75_20_fu_361_p2;
reg   [4:0] add_ln75_20_reg_1152;
wire   [4:0] add_ln75_21_fu_367_p2;
reg   [4:0] add_ln75_21_reg_1157;
wire   [4:0] add_ln75_22_fu_373_p2;
reg   [4:0] add_ln75_22_reg_1162;
wire   [4:0] add_ln75_23_fu_379_p2;
reg   [4:0] add_ln75_23_reg_1167;
wire   [4:0] add_ln75_24_fu_385_p2;
reg   [4:0] add_ln75_24_reg_1172;
wire   [4:0] add_ln75_25_fu_391_p2;
reg   [4:0] add_ln75_25_reg_1177;
wire   [4:0] add_ln75_26_fu_397_p2;
reg   [4:0] add_ln75_26_reg_1182;
wire   [4:0] add_ln75_27_fu_403_p2;
reg   [4:0] add_ln75_27_reg_1187;
wire   [4:0] add_ln75_28_fu_409_p2;
reg   [4:0] add_ln75_28_reg_1192;
wire   [4:0] add_ln75_29_fu_415_p2;
reg   [4:0] add_ln75_29_reg_1197;
wire   [4:0] add_ln75_30_fu_421_p2;
reg   [4:0] add_ln75_30_reg_1202;
reg   [26:0] trunc_ln78_s_reg_1207;
wire   [31:0] shl_ln78_fu_447_p2;
reg   [31:0] shl_ln78_reg_1212;
wire   [31:0] shl_ln78_2_fu_457_p2;
reg   [31:0] shl_ln78_2_reg_1217;
wire   [31:0] shl_ln78_4_fu_467_p2;
reg   [31:0] shl_ln78_4_reg_1222;
wire   [31:0] shl_ln78_6_fu_477_p2;
reg   [31:0] shl_ln78_6_reg_1227;
wire   [31:0] shl_ln78_8_fu_487_p2;
reg   [31:0] shl_ln78_8_reg_1232;
wire   [31:0] shl_ln78_10_fu_497_p2;
reg   [31:0] shl_ln78_10_reg_1237;
wire   [31:0] shl_ln78_11_fu_507_p2;
reg   [31:0] shl_ln78_11_reg_1242;
wire   [31:0] shl_ln78_13_fu_517_p2;
reg   [31:0] shl_ln78_13_reg_1247;
wire   [31:0] shl_ln78_15_fu_527_p2;
reg   [31:0] shl_ln78_15_reg_1252;
wire   [31:0] shl_ln78_17_fu_537_p2;
reg   [31:0] shl_ln78_17_reg_1257;
wire   [31:0] shl_ln78_19_fu_547_p2;
reg   [31:0] shl_ln78_19_reg_1262;
wire   [31:0] shl_ln78_21_fu_557_p2;
reg   [31:0] shl_ln78_21_reg_1267;
wire   [31:0] shl_ln78_23_fu_567_p2;
reg   [31:0] shl_ln78_23_reg_1272;
wire   [31:0] shl_ln78_25_fu_577_p2;
reg   [31:0] shl_ln78_25_reg_1277;
wire   [31:0] shl_ln78_27_fu_587_p2;
reg   [31:0] shl_ln78_27_reg_1282;
wire   [31:0] shl_ln78_29_fu_597_p2;
reg   [31:0] shl_ln78_29_reg_1287;
wire   [31:0] shl_ln78_31_fu_607_p2;
reg   [31:0] shl_ln78_31_reg_1292;
wire   [31:0] shl_ln78_33_fu_617_p2;
reg   [31:0] shl_ln78_33_reg_1297;
wire   [31:0] shl_ln78_35_fu_627_p2;
reg   [31:0] shl_ln78_35_reg_1302;
wire   [31:0] shl_ln78_37_fu_637_p2;
reg   [31:0] shl_ln78_37_reg_1307;
wire   [31:0] shl_ln78_39_fu_647_p2;
reg   [31:0] shl_ln78_39_reg_1312;
wire   [31:0] shl_ln78_41_fu_657_p2;
reg   [31:0] shl_ln78_41_reg_1317;
wire   [31:0] shl_ln78_43_fu_667_p2;
reg   [31:0] shl_ln78_43_reg_1322;
wire   [31:0] shl_ln78_45_fu_677_p2;
reg   [31:0] shl_ln78_45_reg_1327;
wire   [31:0] shl_ln78_47_fu_687_p2;
reg   [31:0] shl_ln78_47_reg_1332;
wire   [31:0] shl_ln78_49_fu_697_p2;
reg   [31:0] shl_ln78_49_reg_1337;
wire   [31:0] shl_ln78_51_fu_707_p2;
reg   [31:0] shl_ln78_51_reg_1342;
wire   [31:0] shl_ln78_53_fu_717_p2;
reg   [31:0] shl_ln78_53_reg_1347;
wire   [31:0] shl_ln78_55_fu_727_p2;
reg   [31:0] shl_ln78_55_reg_1352;
wire   [31:0] shl_ln78_57_fu_737_p2;
reg   [31:0] shl_ln78_57_reg_1357;
wire   [31:0] shl_ln78_59_fu_747_p2;
reg   [31:0] shl_ln78_59_reg_1362;
wire   [31:0] shl_ln78_61_fu_757_p2;
reg   [31:0] shl_ln78_61_reg_1367;
wire   [63:0] add_ln75_fu_774_p2;
reg   [63:0] add_ln75_reg_1372;
wire    ap_CS_fsm_state2;
wire   [7:0] shl_ln78_1_fu_780_p3;
reg   [7:0] shl_ln78_1_reg_1377;
wire   [7:0] shl_ln78_3_fu_788_p3;
reg   [7:0] shl_ln78_3_reg_1382;
wire   [7:0] shl_ln78_5_fu_796_p3;
reg   [7:0] shl_ln78_5_reg_1387;
wire   [7:0] shl_ln78_7_fu_804_p3;
reg   [7:0] shl_ln78_7_reg_1392;
wire   [7:0] shl_ln78_9_fu_812_p3;
reg   [7:0] shl_ln78_9_reg_1397;
wire   [7:0] shl_ln78_s_fu_820_p3;
reg   [7:0] shl_ln78_s_reg_1402;
wire   [7:0] shl_ln78_12_fu_828_p3;
reg   [7:0] shl_ln78_12_reg_1407;
wire   [7:0] shl_ln78_14_fu_836_p3;
reg   [7:0] shl_ln78_14_reg_1412;
wire   [7:0] shl_ln78_16_fu_844_p3;
reg   [7:0] shl_ln78_16_reg_1417;
wire   [7:0] shl_ln78_18_fu_852_p3;
reg   [7:0] shl_ln78_18_reg_1422;
wire   [7:0] shl_ln78_20_fu_860_p3;
reg   [7:0] shl_ln78_20_reg_1427;
wire   [7:0] shl_ln78_22_fu_868_p3;
reg   [7:0] shl_ln78_22_reg_1432;
wire   [7:0] shl_ln78_24_fu_876_p3;
reg   [7:0] shl_ln78_24_reg_1437;
wire   [7:0] shl_ln78_26_fu_884_p3;
reg   [7:0] shl_ln78_26_reg_1442;
wire   [7:0] shl_ln78_28_fu_892_p3;
reg   [7:0] shl_ln78_28_reg_1447;
wire   [7:0] shl_ln78_30_fu_900_p3;
reg   [7:0] shl_ln78_30_reg_1452;
wire   [7:0] shl_ln78_32_fu_908_p3;
reg   [7:0] shl_ln78_32_reg_1457;
wire   [7:0] shl_ln78_34_fu_916_p3;
reg   [7:0] shl_ln78_34_reg_1462;
wire   [7:0] shl_ln78_36_fu_924_p3;
reg   [7:0] shl_ln78_36_reg_1467;
wire   [7:0] shl_ln78_38_fu_932_p3;
reg   [7:0] shl_ln78_38_reg_1472;
wire   [7:0] shl_ln78_40_fu_940_p3;
reg   [7:0] shl_ln78_40_reg_1477;
wire   [7:0] shl_ln78_42_fu_948_p3;
reg   [7:0] shl_ln78_42_reg_1482;
wire   [7:0] shl_ln78_44_fu_956_p3;
reg   [7:0] shl_ln78_44_reg_1487;
wire   [7:0] shl_ln78_46_fu_964_p3;
reg   [7:0] shl_ln78_46_reg_1492;
wire   [7:0] shl_ln78_48_fu_972_p3;
reg   [7:0] shl_ln78_48_reg_1497;
wire   [7:0] shl_ln78_50_fu_980_p3;
reg   [7:0] shl_ln78_50_reg_1502;
wire   [7:0] shl_ln78_52_fu_988_p3;
reg   [7:0] shl_ln78_52_reg_1507;
wire   [7:0] shl_ln78_54_fu_996_p3;
reg   [7:0] shl_ln78_54_reg_1512;
wire   [7:0] shl_ln78_56_fu_1004_p3;
reg   [7:0] shl_ln78_56_reg_1517;
wire   [7:0] shl_ln78_58_fu_1012_p3;
reg   [7:0] shl_ln78_58_reg_1522;
wire   [7:0] shl_ln78_60_fu_1020_p3;
reg   [7:0] shl_ln78_60_reg_1527;
wire   [7:0] shl_ln78_62_fu_1028_p3;
reg   [7:0] shl_ln78_62_reg_1532;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_idle;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_ready;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWVALID;
wire   [63:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWADDR;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWID;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWLEN;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWSIZE;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWBURST;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWLOCK;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWCACHE;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWPROT;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWQOS;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWREGION;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWUSER;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WVALID;
wire   [255:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WDATA;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WSTRB;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WLAST;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WID;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WUSER;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARVALID;
wire   [63:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARADDR;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARID;
wire   [31:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARLEN;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARSIZE;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARBURST;
wire   [1:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARLOCK;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARCACHE;
wire   [2:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARPROT;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARQOS;
wire   [3:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARREGION;
wire   [0:0] grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARUSER;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_RREADY;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_BREADY;
wire    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_data_out2_read;
reg    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [0:0] reshape_flag_preg;
wire   [31:0] mul_ln75_fu_427_p2;
wire   [31:0] zext_ln78_fu_443_p1;
wire   [31:0] zext_ln78_2_fu_453_p1;
wire   [31:0] zext_ln78_4_fu_463_p1;
wire   [31:0] zext_ln78_6_fu_473_p1;
wire   [31:0] zext_ln78_8_fu_483_p1;
wire   [31:0] zext_ln78_10_fu_493_p1;
wire   [31:0] zext_ln78_12_fu_503_p1;
wire   [31:0] zext_ln78_14_fu_513_p1;
wire   [31:0] zext_ln78_16_fu_523_p1;
wire   [31:0] zext_ln78_18_fu_533_p1;
wire   [31:0] zext_ln78_20_fu_543_p1;
wire   [31:0] zext_ln78_22_fu_553_p1;
wire   [31:0] zext_ln78_24_fu_563_p1;
wire   [31:0] zext_ln78_26_fu_573_p1;
wire   [31:0] zext_ln78_28_fu_583_p1;
wire   [31:0] zext_ln78_30_fu_593_p1;
wire   [31:0] zext_ln78_32_fu_603_p1;
wire   [31:0] zext_ln78_34_fu_613_p1;
wire   [31:0] zext_ln78_36_fu_623_p1;
wire   [31:0] zext_ln78_38_fu_633_p1;
wire   [31:0] zext_ln78_40_fu_643_p1;
wire   [31:0] zext_ln78_42_fu_653_p1;
wire   [31:0] zext_ln78_44_fu_663_p1;
wire   [31:0] zext_ln78_46_fu_673_p1;
wire   [31:0] zext_ln78_48_fu_683_p1;
wire   [31:0] zext_ln78_50_fu_693_p1;
wire   [31:0] zext_ln78_52_fu_703_p1;
wire   [31:0] zext_ln78_54_fu_713_p1;
wire   [31:0] zext_ln78_56_fu_723_p1;
wire   [31:0] zext_ln78_58_fu_733_p1;
wire   [31:0] zext_ln78_60_fu_743_p1;
wire   [31:0] zext_ln78_62_fu_753_p1;
wire   [36:0] shl_ln_fu_763_p3;
wire   [63:0] zext_ln75_fu_770_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start_reg = 1'b0;
#0 reshape_flag_preg = 1'd0;
end

reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1 grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start),
    .ap_done(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done),
    .ap_idle(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_idle),
    .ap_ready(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_ready),
    .m_axi_reshape_data_AWVALID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWVALID),
    .m_axi_reshape_data_AWREADY(m_axi_reshape_data_AWREADY),
    .m_axi_reshape_data_AWADDR(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWADDR),
    .m_axi_reshape_data_AWID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWID),
    .m_axi_reshape_data_AWLEN(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWLEN),
    .m_axi_reshape_data_AWSIZE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWSIZE),
    .m_axi_reshape_data_AWBURST(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWBURST),
    .m_axi_reshape_data_AWLOCK(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWLOCK),
    .m_axi_reshape_data_AWCACHE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWCACHE),
    .m_axi_reshape_data_AWPROT(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWPROT),
    .m_axi_reshape_data_AWQOS(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWQOS),
    .m_axi_reshape_data_AWREGION(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWREGION),
    .m_axi_reshape_data_AWUSER(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWUSER),
    .m_axi_reshape_data_WVALID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WVALID),
    .m_axi_reshape_data_WREADY(m_axi_reshape_data_WREADY),
    .m_axi_reshape_data_WDATA(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WDATA),
    .m_axi_reshape_data_WSTRB(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WSTRB),
    .m_axi_reshape_data_WLAST(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WLAST),
    .m_axi_reshape_data_WID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WID),
    .m_axi_reshape_data_WUSER(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WUSER),
    .m_axi_reshape_data_ARVALID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARVALID),
    .m_axi_reshape_data_ARREADY(1'b0),
    .m_axi_reshape_data_ARADDR(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARADDR),
    .m_axi_reshape_data_ARID(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARID),
    .m_axi_reshape_data_ARLEN(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARLEN),
    .m_axi_reshape_data_ARSIZE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARSIZE),
    .m_axi_reshape_data_ARBURST(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARBURST),
    .m_axi_reshape_data_ARLOCK(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARLOCK),
    .m_axi_reshape_data_ARCACHE(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARCACHE),
    .m_axi_reshape_data_ARPROT(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARPROT),
    .m_axi_reshape_data_ARQOS(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARQOS),
    .m_axi_reshape_data_ARREGION(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARREGION),
    .m_axi_reshape_data_ARUSER(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_ARUSER),
    .m_axi_reshape_data_RVALID(1'b0),
    .m_axi_reshape_data_RREADY(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_RREADY),
    .m_axi_reshape_data_RDATA(256'd0),
    .m_axi_reshape_data_RLAST(1'b0),
    .m_axi_reshape_data_RID(1'd0),
    .m_axi_reshape_data_RFIFONUM(9'd0),
    .m_axi_reshape_data_RUSER(1'd0),
    .m_axi_reshape_data_RRESP(2'd0),
    .m_axi_reshape_data_BVALID(m_axi_reshape_data_BVALID),
    .m_axi_reshape_data_BREADY(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_BREADY),
    .m_axi_reshape_data_BRESP(m_axi_reshape_data_BRESP),
    .m_axi_reshape_data_BID(m_axi_reshape_data_BID),
    .m_axi_reshape_data_BUSER(m_axi_reshape_data_BUSER),
    .output_data_addr_load(output_data_addr_read_reg_1041),
    .trunc_ln78_s(trunc_ln78_s_reg_1207),
    .data_out2_dout(data_out2_dout),
    .data_out2_num_data_valid(5'd0),
    .data_out2_fifo_cap(5'd0),
    .data_out2_empty_n(data_out2_empty_n),
    .data_out2_read(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_data_out2_read),
    .add_ln75(add_ln75_reg_1372),
    .zext_ln78_1(shl_ln78_1_reg_1377),
    .shl_ln78(shl_ln78_reg_1212),
    .zext_ln78_3(shl_ln78_3_reg_1382),
    .shl_ln78_2(shl_ln78_2_reg_1217),
    .zext_ln78_5(shl_ln78_5_reg_1387),
    .shl_ln78_4(shl_ln78_4_reg_1222),
    .zext_ln78_7(shl_ln78_7_reg_1392),
    .shl_ln78_6(shl_ln78_6_reg_1227),
    .zext_ln78_9(shl_ln78_9_reg_1397),
    .shl_ln78_8(shl_ln78_8_reg_1232),
    .zext_ln78_11(shl_ln78_s_reg_1402),
    .shl_ln78_10(shl_ln78_10_reg_1237),
    .zext_ln78_13(shl_ln78_12_reg_1407),
    .shl_ln78_11(shl_ln78_11_reg_1242),
    .zext_ln78_15(shl_ln78_14_reg_1412),
    .shl_ln78_13(shl_ln78_13_reg_1247),
    .zext_ln78_17(shl_ln78_16_reg_1417),
    .shl_ln78_15(shl_ln78_15_reg_1252),
    .zext_ln78_19(shl_ln78_18_reg_1422),
    .shl_ln78_17(shl_ln78_17_reg_1257),
    .zext_ln78_21(shl_ln78_20_reg_1427),
    .shl_ln78_19(shl_ln78_19_reg_1262),
    .zext_ln78_23(shl_ln78_22_reg_1432),
    .shl_ln78_21(shl_ln78_21_reg_1267),
    .zext_ln78_25(shl_ln78_24_reg_1437),
    .shl_ln78_23(shl_ln78_23_reg_1272),
    .zext_ln78_27(shl_ln78_26_reg_1442),
    .shl_ln78_25(shl_ln78_25_reg_1277),
    .zext_ln78_29(shl_ln78_28_reg_1447),
    .shl_ln78_27(shl_ln78_27_reg_1282),
    .zext_ln78_31(shl_ln78_30_reg_1452),
    .shl_ln78_29(shl_ln78_29_reg_1287),
    .zext_ln78_33(shl_ln78_32_reg_1457),
    .shl_ln78_31(shl_ln78_31_reg_1292),
    .zext_ln78_35(shl_ln78_34_reg_1462),
    .shl_ln78_33(shl_ln78_33_reg_1297),
    .zext_ln78_37(shl_ln78_36_reg_1467),
    .shl_ln78_35(shl_ln78_35_reg_1302),
    .zext_ln78_39(shl_ln78_38_reg_1472),
    .shl_ln78_37(shl_ln78_37_reg_1307),
    .zext_ln78_41(shl_ln78_40_reg_1477),
    .shl_ln78_39(shl_ln78_39_reg_1312),
    .zext_ln78_43(shl_ln78_42_reg_1482),
    .shl_ln78_41(shl_ln78_41_reg_1317),
    .zext_ln78_45(shl_ln78_44_reg_1487),
    .shl_ln78_43(shl_ln78_43_reg_1322),
    .zext_ln78_47(shl_ln78_46_reg_1492),
    .shl_ln78_45(shl_ln78_45_reg_1327),
    .zext_ln78_49(shl_ln78_48_reg_1497),
    .shl_ln78_47(shl_ln78_47_reg_1332),
    .zext_ln78_51(shl_ln78_50_reg_1502),
    .shl_ln78_49(shl_ln78_49_reg_1337),
    .zext_ln78_53(shl_ln78_52_reg_1507),
    .shl_ln78_51(shl_ln78_51_reg_1342),
    .zext_ln78_55(shl_ln78_54_reg_1512),
    .shl_ln78_53(shl_ln78_53_reg_1347),
    .zext_ln78_57(shl_ln78_56_reg_1517),
    .shl_ln78_55(shl_ln78_55_reg_1352),
    .zext_ln78_59(shl_ln78_58_reg_1522),
    .shl_ln78_57(shl_ln78_57_reg_1357),
    .zext_ln78_61(shl_ln78_60_reg_1527),
    .shl_ln78_59(shl_ln78_59_reg_1362),
    .zext_ln75_1(shl_ln78_62_reg_1532),
    .shl_ln78_61(shl_ln78_61_reg_1367)
);

reshape_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U197(
    .din0(COLS_dout),
    .din1(ROWS_dout),
    .dout(mul_ln75_fu_427_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start_reg <= 1'b1;
        end else if ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_ready == 1'b1)) begin
            grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        reshape_flag_preg <= 1'd0;
    end else begin
        if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            reshape_flag_preg <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln75_10_reg_1097 <= add_ln75_10_fu_295_p2;
        add_ln75_11_reg_1102 <= add_ln75_11_fu_301_p2;
        add_ln75_12_reg_1107 <= add_ln75_12_fu_307_p2;
        add_ln75_13_reg_1112 <= add_ln75_13_fu_313_p2;
        add_ln75_14_reg_1117 <= add_ln75_14_fu_319_p2;
        add_ln75_15_reg_1122 <= add_ln75_15_fu_325_p2;
        add_ln75_16_reg_1132 <= add_ln75_16_fu_337_p2;
        add_ln75_17_reg_1137 <= add_ln75_17_fu_343_p2;
        add_ln75_18_reg_1142 <= add_ln75_18_fu_349_p2;
        add_ln75_19_reg_1147 <= add_ln75_19_fu_355_p2;
        add_ln75_1_reg_1052 <= add_ln75_1_fu_241_p2;
        add_ln75_20_reg_1152 <= add_ln75_20_fu_361_p2;
        add_ln75_21_reg_1157 <= add_ln75_21_fu_367_p2;
        add_ln75_22_reg_1162 <= add_ln75_22_fu_373_p2;
        add_ln75_23_reg_1167 <= add_ln75_23_fu_379_p2;
        add_ln75_24_reg_1172 <= add_ln75_24_fu_385_p2;
        add_ln75_25_reg_1177 <= add_ln75_25_fu_391_p2;
        add_ln75_26_reg_1182 <= add_ln75_26_fu_397_p2;
        add_ln75_27_reg_1187 <= add_ln75_27_fu_403_p2;
        add_ln75_28_reg_1192 <= add_ln75_28_fu_409_p2;
        add_ln75_29_reg_1197 <= add_ln75_29_fu_415_p2;
        add_ln75_2_reg_1057 <= add_ln75_2_fu_247_p2;
        add_ln75_30_reg_1202 <= add_ln75_30_fu_421_p2;
        add_ln75_3_reg_1062 <= add_ln75_3_fu_253_p2;
        add_ln75_4_reg_1067 <= add_ln75_4_fu_259_p2;
        add_ln75_5_reg_1072 <= add_ln75_5_fu_265_p2;
        add_ln75_6_reg_1077 <= add_ln75_6_fu_271_p2;
        add_ln75_7_reg_1082 <= add_ln75_7_fu_277_p2;
        add_ln75_8_reg_1087 <= add_ln75_8_fu_283_p2;
        add_ln75_9_reg_1092 <= add_ln75_9_fu_289_p2;
        output_data_addr_read_reg_1041 <= output_data_addr_dout;
        outputs_read_reg_1036 <= outputs_dout;
        shl_ln78_10_reg_1237 <= shl_ln78_10_fu_497_p2;
        shl_ln78_11_reg_1242 <= shl_ln78_11_fu_507_p2;
        shl_ln78_13_reg_1247 <= shl_ln78_13_fu_517_p2;
        shl_ln78_15_reg_1252 <= shl_ln78_15_fu_527_p2;
        shl_ln78_17_reg_1257 <= shl_ln78_17_fu_537_p2;
        shl_ln78_19_reg_1262 <= shl_ln78_19_fu_547_p2;
        shl_ln78_21_reg_1267 <= shl_ln78_21_fu_557_p2;
        shl_ln78_23_reg_1272 <= shl_ln78_23_fu_567_p2;
        shl_ln78_25_reg_1277 <= shl_ln78_25_fu_577_p2;
        shl_ln78_27_reg_1282 <= shl_ln78_27_fu_587_p2;
        shl_ln78_29_reg_1287 <= shl_ln78_29_fu_597_p2;
        shl_ln78_2_reg_1217 <= shl_ln78_2_fu_457_p2;
        shl_ln78_31_reg_1292 <= shl_ln78_31_fu_607_p2;
        shl_ln78_33_reg_1297 <= shl_ln78_33_fu_617_p2;
        shl_ln78_35_reg_1302 <= shl_ln78_35_fu_627_p2;
        shl_ln78_37_reg_1307 <= shl_ln78_37_fu_637_p2;
        shl_ln78_39_reg_1312 <= shl_ln78_39_fu_647_p2;
        shl_ln78_41_reg_1317 <= shl_ln78_41_fu_657_p2;
        shl_ln78_43_reg_1322 <= shl_ln78_43_fu_667_p2;
        shl_ln78_45_reg_1327 <= shl_ln78_45_fu_677_p2;
        shl_ln78_47_reg_1332 <= shl_ln78_47_fu_687_p2;
        shl_ln78_49_reg_1337 <= shl_ln78_49_fu_697_p2;
        shl_ln78_4_reg_1222 <= shl_ln78_4_fu_467_p2;
        shl_ln78_51_reg_1342 <= shl_ln78_51_fu_707_p2;
        shl_ln78_53_reg_1347 <= shl_ln78_53_fu_717_p2;
        shl_ln78_55_reg_1352 <= shl_ln78_55_fu_727_p2;
        shl_ln78_57_reg_1357 <= shl_ln78_57_fu_737_p2;
        shl_ln78_59_reg_1362 <= shl_ln78_59_fu_747_p2;
        shl_ln78_61_reg_1367 <= shl_ln78_61_fu_757_p2;
        shl_ln78_6_reg_1227 <= shl_ln78_6_fu_477_p2;
        shl_ln78_8_reg_1232 <= shl_ln78_8_fu_487_p2;
        shl_ln78_reg_1212 <= shl_ln78_fu_447_p2;
        trunc_ln75_reg_1047 <= trunc_ln75_fu_237_p1;
        trunc_ln78_s_reg_1207 <= {{mul_ln75_fu_427_p2[31:5]}};
        xor_ln75_reg_1127 <= xor_ln75_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln75_reg_1372 <= add_ln75_fu_774_p2;
        shl_ln78_12_reg_1407[7 : 3] <= shl_ln78_12_fu_828_p3[7 : 3];
        shl_ln78_14_reg_1412[7 : 3] <= shl_ln78_14_fu_836_p3[7 : 3];
        shl_ln78_16_reg_1417[7 : 3] <= shl_ln78_16_fu_844_p3[7 : 3];
        shl_ln78_18_reg_1422[7 : 3] <= shl_ln78_18_fu_852_p3[7 : 3];
        shl_ln78_1_reg_1377[7 : 3] <= shl_ln78_1_fu_780_p3[7 : 3];
        shl_ln78_20_reg_1427[7 : 3] <= shl_ln78_20_fu_860_p3[7 : 3];
        shl_ln78_22_reg_1432[7 : 3] <= shl_ln78_22_fu_868_p3[7 : 3];
        shl_ln78_24_reg_1437[7 : 3] <= shl_ln78_24_fu_876_p3[7 : 3];
        shl_ln78_26_reg_1442[7 : 3] <= shl_ln78_26_fu_884_p3[7 : 3];
        shl_ln78_28_reg_1447[7 : 3] <= shl_ln78_28_fu_892_p3[7 : 3];
        shl_ln78_30_reg_1452[7 : 3] <= shl_ln78_30_fu_900_p3[7 : 3];
        shl_ln78_32_reg_1457[7 : 3] <= shl_ln78_32_fu_908_p3[7 : 3];
        shl_ln78_34_reg_1462[7 : 3] <= shl_ln78_34_fu_916_p3[7 : 3];
        shl_ln78_36_reg_1467[7 : 3] <= shl_ln78_36_fu_924_p3[7 : 3];
        shl_ln78_38_reg_1472[7 : 3] <= shl_ln78_38_fu_932_p3[7 : 3];
        shl_ln78_3_reg_1382[7 : 3] <= shl_ln78_3_fu_788_p3[7 : 3];
        shl_ln78_40_reg_1477[7 : 3] <= shl_ln78_40_fu_940_p3[7 : 3];
        shl_ln78_42_reg_1482[7 : 3] <= shl_ln78_42_fu_948_p3[7 : 3];
        shl_ln78_44_reg_1487[7 : 3] <= shl_ln78_44_fu_956_p3[7 : 3];
        shl_ln78_46_reg_1492[7 : 3] <= shl_ln78_46_fu_964_p3[7 : 3];
        shl_ln78_48_reg_1497[7 : 3] <= shl_ln78_48_fu_972_p3[7 : 3];
        shl_ln78_50_reg_1502[7 : 3] <= shl_ln78_50_fu_980_p3[7 : 3];
        shl_ln78_52_reg_1507[7 : 3] <= shl_ln78_52_fu_988_p3[7 : 3];
        shl_ln78_54_reg_1512[7 : 3] <= shl_ln78_54_fu_996_p3[7 : 3];
        shl_ln78_56_reg_1517[7 : 3] <= shl_ln78_56_fu_1004_p3[7 : 3];
        shl_ln78_58_reg_1522[7 : 3] <= shl_ln78_58_fu_1012_p3[7 : 3];
        shl_ln78_5_reg_1387[7 : 3] <= shl_ln78_5_fu_796_p3[7 : 3];
        shl_ln78_60_reg_1527[7 : 3] <= shl_ln78_60_fu_1020_p3[7 : 3];
        shl_ln78_62_reg_1532[7 : 3] <= shl_ln78_62_fu_1028_p3[7 : 3];
        shl_ln78_7_reg_1392[7 : 3] <= shl_ln78_7_fu_804_p3[7 : 3];
        shl_ln78_9_reg_1397[7 : 3] <= shl_ln78_9_fu_812_p3[7 : 3];
        shl_ln78_s_reg_1402[7 : 3] <= shl_ln78_s_fu_820_p3[7 : 3];
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_blk_n = COLS_empty_n;
    end else begin
        COLS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        COLS_read = 1'b1;
    end else begin
        COLS_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_blk_n = ROWS_empty_n;
    end else begin
        ROWS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ROWS_read = 1'b1;
    end else begin
        ROWS_read = 1'b0;
    end
end

always @ (*) begin
    if (((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        data_out2_read = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_data_out2_read;
    end else begin
        data_out2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_reshape_data_AWVALID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWVALID;
    end else begin
        m_axi_reshape_data_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_reshape_data_BREADY = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_BREADY;
    end else begin
        m_axi_reshape_data_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_reshape_data_WVALID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WVALID;
    end else begin
        m_axi_reshape_data_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_data_addr_blk_n = output_data_addr_empty_n;
    end else begin
        output_data_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        output_data_addr_read = 1'b1;
    end else begin
        output_data_addr_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_blk_n = outputs_empty_n;
    end else begin
        outputs_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        outputs_read = 1'b1;
    end else begin
        outputs_read = 1'b0;
    end
end

always @ (*) begin
    if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        reshape_flag = 1'd1;
    end else begin
        reshape_flag = reshape_flag_preg;
    end
end

always @ (*) begin
    if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        reshape_flag_ap_vld = 1'b1;
    end else begin
        reshape_flag_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_10_fu_295_p2 = (trunc_ln75_fu_237_p1 + 5'd10);

assign add_ln75_11_fu_301_p2 = (trunc_ln75_fu_237_p1 + 5'd11);

assign add_ln75_12_fu_307_p2 = (trunc_ln75_fu_237_p1 + 5'd12);

assign add_ln75_13_fu_313_p2 = (trunc_ln75_fu_237_p1 + 5'd13);

assign add_ln75_14_fu_319_p2 = (trunc_ln75_fu_237_p1 + 5'd14);

assign add_ln75_15_fu_325_p2 = (trunc_ln75_fu_237_p1 + 5'd15);

assign add_ln75_16_fu_337_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd17));

assign add_ln75_17_fu_343_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd18));

assign add_ln75_18_fu_349_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd19));

assign add_ln75_19_fu_355_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd20));

assign add_ln75_1_fu_241_p2 = (trunc_ln75_fu_237_p1 + 5'd1);

assign add_ln75_20_fu_361_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd21));

assign add_ln75_21_fu_367_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd22));

assign add_ln75_22_fu_373_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd23));

assign add_ln75_23_fu_379_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd24));

assign add_ln75_24_fu_385_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd25));

assign add_ln75_25_fu_391_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd26));

assign add_ln75_26_fu_397_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd27));

assign add_ln75_27_fu_403_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd28));

assign add_ln75_28_fu_409_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd29));

assign add_ln75_29_fu_415_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd30));

assign add_ln75_2_fu_247_p2 = (trunc_ln75_fu_237_p1 + 5'd2);

assign add_ln75_30_fu_421_p2 = ($signed(trunc_ln75_fu_237_p1) + $signed(5'd31));

assign add_ln75_3_fu_253_p2 = (trunc_ln75_fu_237_p1 + 5'd3);

assign add_ln75_4_fu_259_p2 = (trunc_ln75_fu_237_p1 + 5'd4);

assign add_ln75_5_fu_265_p2 = (trunc_ln75_fu_237_p1 + 5'd5);

assign add_ln75_6_fu_271_p2 = (trunc_ln75_fu_237_p1 + 5'd6);

assign add_ln75_7_fu_277_p2 = (trunc_ln75_fu_237_p1 + 5'd7);

assign add_ln75_8_fu_283_p2 = (trunc_ln75_fu_237_p1 + 5'd8);

assign add_ln75_9_fu_289_p2 = (trunc_ln75_fu_237_p1 + 5'd9);

assign add_ln75_fu_774_p2 = (outputs_read_reg_1036 + zext_ln75_fu_770_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((output_data_addr_empty_n == 1'b0) | (outputs_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == COLS_empty_n) | (1'b0 == ROWS_empty_n) | (ap_done_reg == 1'b1));
end

assign grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_ap_start_reg;

assign m_axi_reshape_data_ARADDR = 64'd0;

assign m_axi_reshape_data_ARBURST = 2'd0;

assign m_axi_reshape_data_ARCACHE = 4'd0;

assign m_axi_reshape_data_ARID = 1'd0;

assign m_axi_reshape_data_ARLEN = 32'd0;

assign m_axi_reshape_data_ARLOCK = 2'd0;

assign m_axi_reshape_data_ARPROT = 3'd0;

assign m_axi_reshape_data_ARQOS = 4'd0;

assign m_axi_reshape_data_ARREGION = 4'd0;

assign m_axi_reshape_data_ARSIZE = 3'd0;

assign m_axi_reshape_data_ARUSER = 1'd0;

assign m_axi_reshape_data_ARVALID = 1'b0;

assign m_axi_reshape_data_AWADDR = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWADDR;

assign m_axi_reshape_data_AWBURST = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWBURST;

assign m_axi_reshape_data_AWCACHE = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWCACHE;

assign m_axi_reshape_data_AWID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWID;

assign m_axi_reshape_data_AWLEN = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWLEN;

assign m_axi_reshape_data_AWLOCK = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWLOCK;

assign m_axi_reshape_data_AWPROT = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWPROT;

assign m_axi_reshape_data_AWQOS = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWQOS;

assign m_axi_reshape_data_AWREGION = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWREGION;

assign m_axi_reshape_data_AWSIZE = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWSIZE;

assign m_axi_reshape_data_AWUSER = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_AWUSER;

assign m_axi_reshape_data_RREADY = 1'b0;

assign m_axi_reshape_data_WDATA = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WDATA;

assign m_axi_reshape_data_WID = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WID;

assign m_axi_reshape_data_WLAST = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WLAST;

assign m_axi_reshape_data_WSTRB = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WSTRB;

assign m_axi_reshape_data_WUSER = grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162_m_axi_reshape_data_WUSER;

assign shl_ln78_10_fu_497_p2 = 32'd1 << zext_ln78_10_fu_493_p1;

assign shl_ln78_11_fu_507_p2 = 32'd1 << zext_ln78_12_fu_503_p1;

assign shl_ln78_12_fu_828_p3 = {{add_ln75_6_reg_1077}, {3'd0}};

assign shl_ln78_13_fu_517_p2 = 32'd1 << zext_ln78_14_fu_513_p1;

assign shl_ln78_14_fu_836_p3 = {{add_ln75_7_reg_1082}, {3'd0}};

assign shl_ln78_15_fu_527_p2 = 32'd1 << zext_ln78_16_fu_523_p1;

assign shl_ln78_16_fu_844_p3 = {{add_ln75_8_reg_1087}, {3'd0}};

assign shl_ln78_17_fu_537_p2 = 32'd1 << zext_ln78_18_fu_533_p1;

assign shl_ln78_18_fu_852_p3 = {{add_ln75_9_reg_1092}, {3'd0}};

assign shl_ln78_19_fu_547_p2 = 32'd1 << zext_ln78_20_fu_543_p1;

assign shl_ln78_1_fu_780_p3 = {{trunc_ln75_reg_1047}, {3'd0}};

assign shl_ln78_20_fu_860_p3 = {{add_ln75_10_reg_1097}, {3'd0}};

assign shl_ln78_21_fu_557_p2 = 32'd1 << zext_ln78_22_fu_553_p1;

assign shl_ln78_22_fu_868_p3 = {{add_ln75_11_reg_1102}, {3'd0}};

assign shl_ln78_23_fu_567_p2 = 32'd1 << zext_ln78_24_fu_563_p1;

assign shl_ln78_24_fu_876_p3 = {{add_ln75_12_reg_1107}, {3'd0}};

assign shl_ln78_25_fu_577_p2 = 32'd1 << zext_ln78_26_fu_573_p1;

assign shl_ln78_26_fu_884_p3 = {{add_ln75_13_reg_1112}, {3'd0}};

assign shl_ln78_27_fu_587_p2 = 32'd1 << zext_ln78_28_fu_583_p1;

assign shl_ln78_28_fu_892_p3 = {{add_ln75_14_reg_1117}, {3'd0}};

assign shl_ln78_29_fu_597_p2 = 32'd1 << zext_ln78_30_fu_593_p1;

assign shl_ln78_2_fu_457_p2 = 32'd1 << zext_ln78_2_fu_453_p1;

assign shl_ln78_30_fu_900_p3 = {{add_ln75_15_reg_1122}, {3'd0}};

assign shl_ln78_31_fu_607_p2 = 32'd1 << zext_ln78_32_fu_603_p1;

assign shl_ln78_32_fu_908_p3 = {{xor_ln75_reg_1127}, {3'd0}};

assign shl_ln78_33_fu_617_p2 = 32'd1 << zext_ln78_34_fu_613_p1;

assign shl_ln78_34_fu_916_p3 = {{add_ln75_16_reg_1132}, {3'd0}};

assign shl_ln78_35_fu_627_p2 = 32'd1 << zext_ln78_36_fu_623_p1;

assign shl_ln78_36_fu_924_p3 = {{add_ln75_17_reg_1137}, {3'd0}};

assign shl_ln78_37_fu_637_p2 = 32'd1 << zext_ln78_38_fu_633_p1;

assign shl_ln78_38_fu_932_p3 = {{add_ln75_18_reg_1142}, {3'd0}};

assign shl_ln78_39_fu_647_p2 = 32'd1 << zext_ln78_40_fu_643_p1;

assign shl_ln78_3_fu_788_p3 = {{add_ln75_1_reg_1052}, {3'd0}};

assign shl_ln78_40_fu_940_p3 = {{add_ln75_19_reg_1147}, {3'd0}};

assign shl_ln78_41_fu_657_p2 = 32'd1 << zext_ln78_42_fu_653_p1;

assign shl_ln78_42_fu_948_p3 = {{add_ln75_20_reg_1152}, {3'd0}};

assign shl_ln78_43_fu_667_p2 = 32'd1 << zext_ln78_44_fu_663_p1;

assign shl_ln78_44_fu_956_p3 = {{add_ln75_21_reg_1157}, {3'd0}};

assign shl_ln78_45_fu_677_p2 = 32'd1 << zext_ln78_46_fu_673_p1;

assign shl_ln78_46_fu_964_p3 = {{add_ln75_22_reg_1162}, {3'd0}};

assign shl_ln78_47_fu_687_p2 = 32'd1 << zext_ln78_48_fu_683_p1;

assign shl_ln78_48_fu_972_p3 = {{add_ln75_23_reg_1167}, {3'd0}};

assign shl_ln78_49_fu_697_p2 = 32'd1 << zext_ln78_50_fu_693_p1;

assign shl_ln78_4_fu_467_p2 = 32'd1 << zext_ln78_4_fu_463_p1;

assign shl_ln78_50_fu_980_p3 = {{add_ln75_24_reg_1172}, {3'd0}};

assign shl_ln78_51_fu_707_p2 = 32'd1 << zext_ln78_52_fu_703_p1;

assign shl_ln78_52_fu_988_p3 = {{add_ln75_25_reg_1177}, {3'd0}};

assign shl_ln78_53_fu_717_p2 = 32'd1 << zext_ln78_54_fu_713_p1;

assign shl_ln78_54_fu_996_p3 = {{add_ln75_26_reg_1182}, {3'd0}};

assign shl_ln78_55_fu_727_p2 = 32'd1 << zext_ln78_56_fu_723_p1;

assign shl_ln78_56_fu_1004_p3 = {{add_ln75_27_reg_1187}, {3'd0}};

assign shl_ln78_57_fu_737_p2 = 32'd1 << zext_ln78_58_fu_733_p1;

assign shl_ln78_58_fu_1012_p3 = {{add_ln75_28_reg_1192}, {3'd0}};

assign shl_ln78_59_fu_747_p2 = 32'd1 << zext_ln78_60_fu_743_p1;

assign shl_ln78_5_fu_796_p3 = {{add_ln75_2_reg_1057}, {3'd0}};

assign shl_ln78_60_fu_1020_p3 = {{add_ln75_29_reg_1197}, {3'd0}};

assign shl_ln78_61_fu_757_p2 = 32'd1 << zext_ln78_62_fu_753_p1;

assign shl_ln78_62_fu_1028_p3 = {{add_ln75_30_reg_1202}, {3'd0}};

assign shl_ln78_6_fu_477_p2 = 32'd1 << zext_ln78_6_fu_473_p1;

assign shl_ln78_7_fu_804_p3 = {{add_ln75_3_reg_1062}, {3'd0}};

assign shl_ln78_8_fu_487_p2 = 32'd1 << zext_ln78_8_fu_483_p1;

assign shl_ln78_9_fu_812_p3 = {{add_ln75_4_reg_1067}, {3'd0}};

assign shl_ln78_fu_447_p2 = 32'd1 << zext_ln78_fu_443_p1;

assign shl_ln78_s_fu_820_p3 = {{add_ln75_5_reg_1072}, {3'd0}};

assign shl_ln_fu_763_p3 = {{output_data_addr_read_reg_1041}, {5'd0}};

assign trunc_ln75_fu_237_p1 = outputs_dout[4:0];

assign xor_ln75_fu_331_p2 = (trunc_ln75_fu_237_p1 ^ 5'd16);

assign zext_ln75_fu_770_p1 = shl_ln_fu_763_p3;

assign zext_ln78_10_fu_493_p1 = add_ln75_5_fu_265_p2;

assign zext_ln78_12_fu_503_p1 = add_ln75_6_fu_271_p2;

assign zext_ln78_14_fu_513_p1 = add_ln75_7_fu_277_p2;

assign zext_ln78_16_fu_523_p1 = add_ln75_8_fu_283_p2;

assign zext_ln78_18_fu_533_p1 = add_ln75_9_fu_289_p2;

assign zext_ln78_20_fu_543_p1 = add_ln75_10_fu_295_p2;

assign zext_ln78_22_fu_553_p1 = add_ln75_11_fu_301_p2;

assign zext_ln78_24_fu_563_p1 = add_ln75_12_fu_307_p2;

assign zext_ln78_26_fu_573_p1 = add_ln75_13_fu_313_p2;

assign zext_ln78_28_fu_583_p1 = add_ln75_14_fu_319_p2;

assign zext_ln78_2_fu_453_p1 = add_ln75_1_fu_241_p2;

assign zext_ln78_30_fu_593_p1 = add_ln75_15_fu_325_p2;

assign zext_ln78_32_fu_603_p1 = xor_ln75_fu_331_p2;

assign zext_ln78_34_fu_613_p1 = add_ln75_16_fu_337_p2;

assign zext_ln78_36_fu_623_p1 = add_ln75_17_fu_343_p2;

assign zext_ln78_38_fu_633_p1 = add_ln75_18_fu_349_p2;

assign zext_ln78_40_fu_643_p1 = add_ln75_19_fu_355_p2;

assign zext_ln78_42_fu_653_p1 = add_ln75_20_fu_361_p2;

assign zext_ln78_44_fu_663_p1 = add_ln75_21_fu_367_p2;

assign zext_ln78_46_fu_673_p1 = add_ln75_22_fu_373_p2;

assign zext_ln78_48_fu_683_p1 = add_ln75_23_fu_379_p2;

assign zext_ln78_4_fu_463_p1 = add_ln75_2_fu_247_p2;

assign zext_ln78_50_fu_693_p1 = add_ln75_24_fu_385_p2;

assign zext_ln78_52_fu_703_p1 = add_ln75_25_fu_391_p2;

assign zext_ln78_54_fu_713_p1 = add_ln75_26_fu_397_p2;

assign zext_ln78_56_fu_723_p1 = add_ln75_27_fu_403_p2;

assign zext_ln78_58_fu_733_p1 = add_ln75_28_fu_409_p2;

assign zext_ln78_60_fu_743_p1 = add_ln75_29_fu_415_p2;

assign zext_ln78_62_fu_753_p1 = add_ln75_30_fu_421_p2;

assign zext_ln78_6_fu_473_p1 = add_ln75_3_fu_253_p2;

assign zext_ln78_8_fu_483_p1 = add_ln75_4_fu_259_p2;

assign zext_ln78_fu_443_p1 = trunc_ln75_fu_237_p1;

always @ (posedge ap_clk) begin
    shl_ln78_1_reg_1377[2:0] <= 3'b000;
    shl_ln78_3_reg_1382[2:0] <= 3'b000;
    shl_ln78_5_reg_1387[2:0] <= 3'b000;
    shl_ln78_7_reg_1392[2:0] <= 3'b000;
    shl_ln78_9_reg_1397[2:0] <= 3'b000;
    shl_ln78_s_reg_1402[2:0] <= 3'b000;
    shl_ln78_12_reg_1407[2:0] <= 3'b000;
    shl_ln78_14_reg_1412[2:0] <= 3'b000;
    shl_ln78_16_reg_1417[2:0] <= 3'b000;
    shl_ln78_18_reg_1422[2:0] <= 3'b000;
    shl_ln78_20_reg_1427[2:0] <= 3'b000;
    shl_ln78_22_reg_1432[2:0] <= 3'b000;
    shl_ln78_24_reg_1437[2:0] <= 3'b000;
    shl_ln78_26_reg_1442[2:0] <= 3'b000;
    shl_ln78_28_reg_1447[2:0] <= 3'b000;
    shl_ln78_30_reg_1452[2:0] <= 3'b000;
    shl_ln78_32_reg_1457[2:0] <= 3'b000;
    shl_ln78_34_reg_1462[2:0] <= 3'b000;
    shl_ln78_36_reg_1467[2:0] <= 3'b000;
    shl_ln78_38_reg_1472[2:0] <= 3'b000;
    shl_ln78_40_reg_1477[2:0] <= 3'b000;
    shl_ln78_42_reg_1482[2:0] <= 3'b000;
    shl_ln78_44_reg_1487[2:0] <= 3'b000;
    shl_ln78_46_reg_1492[2:0] <= 3'b000;
    shl_ln78_48_reg_1497[2:0] <= 3'b000;
    shl_ln78_50_reg_1502[2:0] <= 3'b000;
    shl_ln78_52_reg_1507[2:0] <= 3'b000;
    shl_ln78_54_reg_1512[2:0] <= 3'b000;
    shl_ln78_56_reg_1517[2:0] <= 3'b000;
    shl_ln78_58_reg_1522[2:0] <= 3'b000;
    shl_ln78_60_reg_1527[2:0] <= 3'b000;
    shl_ln78_62_reg_1532[2:0] <= 3'b000;
end

endmodule //reshape_store_ap_uint_256_ap_int_8_ap_int_8_32u_s
