TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc681b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;recordsettingsm:
                               96 ; 1    |// CopyRight (C) SigmaTel, Inc. 2002-2004
                               97 ; 2    |// Filename:    recordsettingsmenu.c
                               98 ; 3    |// Description: 
                               99 ; 4    |//
                              100 ; 5    |
                              101 ; 6    |#include "exec.h"
                              102 
                              104 
                              105 ; 1    |#ifndef EXEC_H
                              106 ; 2    |#define EXEC_H
                              107 ; 3    |
                              108 ; 4    |
                              109 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              110 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              111 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              112 ; 8    |
                              113 ; 9    |
                              114 ; 10   |#endif
                              115 
                              117 
                              118 ; 7    |#include "types.h"
                              119 
                              121 
                              122 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              123 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              124 ; 3    |//
                              125 ; 4    |// Filename: types.h
                              126 ; 5    |// Description: Standard data types
                              127 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              128 ; 7    |
                              129 ; 8    |#ifndef _TYPES_H
                              130 ; 9    |#define _TYPES_H
                              131 ; 10   |
                              132 ; 11   |// TODO:  move this outta here!
                              133 ; 12   |#if !defined(NOERROR)
                              134 ; 13   |#define NOERROR 0
                              135 ; 14   |#define SUCCESS 0
                              136 ; 15   |#endif 
                              137 ; 16   |#if !defined(SUCCESS)
                              138 ; 17   |#define SUCCESS  0
                              139 ; 18   |#endif
                              140 ; 19   |#if !defined(ERROR)
                              141 ; 20   |#define ERROR   -1
                              142 ; 21   |#endif
                              143 ; 22   |#if !defined(FALSE)
                              144 ; 23   |#define FALSE 0
                              145 ; 24   |#endif
                              146 ; 25   |#if !defined(TRUE)
                              147 ; 26   |#define TRUE  1
                              148 ; 27   |#endif
                              149 ; 28   |
                              150 ; 29   |#if !defined(NULL)
                              151 ; 30   |#define NULL 0
                              152 ; 31   |#endif
                              153 ; 32   |
                              154 ; 33   |#define MAX_INT     0x7FFFFF
                              155 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              156 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              157 ; 36   |#define MAX_ULONG   (-1) 
                              158 ; 37   |
                              159 ; 38   |#define WORD_SIZE   24              // word size in bits
                              160 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              161 ; 40   |
                              162 ; 41   |
                              163 ; 42   |#define BYTE    unsigned char       // btVarName
                              164 ; 43   |#define CHAR    signed char         // cVarName
                              165 ; 44   |#define USHORT  unsigned short      // usVarName
                              166 ; 45   |#define SHORT   unsigned short      // sVarName
                              167 ; 46   |#define WORD    unsigned int        // wVarName
                              168 ; 47   |#define INT     signed int          // iVarName
                              169 ; 48   |#define DWORD   unsigned long       // dwVarName
                              170 ; 49   |#define LONG    signed long         // lVarName
                              171 ; 50   |#define BOOL    unsigned int        // bVarName
                              172 ; 51   |#define FRACT   _fract              // frVarName
                              173 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              174 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              175 ; 54   |#define FLOAT   float               // fVarName
                              176 ; 55   |#define DBL     double              // dVarName
                              177 ; 56   |#define ENUM    enum                // eVarName
                              178 ; 57   |#define CMX     _complex            // cmxVarName
                              179 ; 58   |typedef WORD UCS3;                   // 
                              180 ; 59   |
                              181 ; 60   |#define UINT16  unsigned short
                              182 ; 61   |#define UINT8   unsigned char   
                              183 ; 62   |#define UINT32  unsigned long
                              184 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              185 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              186 ; 65   |#define WCHAR   UINT16
                              187 ; 66   |
                              188 ; 67   |//UINT128 is 16 bytes or 6 words
                              189 ; 68   |typedef struct UINT128_3500 {   
                              190 ; 69   |    int val[6];     
                              191 ; 70   |} UINT128_3500;
                              192 ; 71   |
                              193 ; 72   |#define UINT128   UINT128_3500
                              194 ; 73   |
                              195 ; 74   |// Little endian word packed byte strings:   
                              196 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              197 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              198 ; 77   |// Little endian word packed byte strings:   
                              199 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              200 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              201 ; 80   |
                              202 ; 81   |// Declare Memory Spaces To Use When Coding
                              203 ; 82   |// A. Sector Buffers
                              204 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              205 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              206 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              207 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              208 
                              210 
                              211 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              212 ; 88   |// B. Media DDI Memory
                              213 ; 89   |#define MEDIA_DDI_MEM _Y
                              214 ; 90   |
                              215 ; 91   |
                              216 ; 92   |
                              217 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              218 ; 94   |// Examples of circular pointers:
                              219 ; 95   |//    INT CIRC cpiVarName
                              220 ; 96   |//    DWORD CIRC cpdwVarName
                              221 ; 97   |
                              222 ; 98   |#define RETCODE INT                 // rcVarName
                              223 ; 99   |
                              224 ; 100  |// generic bitfield structure
                              225 ; 101  |struct Bitfield {
                              226 ; 102  |    unsigned int B0  :1;
                              227 ; 103  |    unsigned int B1  :1;
                              228 ; 104  |    unsigned int B2  :1;
                              229 ; 105  |    unsigned int B3  :1;
                              230 ; 106  |    unsigned int B4  :1;
                              231 ; 107  |    unsigned int B5  :1;
                              232 ; 108  |    unsigned int B6  :1;
                              233 ; 109  |    unsigned int B7  :1;
                              234 ; 110  |    unsigned int B8  :1;
                              235 ; 111  |    unsigned int B9  :1;
                              236 ; 112  |    unsigned int B10 :1;
                              237 ; 113  |    unsigned int B11 :1;
                              238 ; 114  |    unsigned int B12 :1;
                              239 ; 115  |    unsigned int B13 :1;
                              240 ; 116  |    unsigned int B14 :1;
                              241 ; 117  |    unsigned int B15 :1;
                              242 ; 118  |    unsigned int B16 :1;
                              243 ; 119  |    unsigned int B17 :1;
                              244 ; 120  |    unsigned int B18 :1;
                              245 ; 121  |    unsigned int B19 :1;
                              246 ; 122  |    unsigned int B20 :1;
                              247 ; 123  |    unsigned int B21 :1;
                              248 ; 124  |    unsigned int B22 :1;
                              249 ; 125  |    unsigned int B23 :1;
                              250 ; 126  |};
                              251 ; 127  |
                              252 ; 128  |union BitInt {
                              253 ; 129  |        struct Bitfield B;
                              254 ; 130  |        int        I;
                              255 ; 131  |};
                              256 ; 132  |
                              257 ; 133  |#define MAX_MSG_LENGTH 10
                              258 ; 134  |struct CMessage
                              259 ; 135  |{
                              260 ; 136  |        unsigned int m_uLength;
                              261 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              262 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                              263 ; 139  |
                              264 ; 140  |typedef struct {
                              265 ; 141  |    WORD m_wLength;
                              266 ; 142  |    WORD m_wMessage;
                              267 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              268 ; 144  |} Message;
                              269 ; 145  |
                              270 ; 146  |struct MessageQueueDescriptor
                              271 ; 147  |{
                              272 ; 148  |        int *m_pBase;
                              273 ; 149  |        int m_iModulo;
                              274 ; 150  |        int m_iSize;
                              275 ; 151  |        int *m_pHead;
                              276 ; 152  |        int *m_pTail;
                              277 ; 153  |};
                              278 ; 154  |
                              279 ; 155  |struct ModuleEntry
                              280 ; 156  |{
                              281 ; 157  |    int m_iSignaledEventMask;
                              282 ; 158  |    int m_iWaitEventMask;
                              283 ; 159  |    int m_iResourceOfCode;
                              284 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              285 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              286 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              287 ; 163  |    int m_uTimeOutHigh;
                              288 ; 164  |    int m_uTimeOutLow;
                              289 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              290 ; 166  |};
                              291 ; 167  |
                              292 ; 168  |union WaitMask{
                              293 ; 169  |    struct B{
                              294 ; 170  |        unsigned int m_bNone     :1;
                              295 ; 171  |        unsigned int m_bMessage  :1;
                              296 ; 172  |        unsigned int m_bTimer    :1;
                              297 ; 173  |        unsigned int m_bButton   :1;
                              298 ; 174  |    } B;
                              299 ; 175  |    int I;
                              300 ; 176  |} ;
                              301 ; 177  |
                              302 ; 178  |
                              303 ; 179  |struct Button {
                              304 ; 180  |        WORD wButtonEvent;
                              305 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              306 ; 182  |};
                              307 ; 183  |
                              308 ; 184  |struct Message {
                              309 ; 185  |        WORD wMsgLength;
                              310 ; 186  |        WORD wMsgCommand;
                              311 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              312 ; 188  |};
                              313 ; 189  |
                              314 ; 190  |union EventTypes {
                              315 ; 191  |        struct CMessage msg;
                              316 ; 192  |        struct Button Button ;
                              317 ; 193  |        struct Message Message;
                              318 ; 194  |};
                              319 ; 195  |
                              320 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              321 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              322 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              323 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              324 ; 200  |
                              325 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              326 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              327 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              328 ; 204  |
                              329 ; 205  |#if DEBUG
                              330 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              331 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              332 ; 208  |#else 
                              333 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              334 ; 210  |#define DebugBuildAssert(x)    
                              335 ; 211  |#endif
                              336 ; 212  |
                              337 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              338 ; 214  |//  #pragma asm
                              339 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              340 ; 216  |//  #pragma endasm
                              341 ; 217  |
                              342 ; 218  |
                              343 ; 219  |#ifdef COLOR_262K
                              344 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              345 ; 221  |#elif defined(COLOR_65K)
                              346 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              347 ; 223  |#else
                              348 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              349 ; 225  |#endif
                              350 ; 226  |    
                              351 ; 227  |#endif // #ifndef _TYPES_H
                              352 
                              354 
                              355 ; 8    |#include "menumanager.h"
                              356 
                              358 
                              359 ; 1    |#ifndef _EXEC_H
                              360 ; 2    |#define _EXEC_H
                              361 ; 3    |
                              362 ; 4    |#include "types.h"
                              363 
                              365 
                              366 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              367 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              368 ; 3    |//
                              369 ; 4    |// Filename: types.h
                              370 ; 5    |// Description: Standard data types
                              371 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              372 ; 7    |
                              373 ; 8    |#ifndef _TYPES_H
                              374 ; 9    |#define _TYPES_H
                              375 ; 10   |
                              376 ; 11   |// TODO:  move this outta here!
                              377 ; 12   |#if !defined(NOERROR)
                              378 ; 13   |#define NOERROR 0
                              379 ; 14   |#define SUCCESS 0
                              380 ; 15   |#endif 
                              381 ; 16   |#if !defined(SUCCESS)
                              382 ; 17   |#define SUCCESS  0
                              383 ; 18   |#endif
                              384 ; 19   |#if !defined(ERROR)
                              385 ; 20   |#define ERROR   -1
                              386 ; 21   |#endif
                              387 ; 22   |#if !defined(FALSE)
                              388 ; 23   |#define FALSE 0
                              389 ; 24   |#endif
                              390 ; 25   |#if !defined(TRUE)
                              391 ; 26   |#define TRUE  1
                              392 ; 27   |#endif
                              393 ; 28   |
                              394 ; 29   |#if !defined(NULL)
                              395 ; 30   |#define NULL 0
                              396 ; 31   |#endif
                              397 ; 32   |
                              398 ; 33   |#define MAX_INT     0x7FFFFF
                              399 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              400 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              401 ; 36   |#define MAX_ULONG   (-1) 
                              402 ; 37   |
                              403 ; 38   |#define WORD_SIZE   24              // word size in bits
                              404 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              405 ; 40   |
                              406 ; 41   |
                              407 ; 42   |#define BYTE    unsigned char       // btVarName
                              408 ; 43   |#define CHAR    signed char         // cVarName
                              409 ; 44   |#define USHORT  unsigned short      // usVarName
                              410 ; 45   |#define SHORT   unsigned short      // sVarName
                              411 ; 46   |#define WORD    unsigned int        // wVarName
                              412 ; 47   |#define INT     signed int          // iVarName
                              413 ; 48   |#define DWORD   unsigned long       // dwVarName
                              414 ; 49   |#define LONG    signed long         // lVarName
                              415 ; 50   |#define BOOL    unsigned int        // bVarName
                              416 ; 51   |#define FRACT   _fract              // frVarName
                              417 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              418 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              419 ; 54   |#define FLOAT   float               // fVarName
                              420 ; 55   |#define DBL     double              // dVarName
                              421 ; 56   |#define ENUM    enum                // eVarName
                              422 ; 57   |#define CMX     _complex            // cmxVarName
                              423 ; 58   |typedef WORD UCS3;                   // 
                              424 ; 59   |
                              425 ; 60   |#define UINT16  unsigned short
                              426 ; 61   |#define UINT8   unsigned char   
                              427 ; 62   |#define UINT32  unsigned long
                              428 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              429 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                              430 ; 65   |#define WCHAR   UINT16
                              431 ; 66   |
                              432 ; 67   |//UINT128 is 16 bytes or 6 words
                              433 ; 68   |typedef struct UINT128_3500 {   
                              434 ; 69   |    int val[6];     
                              435 ; 70   |} UINT128_3500;
                              436 ; 71   |
                              437 ; 72   |#define UINT128   UINT128_3500
                              438 ; 73   |
                              439 ; 74   |// Little endian word packed byte strings:   
                              440 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              441 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              442 ; 77   |// Little endian word packed byte strings:   
                              443 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              444 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              445 ; 80   |
                              446 ; 81   |// Declare Memory Spaces To Use When Coding
                              447 ; 82   |// A. Sector Buffers
                              448 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              449 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              450 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              451 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              452 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              453 ; 88   |// B. Media DDI Memory
                              454 ; 89   |#define MEDIA_DDI_MEM _Y
                              455 ; 90   |
                              456 ; 91   |
                              457 ; 92   |
                              458 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              459 ; 94   |// Examples of circular pointers:
                              460 ; 95   |//    INT CIRC cpiVarName
                              461 ; 96   |//    DWORD CIRC cpdwVarName
                              462 ; 97   |
                              463 ; 98   |#define RETCODE INT                 // rcVarName
                              464 ; 99   |
                              465 ; 100  |// generic bitfield structure
                              466 ; 101  |struct Bitfield {
                              467 ; 102  |    unsigned int B0  :1;
                              468 ; 103  |    unsigned int B1  :1;
                              469 ; 104  |    unsigned int B2  :1;
                              470 ; 105  |    unsigned int B3  :1;
                              471 ; 106  |    unsigned int B4  :1;
                              472 ; 107  |    unsigned int B5  :1;
                              473 ; 108  |    unsigned int B6  :1;
                              474 ; 109  |    unsigned int B7  :1;
                              475 ; 110  |    unsigned int B8  :1;
                              476 ; 111  |    unsigned int B9  :1;
                              477 ; 112  |    unsigned int B10 :1;
                              478 ; 113  |    unsigned int B11 :1;
                              479 ; 114  |    unsigned int B12 :1;
                              480 ; 115  |    unsigned int B13 :1;
                              481 ; 116  |    unsigned int B14 :1;
                              482 ; 117  |    unsigned int B15 :1;
                              483 ; 118  |    unsigned int B16 :1;
                              484 ; 119  |    unsigned int B17 :1;
                              485 ; 120  |    unsigned int B18 :1;
                              486 ; 121  |    unsigned int B19 :1;
                              487 ; 122  |    unsigned int B20 :1;
                              488 ; 123  |    unsigned int B21 :1;
                              489 ; 124  |    unsigned int B22 :1;
                              490 ; 125  |    unsigned int B23 :1;
                              491 ; 126  |};
                              492 ; 127  |
                              493 ; 128  |union BitInt {
                              494 ; 129  |        struct Bitfield B;
                              495 ; 130  |        int        I;
                              496 ; 131  |};
                              497 ; 132  |
                              498 ; 133  |#define MAX_MSG_LENGTH 10
                              499 ; 134  |struct CMessage
                              500 ; 135  |{
                              501 ; 136  |        unsigned int m_uLength;
                              502 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              503 ; 138  |};
                              504 ; 139  |
                              505 ; 140  |typedef struct {
                              506 ; 141  |    WORD m_wLength;
                              507 ; 142  |    WORD m_wMessage;
                              508 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              509 ; 144  |} Message;
                              510 ; 145  |
                              511 ; 146  |struct MessageQueueDescriptor
                              512 ; 147  |{
                              513 ; 148  |        int *m_pBase;
                              514 ; 149  |        int m_iModulo;
                              515 ; 150  |        int m_iSize;
                              516 ; 151  |        int *m_pHead;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              517 ; 152  |        int *m_pTail;
                              518 ; 153  |};
                              519 ; 154  |
                              520 ; 155  |struct ModuleEntry
                              521 ; 156  |{
                              522 ; 157  |    int m_iSignaledEventMask;
                              523 ; 158  |    int m_iWaitEventMask;
                              524 ; 159  |    int m_iResourceOfCode;
                              525 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              526 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                              527 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              528 ; 163  |    int m_uTimeOutHigh;
                              529 ; 164  |    int m_uTimeOutLow;
                              530 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              531 ; 166  |};
                              532 ; 167  |
                              533 ; 168  |union WaitMask{
                              534 ; 169  |    struct B{
                              535 ; 170  |        unsigned int m_bNone     :1;
                              536 ; 171  |        unsigned int m_bMessage  :1;
                              537 ; 172  |        unsigned int m_bTimer    :1;
                              538 ; 173  |        unsigned int m_bButton   :1;
                              539 ; 174  |    } B;
                              540 ; 175  |    int I;
                              541 ; 176  |} ;
                              542 ; 177  |
                              543 ; 178  |
                              544 ; 179  |struct Button {
                              545 ; 180  |        WORD wButtonEvent;
                              546 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              547 ; 182  |};
                              548 ; 183  |
                              549 ; 184  |struct Message {
                              550 ; 185  |        WORD wMsgLength;
                              551 ; 186  |        WORD wMsgCommand;
                              552 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              553 ; 188  |};
                              554 ; 189  |
                              555 ; 190  |union EventTypes {
                              556 ; 191  |        struct CMessage msg;
                              557 ; 192  |        struct Button Button ;
                              558 ; 193  |        struct Message Message;
                              559 ; 194  |};
                              560 ; 195  |
                              561 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              562 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              563 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              564 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              565 ; 200  |
                              566 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              567 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              568 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              569 ; 204  |
                              570 ; 205  |#if DEBUG
                              571 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              572 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              573 ; 208  |#else 
                              574 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                              575 ; 210  |#define DebugBuildAssert(x)    
                              576 ; 211  |#endif
                              577 ; 212  |
                              578 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              579 ; 214  |//  #pragma asm
                              580 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              581 ; 216  |//  #pragma endasm
                              582 ; 217  |
                              583 ; 218  |
                              584 ; 219  |#ifdef COLOR_262K
                              585 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                              586 ; 221  |#elif defined(COLOR_65K)
                              587 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                              588 ; 223  |#else
                              589 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                              590 ; 225  |#endif
                              591 ; 226  |    
                              592 ; 227  |#endif // #ifndef _TYPES_H
                              593 
                              595 
                              596 ; 5    |
                              597 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              598 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, int, int *);
                              599 ; 8    |
                              600 ; 9    |#if !defined(NULL)
                              601 ; 10   |#define NULL 0
                              602 ; 11   |#endif 
                              603 ; 12   |
                              604 ; 13   |#if !defined(FALSE)
                              605 ; 14   |#define FALSE 0
                              606 ; 15   |#endif
                              607 ; 16   |#if !defined(TRUE)
                              608 ; 17   |#define TRUE  !FALSE
                              609 ; 18   |#endif
                              610 ; 19   |
                              611 ; 20   |// The same memory location contains either a menu message or button event. 
                              612 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              613 ; 22   |
                              614 ; 23   |// CMessage is kept for backards compatibility.
                              615 ; 24   |// The union and 2 new structures are added to aid in readability.
                              616 ; 25   |
                              617 ; 26   |
                              618 ; 27   |#include "messages.h"
                              619 
                              621 
                              622 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              623 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              624 ; 3    |// Message defs
                              625 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              626 ; 5    |
                              627 ; 6    |#if (!defined(MSGEQU_INC))
                              628 ; 7    |#define MSGEQU_INC 1
                              629 ; 8    |
                              630 ; 9    |
                              631 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              632 ; 11   |
                              633 ; 12   |
                              634 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              635 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              636 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              637 ; 16   |#define MSG_TYPE_LCD 0x030000
                              638 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              639 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              640 ; 19   |#define MSG_TYPE_MENU 0x060000
                              641 ; 20   |#define MSG_TYPE_LED 0x070000
                              642 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              643 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              644 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              645 ; 24   |// Equalizer and other effects
                              646 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              647 ; 26   |#if (defined(USE_PLAYLIST3))
                              648 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              649 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              650 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              651 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              652 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              653 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              654 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              655 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              656 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              657 ; 36   |#if defined(USE_PLAYLIST5)
                              658 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              659 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              660 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              661 ; 40   |
                              662 ; 41   |// Message Structure Offsets
                              663 ; 42   |#define MSG_Length 0
                              664 ; 43   |#define MSG_ID 1
                              665 ; 44   |#define MSG_Argument1 2
                              666 ; 45   |#define MSG_Argument2 3
                              667 ; 46   |#define MSG_Argument3 4
                              668 ; 47   |#define MSG_Argument4 5
                              669 ; 48   |#define MSG_Argument5 6
                              670 ; 49   |#define MSG_Argument6 7
                              671 ; 50   |
                              672 ; 51   |
                              673 ; 52   |
                              674 ; 53   |// LCD Message IDs
                              675 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              676 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              677 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              678 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              679 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              680 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              681 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              682 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              683 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              684 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              685 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              686 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              687 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              688 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              689 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              690 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              691 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              692 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              693 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              694 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              695 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              696 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              697 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              698 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              699 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              700 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              701 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              702 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              703 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              704 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              705 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              706 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              707 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              708 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              709 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              710 ; 89   |//Param1 = left
                              711 ; 90   |//Param2 = top
                              712 ; 91   |//Param3 = right
                              713 ; 92   |//Param4 = bottom
                              714 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              715 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              716 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              717 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              718 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              719 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              720 ; 99   |
                              721 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              722 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              723 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              724 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              725 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              726 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              727 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              728 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              729 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              730 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              731 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              732 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              733 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              734 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              735 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              736 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              737 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              738 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              739 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              740 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              741 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              742 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              743 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              744 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              745 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              746 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              747 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              748 ; 127  |
                              749 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              750 ; 129  |
                              751 ; 130  |#if defined(CLCD_16BIT)
                              752 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              753 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              754 ; 133  |
                              755 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              756 ; 135  |#else 
                              757 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              758 ; 137  |#endif
                              759 ; 138  |
                              760 ; 139  |// If you change the LCD message ID's then you must
                              761 ; 140  |// also change the jump table in lcdapi.asm
                              762 ; 141  |
                              763 ; 142  |// Character LCD Message IDs
                              764 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              765 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              766 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              767 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              768 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              769 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              770 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              771 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              772 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              773 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              774 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              775 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              776 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              777 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              778 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              779 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              780 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              781 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              782 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              783 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              784 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              785 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              786 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              787 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              788 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              789 ; 168  |// also change the jump table in lcdapi.asm
                              790 ; 169  |
                              791 ; 170  |// Decoder Message IDs
                              792 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              793 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              794 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              795 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              796 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              797 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              798 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              799 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              800 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              801 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              802 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              803 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              804 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              805 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              806 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              807 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              808 ; 187  |// If you change the Decoder message ID's, then you must
                              809 ; 188  |// also change the jump table in decoder_overlay.asm
                              810 ; 189  |// and in dec_adpcm_overlay.asm.
                              811 ; 190  |
                              812 ; 191  |// Encoder Message IDs
                              813 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              814 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              815 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              816 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              817 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              818 ; 197  |// If you change the Encoder message ID's, then you must
                              819 ; 198  |// also change the jump table in all encoder overlay modules.
                              820 ; 199  |
                              821 ; 200  |// Parser Message IDs
                              822 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              823 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              824 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              825 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              826 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              827 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              828 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              829 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              830 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              831 ; 210  |// If you change the Parser message ID's, then you must
                              832 ; 211  |// also change the jump table in parser.asm
                              833 ; 212  |
                              834 ; 213  |// Button Message IDs
                              835 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              836 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              837 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              838 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              839 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              840 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              841 ; 220  |
                              842 ; 221  |// Mixer Message IDs
                              843 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              844 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              845 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              846 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              847 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              848 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              849 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              850 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              851 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              852 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              853 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              854 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              855 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              856 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              857 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              858 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              859 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              860 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              861 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              862 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              863 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              864 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              865 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              866 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              867 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              868 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              869 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              870 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              871 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              872 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              873 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              874 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              875 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              876 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              877 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              878 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              879 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              880 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              881 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              882 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              883 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              884 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              885 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              886 ; 265  |// If you change the mixer message ID's then you must
                              887 ; 266  |// also change the jump table in mixer.asm
                              888 ; 267  |#define MIXER_ON 0
                              889 ; 268  |#define MIXER_OFF 1
                              890 ; 269  |
                              891 ; 270  |
                              892 ; 271  |// System Message IDs
                              893 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              894 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              895 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              896 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              897 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              898 ; 277  |// If you change the system message ID's then you must
                              899 ; 278  |// also change the jump table in systemapi.asm
                              900 ; 279  |
                              901 ; 280  |// Menu IDs
                              902 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              903 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              904 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              905 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              906 ; 285  |//sub parameters for this message:
                              907 ; 286  |#define RECORDER_START 0
                              908 ; 287  |#define RECORDER_PAUSE 0x2000
                              909 ; 288  |#define RECORDER_RESUME 0x4000
                              910 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              911 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              912 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              913 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              914 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              915 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              916 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              917 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              918 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              919 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              920 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              921 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              922 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              923 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              924 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              925 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              926 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              927 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              928 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              929 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              930 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              931 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              932 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              933 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              934 ; 313  |
                              935 ; 314  |// Note that other versions of this file have different msg equates.
                              936 ; 315  |// If you change the system message ID's then you must
                              937 ; 316  |// also change the jump table in all menu *.asm
                              938 ; 317  |
                              939 ; 318  |// LED Message IDs
                              940 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              941 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              942 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              943 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              944 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              945 ; 324  |// If you change the LeD message ID's then you must
                              946 ; 325  |// also change the jump table in ledapi.asm
                              947 ; 326  |
                              948 ; 327  |#if (!defined(REMOVE_FM))
                              949 ; 328  |// FM Tuner Message IDs
                              950 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              951 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              952 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              953 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              954 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              955 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              956 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              957 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              958 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              959 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              960 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              961 ; 340  |//one parameter--the sensitivity in uV
                              962 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              963 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              964 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              965 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              966 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              967 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              968 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              969 ; 348  |#endif
                              970 ; 349  |
                              971 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              972 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              973 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              974 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              975 ; 354  |
                              976 ; 355  |
                              977 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              978 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              979 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              980 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              981 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              982 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              983 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              984 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              985 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              986 ; 365  |
                              987 ; 366  |#if (defined(USE_PLAYLIST3))
                              988 ; 367  |// Music Library
                              989 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              990 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              991 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              992 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              993 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              994 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              995 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              996 ; 375  |
                              997 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              998 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                              999 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1000 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1001 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1002 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1003 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1004 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1005 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1006 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1007 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1008 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1009 ; 388  |
                             1010 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1011 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1012 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1013 ; 392  |
                             1014 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1015 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1016 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1017 ; 396  |
                             1018 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1019 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1020 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1021 ; 400  |
                             1022 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1023 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1024 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1025 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1026 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1027 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1028 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1029 ; 408  |
                             1030 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1031 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1032 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1033 ; 412  |
                             1034 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1035 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1036 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1037 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1038 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1039 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1040 ; 419  |
                             1041 ; 420  |#if defined(USE_PLAYLIST5)
                             1042 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1043 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1044 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1045 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1046 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1047 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1048 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1049 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1050 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1051 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1052 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1053 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1054 ; 433  |
                             1055 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1056 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1057 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1058 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1059 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1060 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1061 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1062 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1063 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1064 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1065 ; 444  |// Events
                             1066 ; 445  |// No event
                             1067 ; 446  |#define EVENT_NONE 0x000001   
                             1068 ; 447  |// A message has been posted
                             1069 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1070 ; 449  |// Run if wait time elapsed
                             1071 ; 450  |#define EVENT_TIMER 0x000004   
                             1072 ; 451  |// Run if a button event occured
                             1073 ; 452  |#define EVENT_BUTTON 0x000008   
                             1074 ; 453  |// Run if a background event occured
                             1075 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1076 ; 455  |// The executive should immediately repeat this module
                             1077 ; 456  |#define EVENT_REPEAT 0x000020   
                             1078 ; 457  |// Run the module's init routine
                             1079 ; 458  |#define EVENT_INIT 0x800000   
                             1080 ; 459  |
                             1081 ; 460  |#define EVENT_NONE_BITPOS 0
                             1082 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1083 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1084 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1085 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1086 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1087 ; 466  |#define EVENT_INIT_BITPOS 23
                             1088 ; 467  |
                             1089 ; 468  |// Parser Message Buffers
                             1090 ; 469  |#define ParserPlayBit 0
                             1091 ; 470  |#define ButtonPressBit 1
                             1092 ; 471  |#define ParserRwndBit 1
                             1093 ; 472  |#define ParserFfwdBit 2
                             1094 ; 473  |
                             1095 ; 474  |//NextSong Message Parameters
                             1096 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1097 ; 476  |#define NEXT_SONG 2             
                             1098 ; 477  |// ButtonPressBit1 cleared
                             1099 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1100 ; 479  |// ButtonPressBit1 set
                             1101 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1102 ; 481  |// NextSong + Ffwd
                             1103 ; 482  |#define NEXT_SONG_FFWD 4          
                             1104 ; 483  |
                             1105 ; 484  |//PrevSong Message Parameters
                             1106 ; 485  |// PrevSong + Stopped
                             1107 ; 486  |#define PREV_SONG 0          
                             1108 ; 487  |// PrevSong + Play
                             1109 ; 488  |#define PREV_SONG_PLAY 1          
                             1110 ; 489  |// PrevSong + Rwnd
                             1111 ; 490  |#define PREV_SONG_RWND 2          
                             1112 ; 491  |
                             1113 ; 492  |
                             1114 ; 493  |
                             1115 ; 494  |
                             1116 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1117 ; 496  |
                             1118 ; 497  |
                             1119 
                             1121 
                             1122 ; 28   |
                             1123 ; 29   |#endif 
                             1124 
                             1126 
                             1127 ; 9    |#include "messages.h"
                             1128 
                             1130 
                             1131 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1132 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1133 ; 3    |// Message defs
                             1134 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1135 ; 5    |
                             1136 ; 6    |#if (!defined(MSGEQU_INC))
                             1137 ; 7    |#define MSGEQU_INC 1
                             1138 ; 8    |
                             1139 ; 9    |
                             1140 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1141 ; 11   |
                             1142 ; 12   |
                             1143 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1144 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1145 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1146 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1147 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1148 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1149 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1150 ; 20   |#define MSG_TYPE_LED 0x070000
                             1151 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1152 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1153 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1154 ; 24   |// Equalizer and other effects
                             1155 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1156 ; 26   |#if (defined(USE_PLAYLIST3))
                             1157 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1158 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1159 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1160 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1161 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1162 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1163 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1164 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1165 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1166 ; 36   |#if defined(USE_PLAYLIST5)
                             1167 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1168 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1169 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1170 ; 40   |
                             1171 ; 41   |// Message Structure Offsets
                             1172 ; 42   |#define MSG_Length 0
                             1173 ; 43   |#define MSG_ID 1
                             1174 ; 44   |#define MSG_Argument1 2
                             1175 ; 45   |#define MSG_Argument2 3
                             1176 ; 46   |#define MSG_Argument3 4
                             1177 ; 47   |#define MSG_Argument4 5
                             1178 ; 48   |#define MSG_Argument5 6
                             1179 ; 49   |#define MSG_Argument6 7
                             1180 ; 50   |
                             1181 ; 51   |
                             1182 ; 52   |
                             1183 ; 53   |// LCD Message IDs
                             1184 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1185 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1186 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1187 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1188 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1189 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1190 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1191 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1192 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1193 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1194 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1195 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1196 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1197 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1198 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1199 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1200 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1201 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1202 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1203 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1204 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1205 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1206 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1207 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1208 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1209 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1210 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1211 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1212 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1213 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1214 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1215 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1216 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1217 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1218 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1219 ; 89   |//Param1 = left
                             1220 ; 90   |//Param2 = top
                             1221 ; 91   |//Param3 = right
                             1222 ; 92   |//Param4 = bottom
                             1223 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1224 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1225 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1226 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1227 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1228 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1229 ; 99   |
                             1230 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1231 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1232 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1233 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1234 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1235 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1236 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1237 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1238 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1239 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1240 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1241 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1242 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1243 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1244 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1245 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1246 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1247 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1248 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1249 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1250 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1251 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1252 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1253 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1254 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1255 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1256 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1257 ; 127  |
                             1258 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1259 ; 129  |
                             1260 ; 130  |#if defined(CLCD_16BIT)
                             1261 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1262 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1263 ; 133  |
                             1264 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1265 ; 135  |#else 
                             1266 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1267 ; 137  |#endif
                             1268 ; 138  |
                             1269 ; 139  |// If you change the LCD message ID's then you must
                             1270 ; 140  |// also change the jump table in lcdapi.asm
                             1271 ; 141  |
                             1272 ; 142  |// Character LCD Message IDs
                             1273 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1274 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1275 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1276 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1277 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1278 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1279 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1280 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1281 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1282 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1283 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1284 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1285 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1286 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1287 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1288 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1289 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1290 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1291 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1292 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1293 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1294 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1295 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1296 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1297 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1298 ; 168  |// also change the jump table in lcdapi.asm
                             1299 ; 169  |
                             1300 ; 170  |// Decoder Message IDs
                             1301 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1302 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1303 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1304 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1305 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1306 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1307 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1308 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1309 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1310 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1311 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1312 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1313 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1314 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1315 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1316 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1317 ; 187  |// If you change the Decoder message ID's, then you must
                             1318 ; 188  |// also change the jump table in decoder_overlay.asm
                             1319 ; 189  |// and in dec_adpcm_overlay.asm.
                             1320 ; 190  |
                             1321 ; 191  |// Encoder Message IDs
                             1322 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1323 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1324 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1325 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1326 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1327 ; 197  |// If you change the Encoder message ID's, then you must
                             1328 ; 198  |// also change the jump table in all encoder overlay modules.
                             1329 ; 199  |
                             1330 ; 200  |// Parser Message IDs
                             1331 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1332 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1333 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1334 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1335 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1336 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1337 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1338 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1339 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1340 ; 210  |// If you change the Parser message ID's, then you must
                             1341 ; 211  |// also change the jump table in parser.asm
                             1342 ; 212  |
                             1343 ; 213  |// Button Message IDs
                             1344 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1345 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1346 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1347 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1348 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1349 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1350 ; 220  |
                             1351 ; 221  |// Mixer Message IDs
                             1352 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1353 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1354 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1355 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1356 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1357 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1358 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1359 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1360 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1361 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1362 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1363 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1364 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1365 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1366 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1367 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1368 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1369 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1370 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1371 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1372 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1373 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1374 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1375 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1376 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1377 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1378 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1379 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1380 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1381 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1382 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1383 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1384 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1385 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1386 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1387 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1388 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1389 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1390 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1391 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1392 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1393 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1394 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1395 ; 265  |// If you change the mixer message ID's then you must
                             1396 ; 266  |// also change the jump table in mixer.asm
                             1397 ; 267  |#define MIXER_ON 0
                             1398 ; 268  |#define MIXER_OFF 1
                             1399 ; 269  |
                             1400 ; 270  |
                             1401 ; 271  |// System Message IDs
                             1402 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1403 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1404 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1405 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1406 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1407 ; 277  |// If you change the system message ID's then you must
                             1408 ; 278  |// also change the jump table in systemapi.asm
                             1409 ; 279  |
                             1410 ; 280  |// Menu IDs
                             1411 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1412 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1413 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1414 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1415 ; 285  |//sub parameters for this message:
                             1416 ; 286  |#define RECORDER_START 0
                             1417 ; 287  |#define RECORDER_PAUSE 0x2000
                             1418 ; 288  |#define RECORDER_RESUME 0x4000
                             1419 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1420 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1421 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1422 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1423 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1424 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1425 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1426 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1427 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1428 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1429 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1430 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1431 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1432 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1433 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1434 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1435 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1436 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1437 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1438 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1439 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1440 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1441 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1442 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1443 ; 313  |
                             1444 ; 314  |// Note that other versions of this file have different msg equates.
                             1445 ; 315  |// If you change the system message ID's then you must
                             1446 ; 316  |// also change the jump table in all menu *.asm
                             1447 ; 317  |
                             1448 ; 318  |// LED Message IDs
                             1449 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1450 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1451 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1452 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1453 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1454 ; 324  |// If you change the LeD message ID's then you must
                             1455 ; 325  |// also change the jump table in ledapi.asm
                             1456 ; 326  |
                             1457 ; 327  |#if (!defined(REMOVE_FM))
                             1458 ; 328  |// FM Tuner Message IDs
                             1459 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1460 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1461 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1462 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1463 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1464 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1465 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1466 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1467 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1468 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1469 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1470 ; 340  |//one parameter--the sensitivity in uV
                             1471 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1472 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1473 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1474 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1475 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1476 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1477 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1478 ; 348  |#endif
                             1479 ; 349  |
                             1480 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1481 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1482 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1483 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1484 ; 354  |
                             1485 ; 355  |
                             1486 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1487 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1488 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1489 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1490 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1491 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1492 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1493 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1494 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1495 ; 365  |
                             1496 ; 366  |#if (defined(USE_PLAYLIST3))
                             1497 ; 367  |// Music Library
                             1498 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1499 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1500 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1501 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1502 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1503 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1504 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1505 ; 375  |
                             1506 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1507 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1508 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1509 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1510 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1511 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1512 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1513 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1514 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1515 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1516 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1517 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1518 ; 388  |
                             1519 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1520 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1521 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1522 ; 392  |
                             1523 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1524 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1525 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1526 ; 396  |
                             1527 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1528 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1529 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1530 ; 400  |
                             1531 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1532 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1533 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1534 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1535 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1536 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1537 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1538 ; 408  |
                             1539 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1540 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1541 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1542 ; 412  |
                             1543 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1544 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1545 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1546 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1547 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1548 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1549 ; 419  |
                             1550 ; 420  |#if defined(USE_PLAYLIST5)
                             1551 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1552 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1553 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1554 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1555 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1556 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1557 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1558 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1559 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1560 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1561 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1562 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1563 ; 433  |
                             1564 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1565 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1566 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1567 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1568 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1569 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1570 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1571 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1572 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1573 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1574 ; 444  |// Events
                             1575 ; 445  |// No event
                             1576 ; 446  |#define EVENT_NONE 0x000001   
                             1577 ; 447  |// A message has been posted
                             1578 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1579 ; 449  |// Run if wait time elapsed
                             1580 ; 450  |#define EVENT_TIMER 0x000004   
                             1581 ; 451  |// Run if a button event occured
                             1582 ; 452  |#define EVENT_BUTTON 0x000008   
                             1583 ; 453  |// Run if a background event occured
                             1584 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1585 ; 455  |// The executive should immediately repeat this module
                             1586 ; 456  |#define EVENT_REPEAT 0x000020   
                             1587 ; 457  |// Run the module's init routine
                             1588 ; 458  |#define EVENT_INIT 0x800000   
                             1589 ; 459  |
                             1590 ; 460  |#define EVENT_NONE_BITPOS 0
                             1591 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1592 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1593 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1594 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1595 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1596 ; 466  |#define EVENT_INIT_BITPOS 23
                             1597 ; 467  |
                             1598 ; 468  |// Parser Message Buffers
                             1599 ; 469  |#define ParserPlayBit 0
                             1600 ; 470  |#define ButtonPressBit 1
                             1601 ; 471  |#define ParserRwndBit 1
                             1602 ; 472  |#define ParserFfwdBit 2
                             1603 ; 473  |
                             1604 ; 474  |//NextSong Message Parameters
                             1605 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1606 ; 476  |#define NEXT_SONG 2             
                             1607 ; 477  |// ButtonPressBit1 cleared
                             1608 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1609 ; 479  |// ButtonPressBit1 set
                             1610 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1611 ; 481  |// NextSong + Ffwd
                             1612 ; 482  |#define NEXT_SONG_FFWD 4          
                             1613 ; 483  |
                             1614 ; 484  |//PrevSong Message Parameters
                             1615 ; 485  |// PrevSong + Stopped
                             1616 ; 486  |#define PREV_SONG 0          
                             1617 ; 487  |// PrevSong + Play
                             1618 ; 488  |#define PREV_SONG_PLAY 1          
                             1619 ; 489  |// PrevSong + Rwnd
                             1620 ; 490  |#define PREV_SONG_RWND 2          
                             1621 ; 491  |
                             1622 ; 492  |
                             1623 ; 493  |
                             1624 ; 494  |
                             1625 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1626 ; 496  |
                             1627 ; 497  |
                             1628 
                             1630 
                             1631 ; 10   |#include "resource.h"
                             1632 
                             1634 
                             1635 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1636 ; 2    |//  Do not edit it directly.
                             1637 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1638 ; 4    |
                             1639 ; 5    |
                             1640 ; 6    |
                             1641 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1642 ; 8    |//  Do not edit it directly.
                             1643 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1644 ; 10   |
                             1645 ; 11   |
                             1646 ; 12   |
                             1647 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1648 ; 14   |//  Do not edit it directly.
                             1649 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1650 ; 16   |
                             1651 ; 17   |
                             1652 ; 18   |
                             1653 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1654 ; 20   |//  Do not edit it directly.
                             1655 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1656 ; 22   |
                             1657 ; 23   |
                             1658 ; 24   |
                             1659 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1660 ; 26   |//  Do not edit it directly.
                             1661 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1662 ; 28   |
                             1663 ; 29   |
                             1664 ; 30   |
                             1665 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1666 ; 32   |//  Do not edit it directly.
                             1667 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1668 ; 34   |
                             1669 ; 35   |
                             1670 ; 36   |
                             1671 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1672 ; 38   |//  Do not edit it directly.
                             1673 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1674 ; 40   |
                             1675 ; 41   |
                             1676 ; 42   |
                             1677 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1678 ; 44   |//  Do not edit it directly.
                             1679 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1680 ; 46   |
                             1681 ; 47   |
                             1682 ; 48   |
                             1683 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1684 ; 50   |//  Do not edit it directly.
                             1685 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1686 ; 52   |
                             1687 ; 53   |
                             1688 ; 54   |
                             1689 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1690 ; 56   |//  Do not edit it directly.
                             1691 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1692 ; 58   |
                             1693 ; 59   |
                             1694 ; 60   |
                             1695 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1696 ; 62   |//  Do not edit it directly.
                             1697 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1698 ; 64   |
                             1699 ; 65   |
                             1700 ; 66   |
                             1701 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1702 ; 68   |//  Do not edit it directly.
                             1703 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1704 ; 70   |
                             1705 ; 71   |
                             1706 ; 72   |
                             1707 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1708 ; 74   |//  Do not edit it directly.
                             1709 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1710 ; 76   |
                             1711 ; 77   |
                             1712 ; 78   |
                             1713 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1714 ; 80   |//  Do not edit it directly.
                             1715 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1716 ; 82   |
                             1717 ; 83   |
                             1718 ; 84   |
                             1719 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1720 ; 86   |//  Do not edit it directly.
                             1721 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1722 ; 88   |
                             1723 ; 89   |
                             1724 ; 90   |
                             1725 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1726 ; 92   |//  Do not edit it directly.
                             1727 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1728 ; 94   |
                             1729 ; 95   |
                             1730 ; 96   |
                             1731 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1732 ; 98   |//  Do not edit it directly.
                             1733 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1734 ; 100  |
                             1735 ; 101  |
                             1736 ; 102  |
                             1737 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1738 ; 104  |//  Do not edit it directly.
                             1739 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1740 ; 106  |
                             1741 ; 107  |
                             1742 ; 108  |
                             1743 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1744 ; 110  |//  Do not edit it directly.
                             1745 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1746 ; 112  |
                             1747 ; 113  |
                             1748 ; 114  |
                             1749 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1750 ; 116  |//  Do not edit it directly.
                             1751 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1752 ; 118  |
                             1753 ; 119  |
                             1754 ; 120  |
                             1755 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1756 ; 122  |//  Do not edit it directly.
                             1757 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1758 ; 124  |
                             1759 ; 125  |
                             1760 ; 126  |
                             1761 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1762 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1763 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1764 ; 130  |// LCD example resource listing
                             1765 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1766 ; 132  |
                             1767 ; 133  |#if (!defined(resources))
                             1768 ; 134  |#define resources 1
                             1769 ; 135  |
                             1770 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1771 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1772 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1773 ; 139  |
                             1774 ; 140  |#define VERSION_MAJOR 3
                             1775 ; 141  |#define VERSION_MIDDLE 200
                             1776 ; 142  |#define VERSION_MINOR 910
                             1777 ; 143  |
                             1778 ; 144  |#define LCD_SEG_OFFSET 0x000000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1779 ; 145  |#define NUMBER_OF_PRESETS 10
                             1780 ; 146  |
                             1781 ; 147  |
                             1782 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1783 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1784 ; 150  |//  the resource index cache if it was added.
                             1785 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1786 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1787 ; 153  |
                             1788 ; 154  |//$FILENAME searchdirectory.src
                             1789 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1790 ; 156  |//$FILENAME shortdirmatch.src
                             1791 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1792 ; 158  |//$FILENAME fopen.src
                             1793 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1794 ; 160  |//$FILENAME musicmenu.src
                             1795 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1796 ; 162  |//$FILENAME changepath.src
                             1797 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1798 ; 164  |//$FILENAME _openandverifyslot.src
                             1799 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1800 ; 166  |//$FILENAME _loadslot.src
                             1801 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1802 ; 168  |//$FILENAME getname.src
                             1803 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1804 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1805 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1806 ; 172  |//$FILENAME sethandleforsearch.src
                             1807 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1808 ; 174  |//$FILENAME wmaWrap.src
                             1809 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1810 ; 176  |//$FILENAME extractfilename.src
                             1811 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1812 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1813 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1814 ; 180  |//$FILENAME SoftTimerMod.src
                             1815 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1816 ; 182  |//$FILENAME GetShortfilename.src
                             1817 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1818 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1819 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1820 ; 186  |//$FILENAME playerstatemachine.src
                             1821 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1822 ; 188  |//$FILENAME SysMod.src
                             1823 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1824 ; 190  |//$FILENAME drm_b64_decodew.src
                             1825 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1826 ; 192  |//$FILENAME discardtrailigperiods.src
                             1827 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1828 ; 194  |//$FILENAME uppercase.src
                             1829 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1830 ; 196  |//$FILENAME strlength.src
                             1831 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1832 ; 198  |//$FILENAME ConverToShortname.src
                             1833 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1834 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1835 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1836 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1837 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1838 ; 204  |//$FILENAME drm_sst_closekey.src
                             1839 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1840 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1841 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1842 ; 208  |//$FILENAME freehandle.src
                             1843 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1844 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1845 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1846 ; 212  |//$FILENAME _parselicenseattributes.src
                             1847 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1848 ; 214  |//$FILENAME variablesecstategetorset.src
                             1849 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1850 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1851 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1852 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1853 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1854 ; 220  |//$FILENAME display.src
                             1855 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1856 ; 222  |//$FILENAME DisplayModule.src
                             1857 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1858 ; 224  |//$FILENAME extractpath.src
                             1859 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1860 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1861 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1862 ; 228  |//$FILENAME _getprivatekey.src
                             1863 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1864 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1865 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1866 ; 232  |//$FILENAME drm_hds_openslot.src
                             1867 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1868 ; 234  |//$FILENAME fclose.src
                             1869 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1870 ; 236  |//$FILENAME drm_cphr_init.src
                             1871 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1872 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1873 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1874 ; 240  |//$FILENAME drm_mgr_bind.src
                             1875 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1876 ; 242  |//$FILENAME _decryptcontentkey.src
                             1877 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1878 ; 244  |//$FILENAME drm_mac_inv32.src
                             1879 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1880 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1881 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1882 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1883 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1884 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1885 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1886 ; 252  |//$FILENAME effectsmodules.src
                             1887 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1888 ; 254  |//$FILENAME janusx.src
                             1889 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1890 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1891 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1892 ; 258  |//$FILENAME eval.src
                             1893 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1894 ; 260  |//$FILENAME _verifyslothash.src
                             1895 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1896 ; 262  |//$FILENAME januscommon.src
                             1897 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1898 ; 264  |//$FILENAME changecase.src
                             1899 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1900 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1901 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1902 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1903 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1904 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1905 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1906 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1907 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1908 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1909 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1910 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1911 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1912 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1913 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1914 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1915 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1916 ; 282  |//$FILENAME oem_writefile.src
                             1917 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1918 ; 284  |//$FILENAME drm_sst_getdata.src
                             1919 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1920 ; 286  |//$FILENAME updatehandlemode.src
                             1921 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1922 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1923 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1924 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1925 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1926 ; 292  |//$FILENAME doplay_p.src
                             1927 ; 293  |#define RSRC_DOPLAY_P 70    
                             1928 ; 294  |//$FILENAME fatwritep.src
                             1929 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1930 ; 296  |//$FILENAME findfirst.src
                             1931 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1932 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1933 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1934 ; 300  |//$FILENAME changetorootdirectory.src
                             1935 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1936 ; 302  |//$FILENAME _findkeypair.src
                             1937 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1938 ; 304  |//$FILENAME variablemachinegetorset.src
                             1939 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1940 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1941 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1942 ; 308  |//$FILENAME getlspubkey.src
                             1943 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1944 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1945 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1946 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1947 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1948 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1949 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1950 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1951 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1952 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1953 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1954 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1955 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1956 ; 322  |//$FILENAME aes_enc.src
                             1957 ; 323  |#define RSRC_AES_ENC 85    
                             1958 ; 324  |//$FILENAME getprivkey.src
                             1959 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1960 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1961 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1962 ; 328  |//$FILENAME playlist_codebank.src
                             1963 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1964 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1965 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1966 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1967 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1968 ; 334  |//$FILENAME _getdevicecert.src
                             1969 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1970 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1971 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1972 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1973 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1974 ; 340  |//$FILENAME _basicheaderchecks.src
                             1975 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1976 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1977 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1978 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1979 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1980 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1981 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1982 ; 348  |//$FILENAME drm_lst_open.src
                             1983 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1984 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1985 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1986 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1987 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1988 ; 354  |//$FILENAME oem_openfile.src
                             1989 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             1990 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1991 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1992 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1993 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1994 ; 360  |//$FILENAME _applydiffstostore.src
                             1995 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1996 ; 362  |//$FILENAME drm_sst_setdata.src
                             1997 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             1998 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             1999 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2000 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2001 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2002 ; 368  |//$FILENAME playerlib_extra.src
                             2003 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2004 ; 370  |//$FILENAME wmaCommon.src
                             2005 ; 371  |#define RSRC_WMA_COMMON 109    
                             2006 ; 372  |//$FILENAME wmainit.src
                             2007 ; 373  |#define RSRC_WMA_INIT 110    
                             2008 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2009 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2010 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2011 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2012 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2013 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2014 ; 380  |//$FILENAME drm_hds_closestore.src
                             2015 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2016 ; 382  |//$FILENAME _hdsloadsrn.src
                             2017 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2018 ; 384  |//$FILENAME _loadproritizedlist.src
                             2019 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2020 ; 386  |//$FILENAME drm_lst_initenum.src
                             2021 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2022 ; 388  |//$FILENAME _loadattributesintocache.src
                             2023 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2024 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2025 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2026 ; 392  |
                             2027 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2028 ; 394  |//  Menu Modules (codebanks)
                             2029 ; 395  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2030 ; 396  |//$FILENAME mainmenu.src
                             2031 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2032 ; 398  |//$FILENAME displaylists.src
                             2033 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2034 ; 400  |
                             2035 ; 401  |//$FILENAME voicemenu.src
                             2036 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2037 ; 403  |//$FILENAME fmtunermenu.src
                             2038 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2039 ; 405  |//$FILENAME recorderstatemachine.src
                             2040 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2041 ; 407  |
                             2042 ; 408  |//$FILENAME eqmenu.src
                             2043 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2044 ; 410  |//$FILENAME playmodemenu.src
                             2045 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2046 ; 412  |//$FILENAME contrastmenu.src
                             2047 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2048 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2049 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2050 ; 416  |//$FILENAME timedatemenu.src
                             2051 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2052 ; 418  |//$FILENAME settimemenu.src
                             2053 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2054 ; 420  |//$FILENAME setdatemenu.src
                             2055 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2056 ; 422  |//$FILENAME settingsmenu.src
                             2057 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2058 ; 424  |//$FILENAME string_system_menu.src
                             2059 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2060 ; 426  |//$FILENAME deletemenu.src
                             2061 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2062 ; 428  |//$FILENAME aboutmenu.src
                             2063 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2064 ; 430  |
                             2065 ; 431  |//$FILENAME spectrogram.src
                             2066 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2067 ; 433  |
                             2068 ; 434  |//$FILENAME motionvideomenu.src
                             2069 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2070 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2071 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2072 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2073 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2074 ; 440  |//$FILENAME jpegmanualmenu.src
                             2075 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2076 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2077 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2078 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2079 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2080 ; 446  |//$FILENAME albumartmenu.src
                             2081 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2082 ; 448  |//$FILENAME jpegfileutilextra.src
                             2083 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2084 ; 450  |
                             2085 ; 451  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2086 ; 452  |// General Modules
                             2087 ; 453  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2088 ; 454  |//$FILENAME MixMod.src
                             2089 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2090 ; 456  |//$FILENAME TunerModule.src
                             2091 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2092 ; 458  |//$FILENAME geqoverlay.src
                             2093 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2094 ; 460  |
                             2095 ; 461  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2096 ; 462  |// Decoders/Encoders
                             2097 ; 463  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2098 ; 464  |//$FILENAME DecMod.src
                             2099 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2100 ; 466  |//$FILENAME mp3p.src
                             2101 ; 467  |#define RSRC_MP3P_CODE 149    
                             2102 ; 468  |//$FILENAME mp3x.src
                             2103 ; 469  |#define RSRC_MP3X_CODE 150    
                             2104 ; 470  |//$FILENAME mp3y.src
                             2105 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2106 ; 472  |//$FILENAME janusp.src
                             2107 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2108 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2109 ; 475  |
                             2110 ; 476  |//$FILENAME decadpcmimamod.src
                             2111 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2112 ; 478  |//$FILENAME dec_adpcmp.src
                             2113 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2114 ; 480  |//$FILENAME dec_adpcmx.src
                             2115 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2116 ; 482  |//$FILENAME dec_adpcmy.src
                             2117 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2118 ; 484  |
                             2119 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2120 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2121 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2122 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2123 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2124 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2125 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2126 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2127 ; 493  |
                             2128 ; 494  |//$FILENAME encadpcmimamod.src
                             2129 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2130 ; 496  |//$FILENAME enc_adpcmp.src
                             2131 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2132 ; 498  |//$FILENAME enc_adpcmx.src
                             2133 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2134 ; 500  |//$FILENAME enc_adpcmy.src
                             2135 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2136 ; 502  |
                             2137 ; 503  |//$FILENAME jpeg_p.src
                             2138 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2139 ; 505  |//$FILENAME jpeg_x.src
                             2140 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2141 ; 507  |//$FILENAME jpeg_y.src
                             2142 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2143 ; 509  |//$FILENAME jpeg2_y.src
                             2144 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2145 ; 511  |//$FILENAME bmp2_y.src
                             2146 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2147 ; 513  |//$FILENAME bmp_p.src
                             2148 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2149 ; 515  |
                             2150 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2151 ; 517  |//$FILENAME smvjpeg_x.src
                             2152 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2153 ; 519  |//$FILENAME smvjpeg_y.src
                             2154 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2155 ; 521  |
                             2156 ; 522  |
                             2157 ; 523  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2158 ; 524  |// System Settings
                             2159 ; 525  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2160 ; 526  |//$FILENAME settings.src
                             2161 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2162 ; 528  |
                             2163 ; 529  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2164 ; 530  |// Media Device Drivers
                             2165 ; 531  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2166 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2167 ; 533  |//$FILENAME null.src
                             2168 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2169 ; 535  |//$FILENAME null.src
                             2170 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2171 ; 537  |
                             2172 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2173 ; 539  |//  PlayState resources
                             2174 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2175 ; 541  |//$FILENAME play_icon_with_border.src
                             2176 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2177 ; 543  |//$FILENAME pause_icon_with_border.src
                             2178 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2179 ; 545  |//$FILENAME stop_icon_with_border.src
                             2180 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2181 ; 547  |//$FILENAME record_icon_with_border.src
                             2182 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2183 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2184 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2185 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2186 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2187 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2188 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2189 ; 555  |
                             2190 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2191 ; 557  |//  PlayMode resources
                             2192 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2193 ; 559  |//$FILENAME repeatall_icon.src
                             2194 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2195 ; 561  |//$FILENAME repeatsong_icon.src
                             2196 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2197 ; 563  |//$FILENAME shuffle_icon.src
                             2198 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2199 ; 565  |//$FILENAME random_icon.src
                             2200 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2201 ; 567  |//$FILENAME repeatallclear_icon.src
                             2202 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2203 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2204 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2205 ; 571  |//$FILENAME shuffleclear_icon.src
                             2206 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2207 ; 573  |
                             2208 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2209 ; 575  |//  Battery Status
                             2210 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2211 ; 577  |//$FILENAME battery_00.src
                             2212 ; 578  |#define RSRC_BATTERY_00 190    
                             2213 ; 579  |//$FILENAME battery_01.src
                             2214 ; 580  |#define RSRC_BATTERY_01 191    
                             2215 ; 581  |//$FILENAME battery_02.src
                             2216 ; 582  |#define RSRC_BATTERY_02 192    
                             2217 ; 583  |//$FILENAME battery_03.src
                             2218 ; 584  |#define RSRC_BATTERY_03 193    
                             2219 ; 585  |//$FILENAME battery_04.src
                             2220 ; 586  |#define RSRC_BATTERY_04 194    
                             2221 ; 587  |//$FILENAME battery_05.src
                             2222 ; 588  |#define RSRC_BATTERY_05 195    
                             2223 ; 589  |//$FILENAME battery_06.src
                             2224 ; 590  |#define RSRC_BATTERY_06 196    
                             2225 ; 591  |//$FILENAME battery_07.src
                             2226 ; 592  |#define RSRC_BATTERY_07 197    
                             2227 ; 593  |//$FILENAME battery_08.src
                             2228 ; 594  |#define RSRC_BATTERY_08 198    
                             2229 ; 595  |//$FILENAME battery_09.src
                             2230 ; 596  |#define RSRC_BATTERY_09 199    
                             2231 ; 597  |//$FILENAME battery_10.src
                             2232 ; 598  |#define RSRC_BATTERY_10 200    
                             2233 ; 599  |
                             2234 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2235 ; 601  |//  System Icons
                             2236 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2237 ; 603  |//$FILENAME disk_small.src
                             2238 ; 604  |#define RSRC_DISK_ICON 201    
                             2239 ; 605  |//$FILENAME lock_small.src
                             2240 ; 606  |#define RSRC_LOCK_ICON 202    
                             2241 ; 607  |//$FILENAME icon_music_mode.src
                             2242 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2243 ; 609  |//$FILENAME icon_voice_mode.src
                             2244 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2245 ; 611  |
                             2246 ; 612  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2247 ; 613  |// Volume Bitmaps
                             2248 ; 614  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2249 ; 615  |//$FILENAME icon_vol_00.src
                             2250 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2251 ; 617  |//$FILENAME icon_vol_01.src
                             2252 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2253 ; 619  |//$FILENAME icon_vol_02.src
                             2254 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2255 ; 621  |//$FILENAME icon_vol_03.src
                             2256 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2257 ; 623  |//$FILENAME icon_vol_04.src
                             2258 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2259 ; 625  |//$FILENAME icon_vol_05.src
                             2260 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2261 ; 627  |//$FILENAME icon_vol_06.src
                             2262 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2263 ; 629  |//$FILENAME icon_vol_07.src
                             2264 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2265 ; 631  |//$FILENAME icon_vol_08.src
                             2266 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2267 ; 633  |//$FILENAME icon_vol_09.src
                             2268 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2269 ; 635  |//$FILENAME icon_vol_10.src
                             2270 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2271 ; 637  |//$FILENAME icon_vol_11.src
                             2272 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2273 ; 639  |//$FILENAME icon_vol_12.src
                             2274 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2275 ; 641  |//$FILENAME icon_vol_13.src
                             2276 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2277 ; 643  |//$FILENAME icon_vol_14.src
                             2278 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2279 ; 645  |//$FILENAME icon_vol_15.src
                             2280 ; 646  |#define RSRC_ICON_VOL_15 220    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2281 ; 647  |//$FILENAME icon_vol_16.src
                             2282 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2283 ; 649  |//$FILENAME icon_vol_17.src
                             2284 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2285 ; 651  |//$FILENAME icon_vol_18.src
                             2286 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2287 ; 653  |//$FILENAME icon_vol_19.src
                             2288 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2289 ; 655  |//$FILENAME icon_vol_20.src
                             2290 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2291 ; 657  |//$FILENAME icon_vol_21.src
                             2292 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2293 ; 659  |//$FILENAME icon_vol_22.src
                             2294 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2295 ; 661  |//$FILENAME icon_vol_23.src
                             2296 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2297 ; 663  |//$FILENAME icon_vol_24.src
                             2298 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2299 ; 665  |//$FILENAME icon_vol_25.src
                             2300 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2301 ; 667  |//$FILENAME icon_vol_26.src
                             2302 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2303 ; 669  |//$FILENAME icon_vol_27.src
                             2304 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2305 ; 671  |//$FILENAME icon_vol_28.src
                             2306 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2307 ; 673  |//$FILENAME icon_vol_29.src
                             2308 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2309 ; 675  |//$FILENAME icon_vol_30.src
                             2310 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2311 ; 677  |//$FILENAME icon_vol_31.src
                             2312 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2313 ; 679  |
                             2314 ; 680  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2315 ; 681  |// Splash Screen Stuff
                             2316 ; 682  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2317 ; 683  |//$FILENAME st_bw1.src
                             2318 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2319 ; 685  |//$FILENAME siglogo1.src
                             2320 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2321 ; 687  |//$FILENAME siglogo2.src
                             2322 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2323 ; 689  |//$FILENAME siglogo3.src
                             2324 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2325 ; 691  |//$FILENAME siglogo4.src
                             2326 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2327 ; 693  |//$FILENAME siglogo5.src
                             2328 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2329 ; 695  |//$FILENAME siglogo6.src
                             2330 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2331 ; 697  |//$FILENAME siglogo7.src
                             2332 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2333 ; 699  |//$FILENAME siglogo8.src
                             2334 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2335 ; 701  |//$FILENAME siglogo9.src
                             2336 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2337 ; 703  |//$FILENAME siglogo10.src
                             2338 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2339 ; 705  |//$FILENAME siglogo11.src
                             2340 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2341 ; 707  |//$FILENAME siglogo12.src
                             2342 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2343 ; 709  |//$FILENAME siglogo13.src
                             2344 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2345 ; 711  |//$FILENAME siglogo.src
                             2346 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2347 ; 713  |
                             2348 ; 714  |//$FILENAME locked.src
                             2349 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2350 ; 716  |
                             2351 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2352 ; 718  |//  Shutdown
                             2353 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2354 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2355 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2356 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2357 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2358 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2359 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2360 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2361 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2362 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2363 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2364 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2365 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2366 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2367 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2368 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2369 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2370 ; 736  |
                             2371 ; 737  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2372 ; 738  |// EQ
                             2373 ; 739  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2374 ; 740  |//$FILENAME eq_clear_icon.src
                             2375 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2376 ; 742  |//$FILENAME rock_icon.src
                             2377 ; 743  |#define RSRC_ROCK_ICON 262    
                             2378 ; 744  |//$FILENAME jazz_icon.src
                             2379 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2380 ; 746  |//$FILENAME classic_icon.src
                             2381 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2382 ; 748  |//$FILENAME pop_icon.src
                             2383 ; 749  |#define RSRC_POP_ICON 265    
                             2384 ; 750  |//$FILENAME custom_icon.src
                             2385 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2386 ; 752  |
                             2387 ; 753  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2388 ; 754  |// AB
                             2389 ; 755  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2390 ; 756  |//$FILENAME ab_mark_a.src
                             2391 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2392 ; 758  |//$FILENAME ab_mark_b.src
                             2393 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2394 ; 760  |
                             2395 ; 761  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2396 ; 762  |// Menu Display Resources
                             2397 ; 763  |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             2398 ; 764  |//$FILENAME string_music_menu.src
                             2399 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2400 ; 766  |//$FILENAME string_mvideo_menu.src
                             2401 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2402 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2403 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2404 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2405 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2406 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2407 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2408 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2409 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2410 ; 776  |//$FILENAME string_voice_menu.src
                             2411 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2412 ; 778  |//$FILENAME string_audible_menu.src
                             2413 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2414 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2415 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2416 ; 782  |//$FILENAME string_settings_menu.src
                             2417 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2418 ; 784  |//$FILENAME string_eq_menu.src
                             2419 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2420 ; 786  |//$FILENAME string_playmode_menu.src
                             2421 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2422 ; 788  |//$FILENAME string_contrast_menu.src
                             2423 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2424 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2425 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2426 ; 792  |//$FILENAME string_time_date_menu.src
                             2427 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2428 ; 794  |//$FILENAME string_set_time_menu.src
                             2429 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2430 ; 796  |//$FILENAME string_set_date_menu.src
                             2431 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2432 ; 798  |//$FILENAME string_exit_menu.src
                             2433 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2434 ; 800  |//$FILENAME string_rock_menu.src
                             2435 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2436 ; 802  |//$FILENAME string_pop_menu.src
                             2437 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2438 ; 804  |//$FILENAME string_classic_menu.src
                             2439 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2440 ; 806  |//$FILENAME string_normal_menu.src
                             2441 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2442 ; 808  |//$FILENAME string_jazz_menu.src
                             2443 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2444 ; 810  |//$FILENAME string_repeat1_menu.src
                             2445 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2446 ; 812  |//$FILENAME string_repeatall_menu.src
                             2447 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2448 ; 814  |//$FILENAME string_shuffle_menu.src
                             2449 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2450 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2451 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2452 ; 818  |//$FILENAME string_disable_menu.src
                             2453 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2454 ; 820  |//$FILENAME string_1min_menu.src
                             2455 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2456 ; 822  |//$FILENAME string_2min_menu.src
                             2457 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2458 ; 824  |//$FILENAME string_5min_menu.src
                             2459 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2460 ; 826  |//$FILENAME string_10min_menu.src
                             2461 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2462 ; 828  |//$FILENAME string_system_menu.src
                             2463 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2464 ; 830  |//$FILENAME string_about_menu.src
                             2465 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2466 ; 832  |//$FILENAME string_delete_menu.src
                             2467 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2468 ; 834  |//$FILENAME string_record_menu.src
                             2469 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2470 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2471 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2472 ; 838  |
                             2473 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2474 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2475 ; 841  |
                             2476 ; 842  |//$FILENAME string_mb.src
                             2477 ; 843  |#define RSRC_STRING_MB 307    
                             2478 ; 844  |
                             2479 ; 845  |//$FILENAME internal_media.src
                             2480 ; 846  |#define RSRC_INT_MEDIA 308    
                             2481 ; 847  |//$FILENAME external_media.src
                             2482 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2483 ; 849  |
                             2484 ; 850  |//$FILENAME about_title.src
                             2485 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2486 ; 852  |//$FILENAME player_name.src
                             2487 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2488 ; 854  |
                             2489 ; 855  |//$FILENAME settings_title.src
                             2490 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2491 ; 857  |//$FILENAME jpeg_display_title.src
                             2492 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2493 ; 859  |//$FILENAME erase_title.src
                             2494 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2495 ; 861  |
                             2496 ; 862  |//$FILENAME del_warning_no.src
                             2497 ; 863  |#define RSRC_DELETE_NO 315    
                             2498 ; 864  |//$FILENAME del_warning_yes.src
                             2499 ; 865  |#define RSRC_DELETE_YES 316    
                             2500 ; 866  |//$FILENAME del_warning_line1.src
                             2501 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2502 ; 868  |//$FILENAME del_warning_line2.src
                             2503 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2504 ; 870  |//$FILENAME lowbattery.src
                             2505 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2506 ; 872  |//$FILENAME vbr.src
                             2507 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2508 ; 874  |
                             2509 ; 875  |//$FILENAME string_song.src
                             2510 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2511 ; 877  |//$FILENAME string_voice.src
                             2512 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2513 ; 879  |
                             2514 ; 880  |//$FILENAME time_date_title.src
                             2515 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2516 ; 882  |//$FILENAME set_time_title.src
                             2517 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2518 ; 884  |//$FILENAME set_date_title.src
                             2519 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2520 ; 886  |//$FILENAME string_searching.src
                             2521 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2522 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2523 ; 889  |//  Save Changes
                             2524 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2525 ; 891  |//$FILENAME save_changes_yes.src
                             2526 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2527 ; 893  |//$FILENAME save_changes_no.src
                             2528 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2529 ; 895  |//$FILENAME save_changes_cancel.src
                             2530 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2531 ; 897  |//$FILENAME save_changes_clear.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2532 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2533 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2534 ; 900  |//  Contrast
                             2535 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2536 ; 902  |//$FILENAME contrast_title.src
                             2537 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2538 ; 904  |//$FILENAME contrast_frame.src
                             2539 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2540 ; 906  |//$FILENAME contrast_level0.src
                             2541 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2542 ; 908  |//$FILENAME contrast_level1.src
                             2543 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2544 ; 910  |//$FILENAME contrast_level2.src
                             2545 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2546 ; 912  |//$FILENAME contrast_level3.src
                             2547 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2548 ; 914  |//$FILENAME contrast_level4.src
                             2549 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2550 ; 916  |//$FILENAME contrast_level5.src
                             2551 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2552 ; 918  |//$FILENAME contrast_level6.src
                             2553 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2554 ; 920  |//$FILENAME contrast_level7.src
                             2555 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2556 ; 922  |//$FILENAME contrast_level8.src
                             2557 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2558 ; 924  |//$FILENAME contrast_level9.src
                             2559 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2560 ; 926  |//$FILENAME contrast_level10.src
                             2561 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2562 ; 928  |
                             2563 ; 929  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2564 ; 930  |// Funclets
                             2565 ; 931  |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2566 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2567 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2568 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2569 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2570 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2571 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2572 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2573 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2574 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2575 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2576 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2577 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2578 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2579 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2580 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2581 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2582 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2583 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2584 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2585 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2586 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2587 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2588 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2589 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2590 ; 956  |//$FILENAME Funclet_StartProject.src
                             2591 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2592 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2593 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2594 ; 960  |//$FILENAME null.src
                             2595 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2596 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2597 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2598 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2599 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2600 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2601 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2602 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2603 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2604 ; 970  |//$FILENAME null.src
                             2605 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2606 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2607 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2608 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2609 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2610 ; 976  |//$FILENAME null.src
                             2611 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2612 ; 978  |//$FILENAME null.src
                             2613 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2614 ; 980  |//$FILENAME null.src
                             2615 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2616 ; 982  |//$FILENAME null.src
                             2617 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2618 ; 984  |//$FILENAME null.src
                             2619 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2620 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2621 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2622 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2623 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2624 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2625 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2626 ; 992  |//$FILENAME null.src
                             2627 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2628 ; 994  |//$FILENAME null.src
                             2629 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2630 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2631 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2632 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2633 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2634 ; 1000 |///////////////////////////////////////////////////////////////
                             2635 ; 1001 |// Sanyo FM Tuner Fuclet
                             2636 ; 1002 |///////////////////////////////////////////////////////////////
                             2637 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                             2638 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations.src
                             2639 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.src
                             2640 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoStereo.src
                             2641 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                             2642 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2643 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.src
                             2644 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2645 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.src
                             2646 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFieldStrength.src
                             2647 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapOsc.src
                             2648 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmStation.src
                             2649 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPreset.src
                             2650 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2651 ; 1017 |
                             2652 ; 1018 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2653 ; 1019 |// WMA Resources
                             2654 ; 1020 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2655 ; 1021 |//$FILENAME wmaCore.src
                             2656 ; 1022 |#define RSRC_WMA_CORE 378    
                             2657 ; 1023 |//$FILENAME wmaMidLow.src
                             2658 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2659 ; 1025 |//$FILENAME wmaHigh.src
                             2660 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2661 ; 1027 |//$FILENAME wmaHighMid.src
                             2662 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2663 ; 1029 |//$FILENAME wmaMid.src
                             2664 ; 1030 |#define RSRC_WMA_MID 382    
                             2665 ; 1031 |//$FILENAME wmaLow.src
                             2666 ; 1032 |#define RSRC_WMA_LOW 383    
                             2667 ; 1033 |//$FILENAME wmaX1mem.src
                             2668 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2669 ; 1035 |//$FILENAME wmaYmem.src
                             2670 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2671 ; 1037 |//$FILENAME wmaLXmem.src
                             2672 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2673 ; 1039 |//$FILENAME wmaLYmem.src
                             2674 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2675 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2676 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2677 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2678 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2679 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2680 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2681 ; 1047 |//$FILENAME drmpdcommon.src
                             2682 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2683 ; 1049 |//$FILENAME januswmasupport.src
                             2684 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2685 ; 1051 |//$FILENAME wmalicenseinit.src
                             2686 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2687 ; 1053 |//$FILENAME wma_tables.src
                             2688 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2689 ; 1055 |//$FILENAME janus_tables.src
                             2690 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2691 ; 1057 |//$FILENAME wma_constants.src
                             2692 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2693 ; 1059 |//$FILENAME janus_constants.src
                             2694 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2695 ; 1061 |//$FILENAME janus_xmem.src
                             2696 ; 1062 |#define RSRC_JANUS_X 398    
                             2697 ; 1063 |//$FILENAME janusy_data.src
                             2698 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2699 ; 1065 |
                             2700 ; 1066 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2701 ; 1067 |// Fonts -- these are last because they are very large
                             2702 ; 1068 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             2703 ; 1069 |//$FILENAME font_table.src
                             2704 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2705 ; 1071 |//$FILENAME font_PGM.src
                             2706 ; 1072 |#define RSRC_PGM_8 401    
                             2707 ; 1073 |//$FILENAME font_SGMs.src
                             2708 ; 1074 |#define RSRC_SGMS_8 402    
                             2709 ; 1075 |//$FILENAME font_script_00.src
                             2710 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2711 ; 1077 |//$FILENAME font_scripts.src
                             2712 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2713 ; 1079 |//$FILENAME font_PDM.src
                             2714 ; 1080 |#define RSRC_PDM 405    
                             2715 ; 1081 |//$FILENAME font_SDMs.src
                             2716 ; 1082 |#define RSRC_SDMS 406    
                             2717 ; 1083 |//$FILENAME bitmap_warning.src
                             2718 ; 1084 |#define RSRC_WARNING 407    
                             2719 ; 1085 |//$FILENAME bitmap_device_full.src
                             2720 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2721 ; 1087 |
                             2722 ; 1088 |
                             2723 ; 1089 |//$FILENAME lcd_controller_init.src
                             2724 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2725 ; 1091 |
                             2726 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2727 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2728 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2729 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2730 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2731 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2732 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2733 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2734 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2735 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2736 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2737 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2738 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2739 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2740 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2741 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2742 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2743 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2744 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2745 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2746 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2747 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2748 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2749 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2750 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2751 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2752 ; 1118 |
                             2753 ; 1119 |
                             2754 ; 1120 |//$FILENAME sysrecord.src
                             2755 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2756 ; 1122 |
                             2757 ; 1123 |//$FILENAME string_record_settings.src
                             2758 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2759 ; 1125 |//$FILENAME string_sample_rate.src
                             2760 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2761 ; 1127 |//$FILENAME string_encoder.src
                             2762 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2763 ; 1129 |//$FILENAME string_adpcm.src
                             2764 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2765 ; 1131 |//$FILENAME string_msadpcm.src
                             2766 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2767 ; 1133 |//$FILENAME string_imadpcm.src
                             2768 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2769 ; 1135 |//$FILENAME string_pcm.src
                             2770 ; 1136 |#define RSRC_STRING_PCM 430    
                             2771 ; 1137 |//$FILENAME string_internal.src
                             2772 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2773 ; 1139 |//$FILENAME string_external.src
                             2774 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2775 ; 1141 |//$FILENAME string_device.src
                             2776 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2777 ; 1143 |//$FILENAME string_source.src
                             2778 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2779 ; 1145 |//$FILENAME string_microphone.src
                             2780 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2781 ; 1147 |//$FILENAME string_linein.src
                             2782 ; 1148 |#define RSRC_STRING_LINEIN 436    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2783 ; 1149 |//$FILENAME string_bits.src
                             2784 ; 1150 |#define RSRC_STRING_BITS 437    
                             2785 ; 1151 |//$FILENAME string_4.src
                             2786 ; 1152 |#define RSRC_STRING_4 438    
                             2787 ; 1153 |//$FILENAME string_8.src
                             2788 ; 1154 |#define RSRC_STRING_8 439    
                             2789 ; 1155 |//$FILENAME string_16.src
                             2790 ; 1156 |#define RSRC_STRING_16 440    
                             2791 ; 1157 |//$FILENAME string_24.src
                             2792 ; 1158 |#define RSRC_STRING_24 441    
                             2793 ; 1159 |//$FILENAME string_fm.src
                             2794 ; 1160 |#define RSRC_STRING_FM 442    
                             2795 ; 1161 |//$FILENAME string_mono.src
                             2796 ; 1162 |#define RSRC_STRING_MONO 443    
                             2797 ; 1163 |//$FILENAME string_stereo.src
                             2798 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2799 ; 1165 |//$FILENAME string_8000hz.src
                             2800 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2801 ; 1167 |//$FILENAME string_11025hz.src
                             2802 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2803 ; 1169 |//$FILENAME string_16000hz.src
                             2804 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2805 ; 1171 |//$FILENAME string_22050hz.src
                             2806 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2807 ; 1173 |//$FILENAME string_32000hz.src
                             2808 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2809 ; 1175 |//$FILENAME string_44100hz.src
                             2810 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2811 ; 1177 |//$FILENAME string_48000hz.src
                             2812 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2813 ; 1179 |//$FILENAME string_channels.src
                             2814 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2815 ; 1181 |//$FILENAME string_spaces.src
                             2816 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2817 ; 1183 |//$FILENAME slider_bar.src
                             2818 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2819 ; 1185 |//$FILENAME slider_bar_inv.src
                             2820 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2821 ; 1187 |//$FILENAME slider_track.src
                             2822 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2823 ; 1189 |//$FILENAME string_no_files.src
                             2824 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2825 ; 1191 |
                             2826 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2827 ; 1193 |//  Time and Date Resource Strings
                             2828 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2829 ; 1195 |//$FILENAME string_sunday.src
                             2830 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2831 ; 1197 |//$FILENAME string_monday.src
                             2832 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2833 ; 1199 |//$FILENAME string_tuesday.src
                             2834 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2835 ; 1201 |//$FILENAME string_wednesday.src
                             2836 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2837 ; 1203 |//$FILENAME string_thursday.src
                             2838 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2839 ; 1205 |//$FILENAME string_friday.src
                             2840 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2841 ; 1207 |//$FILENAME string_saturday.src
                             2842 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2843 ; 1209 |//$FILENAME string_am.src
                             2844 ; 1210 |#define RSRC_STRING_AM 465    
                             2845 ; 1211 |//$FILENAME string_pm.src
                             2846 ; 1212 |#define RSRC_STRING_PM 466    
                             2847 ; 1213 |//$FILENAME string_amclear.src
                             2848 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2849 ; 1215 |//$FILENAME string_slash.src
                             2850 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2851 ; 1217 |//$FILENAME string_colon.src
                             2852 ; 1218 |#define RSRC_STRING_COLON 469    
                             2853 ; 1219 |//$FILENAME string_12hour.src
                             2854 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2855 ; 1221 |//$FILENAME string_24hour.src
                             2856 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2857 ; 1223 |//$FILENAME string_format.src
                             2858 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2859 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2860 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2861 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2862 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2863 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2864 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2865 ; 1231 |//$FILENAME string_ok.src
                             2866 ; 1232 |#define RSRC_STRING_OK 476    
                             2867 ; 1233 |//$FILENAME string_cancel.src
                             2868 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2869 ; 1235 |//$FILENAME negative_sign.src
                             2870 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2871 ; 1237 |//$FILENAME string_dec_pt5.src
                             2872 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2873 ; 1239 |//$FILENAME string_dec_pt0.src
                             2874 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2875 ; 1241 |//$FILENAME string_db.src
                             2876 ; 1242 |#define RSRC_DB_STRING 481    
                             2877 ; 1243 |//$FILENAME string_hz2.src
                             2878 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2879 ; 1245 |
                             2880 ; 1246 |
                             2881 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2882 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2883 ; 1249 |//$FILENAME metadata_codebank.src
                             2884 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2885 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2886 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2887 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2888 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2889 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2890 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2891 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2892 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2893 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2894 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2895 ; 1261 |
                             2896 ; 1262 |//$FILENAME delete_successful.src
                             2897 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2898 ; 1264 |//$FILENAME delete_error.src
                             2899 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2900 ; 1266 |//$FILENAME lic_expired.src
                             2901 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2902 ; 1268 |//$FILENAME id3v2_codebank.src
                             2903 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2904 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2905 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2906 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2907 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2908 ; 1274 |//$FILENAME lrc_codebank.src
                             2909 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2910 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2911 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2912 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2913 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2914 ; 1280 |//$FILENAME apicframe_codebank.src
                             2915 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2916 ; 1282 |
                             2917 ; 1283 |//$FILENAME exmediaerror1.src
                             2918 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2919 ; 1285 |//$FILENAME exmediaerror2.src
                             2920 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2921 ; 1287 |//$FILENAME inmediaerror1.src
                             2922 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2923 ; 1289 |
                             2924 ; 1290 |//$FILENAME backlight_title.src
                             2925 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2926 ; 1292 |//$FILENAME backlight_state_on.src
                             2927 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2928 ; 1294 |//$FILENAME backlight_state_off.src
                             2929 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2930 ; 1296 |//$FILENAME backlightmenu.src
                             2931 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2932 ; 1298 |//$FILENAME string_backlight_menu.src
                             2933 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2934 ; 1300 |
                             2935 ; 1301 |//$FILENAME enc_mp3mod.src
                             2936 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2937 ; 1303 |//$FILENAME enc_mp3p.src
                             2938 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2939 ; 1305 |//$FILENAME enc_mp3x.src
                             2940 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2941 ; 1307 |//$FILENAME enc_mp3y.src
                             2942 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2943 ; 1309 |//$FILENAME mp3_implementation.src
                             2944 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2945 ; 1311 |//$FILENAME string_mp3.src
                             2946 ; 1312 |#define RSRC_STRING_MP3 513    
                             2947 ; 1313 |//$FILENAME string_all.src
                             2948 ; 1314 |#define RSRC_STRING_ALL 514    
                             2949 ; 1315 |
                             2950 ; 1316 |//$FILENAME mediastartup.src
                             2951 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2952 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2953 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2954 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2955 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2956 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2957 ; 1323 |
                             2958 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2959 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2960 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2961 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2962 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2963 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2964 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2965 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2966 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2967 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2968 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2969 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2970 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2971 ; 1337 |
                             2972 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2973 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2974 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2975 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2976 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2977 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2978 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2979 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2980 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2981 ; 1347 |
                             2982 ; 1348 |//$FILENAME vbr_codebank.src
                             2983 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2984 ; 1350 |
                             2985 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2986 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2987 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2988 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2989 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2990 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2991 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2992 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2993 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2994 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2995 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2996 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2997 ; 1363 |//$FILENAME string_recordtest_time300.src
                             2998 ; 1364 |#define RSRC_STRING_TIME300 525    
                             2999 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3000 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3001 ; 1367 |
                             3002 ; 1368 |//$FILENAME test_title.src
                             3003 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3004 ; 1370 |//$FILENAME testmenu.src
                             3005 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3006 ; 1372 |
                             3007 ; 1373 |
                             3008 ; 1374 |//$FILENAME mmcmediastartup.src
                             3009 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3010 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3011 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3012 ; 1378 |//$FILENAME mmcinfo.src
                             3013 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3014 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3015 ; 1381 |//$FILENAME mmcerase.src
                             3016 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3017 ; 1383 |
                             3018 ; 1384 |
                             3019 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3020 ; 1386 |
                             3021 ; 1387 |//$FILENAME mmcenumerate.src
                             3022 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3023 ; 1389 |//$FILENAME mmcresetdevice.src
                             3024 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3025 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3026 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3027 ; 1393 |//$FILENAME mmcprocesscid.src
                             3028 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3029 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3030 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3031 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3032 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3033 ; 1399 |//$FILENAME mmcserialnumberinit.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3034 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3035 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3036 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3037 ; 1403 |
                             3038 ; 1404 |//$FILENAME mmcread.src
                             3039 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3040 ; 1406 |//$FILENAME mmcmediainit.src
                             3041 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3042 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3043 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3044 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3045 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3046 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3047 ; 1413 |
                             3048 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3049 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3050 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3051 ; 1417 |
                             3052 ; 1418 |
                             3053 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3054 ; 1420 |//  File system
                             3055 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3056 ; 1422 |//$FILENAME arrangefilename.src
                             3057 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3058 ; 1424 |//$FILENAME clearcluster.src
                             3059 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3060 ; 1426 |//$FILENAME createdirectory.src
                             3061 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3062 ; 1428 |//$FILENAME deletecontent.src
                             3063 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3064 ; 1430 |//$FILENAME deleterecord.src
                             3065 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3066 ; 1432 |//$FILENAME fastopen.src
                             3067 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3068 ; 1434 |//$FILENAME fcreate.src
                             3069 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3070 ; 1436 |//$FILENAME filegetattrib.src
                             3071 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3072 ; 1438 |//$FILENAME filegetdate.src
                             3073 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3074 ; 1440 |//$FILENAME filesetattrib.src
                             3075 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3076 ; 1442 |//$FILENAME filesetdate.src
                             3077 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3078 ; 1444 |//$FILENAME fsinit.src
                             3079 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3080 ; 1446 |//$FILENAME fsshutdown.src
                             3081 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3082 ; 1448 |//$FILENAME readdevicerecord.src
                             3083 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3084 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3085 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3086 ; 1452 |//$FILENAME setcwdhandle.src
                             3087 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3088 ; 1454 |//$FILENAME fsdriveinit.src
                             3089 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3090 ; 1456 |//$FILENAME fsclearBuf.src
                             3091 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3092 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3093 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.src
                             3094 ; 1460 |//$FILENAME fgetfasthandle.src
                             3095 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3096 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3097 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3098 ; 1464 |//$FILENAME isfileopen.src
                             3099 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3100 ; 1466 |//$FILENAME iscurrworkdir.src
                             3101 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3102 ; 1468 |//$FILENAME chdir.src
                             3103 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3104 ; 1470 |//$FILENAME chdirFromOffset.src
                             3105 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3106 ; 1472 |//$FILENAME deletetree.src
                             3107 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3108 ; 1474 |//$FILENAME deleteallrecords.src
                             3109 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3110 ; 1476 |//$FILENAME cleardata.src
                             3111 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3112 ; 1478 |//$FILENAME changetolowleveldir.src
                             3113 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3114 ; 1480 |//$FILENAME getrecordnumber.src
                             3115 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3116 ; 1482 |//$FILENAME fileremove.src
                             3117 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3118 ; 1484 |//$FILENAME charactersearch.src
                             3119 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3120 ; 1486 |//$FILENAME stringcompare.src
                             3121 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3122 ; 1488 |//$FILENAME fopenw.src
                             3123 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3124 ; 1490 |//$FILENAME fremove.src
                             3125 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3126 ; 1492 |//$FILENAME fremovew.src
                             3127 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3128 ; 1494 |//$FILENAME mkdir.src
                             3129 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3130 ; 1496 |//$FILENAME mkdirw.src
                             3131 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3132 ; 1498 |//$FILENAME rmdir.src
                             3133 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3134 ; 1500 |//$FILENAME rmdirw.src
                             3135 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3136 ; 1502 |//$FILENAME fgetc.src
                             3137 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3138 ; 1504 |//$FILENAME fgets.src
                             3139 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3140 ; 1506 |//$FILENAME fputc.src
                             3141 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3142 ; 1508 |//$FILENAME fputs.src
                             3143 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3144 ; 1510 |//$FILENAME arrangelongfilename.src
                             3145 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3146 ; 1512 |//$FILENAME convert_itoa.src
                             3147 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3148 ; 1514 |//$FILENAME createdirrecord.src
                             3149 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3150 ; 1516 |//$FILENAME chksum.src
                             3151 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3152 ; 1518 |//$FILENAME createshortdirrecord.src
                             3153 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3154 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3155 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3156 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3157 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3158 ; 1524 |//$FILENAME extractfilenamew.src
                             3159 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3160 ; 1526 |//$FILENAME extractpathw.src
                             3161 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3162 ; 1528 |//$FILENAME findfreerecord.src
                             3163 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3164 ; 1530 |//$FILENAME getnamew.src
                             3165 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3166 ; 1532 |//$FILENAME isdirectoryempty.src
                             3167 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3168 ; 1534 |//$FILENAME isshortnamevalid.src
                             3169 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3170 ; 1536 |//$FILENAME longdirmatch.src
                             3171 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3172 ; 1538 |//$FILENAME unicodetooem.src
                             3173 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3174 ; 1540 |//$FILENAME matchdirrecordw.src
                             3175 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3176 ; 1542 |//$FILENAME setcwd.src
                             3177 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3178 ; 1544 |//$FILENAME setshortfilename.src
                             3179 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3180 ; 1546 |//$FILENAME generatefilenametail.src
                             3181 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3182 ; 1548 |//$FILENAME dbcstounicode.src
                             3183 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3184 ; 1550 |//$FILENAME strcpy.src
                             3185 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3186 ; 1552 |//$FILENAME strcpyw.src
                             3187 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3188 ; 1554 |//$FILENAME strlengthw.src
                             3189 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3190 ; 1556 |//$FILENAME filesystempresent.src
                             3191 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3192 ; 1558 |//$FILENAME DataDriveInit.src
                             3193 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3194 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3195 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3196 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3197 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3198 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3199 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3200 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3201 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3202 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3203 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3204 ; 1570 |//$FILENAME getvolumelabel.src
                             3205 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3206 ; 1572 |//$FILENAME setvolumelabel.src
                             3207 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3208 ; 1574 |//$FILENAME disk_full.src
                             3209 ; 1575 |#define RSRC_DISK_FULL 619    
                             3210 ; 1576 |//$FILENAME chkdskstartup.src
                             3211 ; 1577 |#define RSRC_CHECKDISK 620    
                             3212 ; 1578 |//$FILENAME chkdskstartupy.src
                             3213 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3214 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3215 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3216 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3217 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3218 ; 1584 |//$FILENAME string_bit_rate.src
                             3219 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3220 ; 1586 |//$FILENAME string_96000hz.src
                             3221 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3222 ; 1588 |//$FILENAME string_112000hz.src
                             3223 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3224 ; 1590 |//$FILENAME string_128000hz.src
                             3225 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3226 ; 1592 |//$FILENAME string_160000hz.src
                             3227 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3228 ; 1594 |//$FILENAME string_192000hz.src
                             3229 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3230 ; 1596 |//$FILENAME string_224000hz.src
                             3231 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3232 ; 1598 |//$FILENAME string_256000hz.src
                             3233 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3234 ; 1600 |//$FILENAME string_320000hz.src
                             3235 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3236 ; 1602 |//$FILENAME string_hz.src
                             3237 ; 1603 |#define RSRC_STRING_HZ 633    
                             3238 ; 1604 |//$FILENAME EncCommonp.src
                             3239 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3240 ; 1606 |//$FILENAME adc_adcx.src
                             3241 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3242 ; 1608 |//$FILENAME adc_adcy.src
                             3243 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3244 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3245 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3246 ; 1612 |//$FILENAME string_album.src
                             3247 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3248 ; 1614 |//$FILENAME string_encoder_song.src
                             3249 ; 1615 |#define RSRC_STRING_SONG 639    
                             3250 ; 1616 |//$FILENAME string_mode.src
                             3251 ; 1617 |#define RSRC_STRING_MODE 640    
                             3252 ; 1618 |
                             3253 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3254 ; 1620 |// display related
                             3255 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3256 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3257 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3258 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3259 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3260 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3261 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3262 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3263 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3264 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3265 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3266 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3267 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3268 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3269 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3270 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3271 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3272 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3273 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3274 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3275 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3276 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3277 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3278 ; 1644 |
                             3279 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3280 ; 1646 |//WMDRM Related
                             3281 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3282 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3283 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3284 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3285 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3286 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3287 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3288 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3289 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3290 ; 1656 |//$FILENAME verifychecksum.src
                             3291 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3292 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3293 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3294 ; 1660 |//$FILENAME _performactions.src
                             3295 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3296 ; 1662 |//$FILENAME _processendofchain.src
                             3297 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3298 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3299 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3300 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3301 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3302 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3303 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3304 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3305 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3306 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3307 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3308 ; 1674 |//$FILENAME performoperation_part1.src
                             3309 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3310 ; 1676 |//$FILENAME performoperation_part2.src
                             3311 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3312 ; 1678 |//$FILENAME performoperation_part3.src
                             3313 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3314 ; 1680 |//$FILENAME performoperation_part4.src
                             3315 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3316 ; 1682 |//$FILENAME performoperation_part5.src
                             3317 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3318 ; 1684 |//$FILENAME performoperation_part6.src
                             3319 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3320 ; 1686 |//$FILENAME isvalidfunction.src
                             3321 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3322 ; 1688 |//$FILENAME functiongetvalue.src
                             3323 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3324 ; 1690 |//$FILENAME globalsetvariable.src
                             3325 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3326 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3327 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3328 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3329 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3330 ; 1696 |//$FILENAME variableappgetorset.src
                             3331 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3332 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3333 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3334 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3335 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3336 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3337 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3338 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3339 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3340 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3341 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3342 ; 1708 |//$FILENAME drm_hds_init.src
                             3343 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3344 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3345 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3346 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3347 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3348 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3349 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3350 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3351 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3352 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3353 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3354 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3355 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3356 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3357 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3358 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3359 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3360 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3361 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3362 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3363 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3364 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3365 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3366 ; 1732 |//$FILENAME drm_lst_clean.src
                             3367 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3368 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3369 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3370 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3371 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3372 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3373 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3374 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3375 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3376 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3377 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3378 ; 1744 |//$FILENAME _writesrn.src
                             3379 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3380 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3381 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3382 ; 1748 |//$FILENAME _writechildblockheader.src
                             3383 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3384 ; 1750 |//$FILENAME _readdatablockheader.src
                             3385 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3386 ; 1752 |//$FILENAME _writedatablockheader.src
                             3387 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3388 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3389 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3390 ; 1756 |//$FILENAME _hdsallocblock.src
                             3391 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3392 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3393 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3394 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3395 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3396 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3397 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3398 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3399 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3400 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3401 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3402 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3403 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3404 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3405 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3406 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3407 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3408 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3409 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3410 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3411 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3412 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3413 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3414 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3415 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3416 ; 1782 |//$FILENAME _hdsslotresize.src
                             3417 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3418 ; 1784 |//$FILENAME _isnull.src
                             3419 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3420 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3421 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3422 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3423 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3424 ; 1790 |//$FILENAME _readsrn.src
                             3425 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3426 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3427 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3428 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3429 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3430 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3431 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3432 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3433 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3434 ; 1800 |//$FILENAME drm_lst_close.src
                             3435 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3436 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3437 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3438 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3439 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3440 ; 1806 |//$FILENAME _processextensions.src
                             3441 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3442 ; 1808 |//$FILENAME _processidlist.src
                             3443 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3444 ; 1810 |//$FILENAME _processexclusions.src
                             3445 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3446 ; 1812 |//$FILENAME _processinclusions.src
                             3447 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3448 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3449 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3450 ; 1816 |//$FILENAME _getopllevel.src
                             3451 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3452 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3453 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3454 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3455 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3456 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3457 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3458 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3459 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3460 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3461 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3462 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3463 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3464 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3465 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3466 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3467 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3468 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3469 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3470 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3471 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3472 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3473 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3474 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3475 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3476 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3477 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3478 ; 1844 |//$FILENAME overlappingdates.src
                             3479 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3480 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3481 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3482 ; 1848 |//$FILENAME neginfdate.src
                             3483 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3484 ; 1850 |//$FILENAME infdate.src
                             3485 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3486 ; 1852 |//$FILENAME isexpired.src
                             3487 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3488 ; 1854 |//$FILENAME getsecstateattr.src
                             3489 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3490 ; 1856 |//$FILENAME setexpirycategory.src
                             3491 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3492 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3493 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3494 ; 1860 |//$FILENAME getnextlicense.src
                             3495 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3496 ; 1862 |//$FILENAME aggregate.src
                             3497 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3498 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3499 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3500 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3501 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3502 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3503 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3504 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3505 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3506 ; 1872 |//$FILENAME _createdevicestore.src
                             3507 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3508 ; 1874 |//$FILENAME _mapdrmerror.src
                             3509 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3510 ; 1876 |//$FILENAME _comparemachineid.src
                             3511 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3512 ; 1878 |//$FILENAME initmgrcontext.src
                             3513 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3514 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3515 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3516 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3517 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3518 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3519 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3520 ; 1886 |//$FILENAME januscleandatastore.src
                             3521 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3522 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3523 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3524 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3525 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3526 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3527 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3528 ; 1894 |//$FILENAME oem_setendoffile.src
                             3529 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3530 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3531 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3532 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3533 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3534 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3535 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3536 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3537 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3538 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3539 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3540 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3541 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3542 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3543 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3544 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3545 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3546 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3547 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3548 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3549 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3550 ; 1916 |//$FILENAME _setkidstoredata.src
                             3551 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3552 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3553 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3554 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3555 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3556 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3557 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3558 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3559 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3560 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3561 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3562 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3563 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3564 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3565 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3566 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3567 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3568 ; 1934 |//$FILENAME _hdsprealloc.src
                             3569 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3570 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3571 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3572 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3573 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3574 ; 1940 |//$FILENAME gendevicecertificate.src
                             3575 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3576 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3577 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3578 ; 1944 |//$FILENAME copyhdsdtore.src
                             3579 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3580 ; 1946 |//$FILENAME generatedevicecert.src
                             3581 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3582 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3583 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3584 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3585 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3586 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3587 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3588 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3589 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3590 ; 1956 |//$FILENAME _checksecureclock.src
                             3591 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3592 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3593 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3594 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3595 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3596 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3597 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3598 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3599 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3600 ; 1966 |//$FILENAME strtol.src
                             3601 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3602 ; 1968 |//$FILENAME mktime.src
                             3603 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3604 ; 1970 |//$FILENAME gmtime.src
                             3605 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3606 ; 1972 |//$FILENAME localtime.src
                             3607 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3608 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3609 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3610 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3611 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3612 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3613 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3614 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3615 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3616 ; 1982 |//$FILENAME const_pkcrypto.src
                             3617 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3618 ; 1984 |//$FILENAME const_y.src
                             3619 ; 1985 |#define RSRC_CONST_Y 820    
                             3620 ; 1986 |//$FILENAME aes_dec_table.src
                             3621 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3622 ; 1988 |//$FILENAME aes_key_table.src
                             3623 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3624 ; 1990 |//$FILENAME aes_enc_table.src
                             3625 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3626 ; 1992 |//$FILENAME device_cert.src
                             3627 ; 1993 |#define RSRC_DEVCERT 824    
                             3628 ; 1994 |//$FILENAME devcert_template.src
                             3629 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3630 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3631 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3632 ; 1998 |//$FILENAME _initslot.src
                             3633 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3634 ; 2000 |//$FILENAME hdsimplcommon.src
                             3635 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3636 ; 2002 |//$FILENAME hdsimpl_p.src
                             3637 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3638 ; 2004 |
                             3639 ; 2005 |
                             3640 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3641 ; 2007 |//pkcrypto Related
                             3642 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3643 ; 2009 |//$FILENAME two_adic_inverse.src
                             3644 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3645 ; 2011 |//$FILENAME mp_shift.src
                             3646 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3647 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3648 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3649 ; 2015 |//$FILENAME set_immediate.src
                             3650 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3651 ; 2017 |//$FILENAME multiply_immediate.src
                             3652 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3653 ; 2019 |//$FILENAME multiply.src
                             3654 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3655 ; 2021 |//$FILENAME divide_precondition_1.src
                             3656 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3657 ; 2023 |//$FILENAME divide_immediate.src
                             3658 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3659 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3660 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3661 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3662 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3663 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3664 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3665 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3666 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3667 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3668 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3669 ; 2035 |//$FILENAME ecaffine_addition.src
                             3670 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3671 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3672 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3673 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3674 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3675 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3676 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3677 ; 2043 |//$FILENAME kimmediate.src
                             3678 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3679 ; 2045 |//$FILENAME kprime_immediater.src
                             3680 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3681 ; 2047 |//$FILENAME kprime_sqrter.src
                             3682 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3683 ; 2049 |//$FILENAME kinitialize_prime.src
                             3684 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3685 ; 2051 |//$FILENAME mod_lucasuv.src
                             3686 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3687 ; 2053 |//$FILENAME mod_lucas.src
                             3688 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3689 ; 2055 |//$FILENAME bucket_multiply.src
                             3690 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3691 ; 2057 |//$FILENAME mod_exp2000.src
                             3692 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3693 ; 2059 |//$FILENAME mod_exp.src
                             3694 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3695 ; 2061 |//$FILENAME modmul_choices1.src
                             3696 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3697 ; 2063 |//$FILENAME mod_sqrt.src
                             3698 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3699 ; 2065 |//$FILENAME create_modulus.src
                             3700 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3701 ; 2067 |//$FILENAME from_modular.src
                             3702 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3703 ; 2069 |//$FILENAME add_immediate.src
                             3704 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3705 ; 2071 |//$FILENAME add_diff.src
                             3706 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3707 ; 2073 |//$FILENAME add_full.src
                             3708 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3709 ; 2075 |//$FILENAME compare_sum_same.src
                             3710 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3711 ; 2077 |//$FILENAME sub_immediate.src
                             3712 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3713 ; 2079 |//$FILENAME mp_initialization.src
                             3714 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3715 ; 2081 |//$FILENAME new_random_bytes.src
                             3716 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3717 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3718 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3719 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3720 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3721 ; 2087 |//$FILENAME new_random_mod.src
                             3722 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3723 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3724 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3725 ; 2091 |//$FILENAME new_random_digits.src
                             3726 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3727 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3728 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3729 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3730 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3731 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3732 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3733 ; 2099 |//$FILENAME pkinit.src
                             3734 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3735 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3736 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3737 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3738 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3739 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3740 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3741 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3742 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3743 ; 2109 |//$FILENAME fe2ipmod.src
                             3744 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3745 ; 2111 |//$FILENAME drm_pk_sign.src
                             3746 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3747 ; 2113 |//$FILENAME drm_pk_verify.src
                             3748 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3749 ; 2115 |//$FILENAME random_bytes.src
                             3750 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3751 ; 2117 |//$FILENAME mp_gcdex.src
                             3752 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3753 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3754 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3755 ; 2121 |//$FILENAME pkcrypto_p.src
                             3756 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3757 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3758 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3759 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3760 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3761 ; 2127 |//$FILENAME del_all_file_star.src
                             3762 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3763 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3764 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3765 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3766 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3767 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3768 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3769 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3770 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3771 ; 2137 |
                             3772 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3773 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3774 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3775 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3776 ; 2142 |
                             3777 ; 2143 |
                             3778 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3779 ; 2145 |//$FILENAME battery_charging.src
                             3780 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3781 ; 2147 |//$FILENAME batterychargecodebank.src
                             3782 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3783 ; 2149 |//$FILENAME updatevolume.src
                             3784 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3785 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3786 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3787 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3788 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3789 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3790 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3791 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3792 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3793 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3794 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3795 ; 2161 |//$FILENAME _iscachedevent.src
                             3796 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3797 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3798 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3799 ; 2165 |//$FILENAME oem_data.src
                             3800 ; 2166 |#define RSRC_OEM_DATA 906    
                             3801 ; 2167 |//$FILENAME gpk_p.src
                             3802 ; 2168 |#define RSRC_GPK_P 907    
                             3803 ; 2169 |//$FILENAME key_data.src
                             3804 ; 2170 |#define RSRC_KEY_DATA 908    
                             3805 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3806 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3807 ; 2173 |//$FILENAME string_working.src
                             3808 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3809 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3810 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3811 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3812 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3813 ; 2179 |
                             3814 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3815 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3816 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3817 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3818 ; 2184 |
                             3819 ; 2185 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3820 ; 2186 |// Audible ACELP Resources
                             3821 ; 2187 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3822 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3823 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3824 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3825 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3826 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3827 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3828 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3829 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3830 ; 2196 |
                             3831 ; 2197 |//$FILENAME AudibleDecMod.src
                             3832 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3833 ; 2199 |//$FILENAME audiblemp3p.src
                             3834 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3835 ; 2201 |//$FILENAME audiblemp3x.src
                             3836 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3837 ; 2203 |//$FILENAME audiblemp3y.src
                             3838 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3839 ; 2205 |
                             3840 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3841 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3842 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3843 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3844 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3845 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3846 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3847 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3848 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3849 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3850 ; 2216 |//$FILENAME audibledsa_p.src
                             3851 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3852 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3853 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3854 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3855 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3856 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3857 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3858 ; 2224 |
                             3859 ; 2225 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3860 ; 2226 |// Effects and SRS Resources
                             3861 ; 2227 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3862 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3863 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3864 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3865 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3866 ; 2232 |//$FILENAME wowctrl.src
                             3867 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3868 ; 2234 |
                             3869 ; 2235 |//$FILENAME wowmenu.src
                             3870 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3871 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3872 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3873 ; 2239 |//$FILENAME string_wow_menu.src
                             3874 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3875 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3876 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3877 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3878 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3879 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3880 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3881 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3882 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3883 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3884 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3885 ; 2251 |//$FILENAME wow_icon.src
                             3886 ; 2252 |#define RSRC_WOW_ICON 943    
                             3887 ; 2253 |
                             3888 ; 2254 |//$FILENAME wow16k.src
                             3889 ; 2255 |#define RSRC_WOW16K 944    
                             3890 ; 2256 |//$FILENAME wow32k.src
                             3891 ; 2257 |#define RSRC_WOW32K 945    
                             3892 ; 2258 |//$FILENAME wow8k.src
                             3893 ; 2259 |#define RSRC_WOW8K 946    
                             3894 ; 2260 |//$FILENAME wow11k.src
                             3895 ; 2261 |#define RSRC_WOW11K 947    
                             3896 ; 2262 |//$FILENAME wow22k.src
                             3897 ; 2263 |#define RSRC_WOW22K 948    
                             3898 ; 2264 |//$FILENAME wow24k.src
                             3899 ; 2265 |#define RSRC_WOW24K 949    
                             3900 ; 2266 |//$FILENAME wow44k.src
                             3901 ; 2267 |#define RSRC_WOW44K 950    
                             3902 ; 2268 |//$FILENAME wow48k.src
                             3903 ; 2269 |#define RSRC_WOW48K 951    
                             3904 ; 2270 |
                             3905 ; 2271 |//$FILENAME wow16k_Y.src
                             3906 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3907 ; 2273 |//$FILENAME wow32k_Y.src
                             3908 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3909 ; 2275 |//$FILENAME wow8k_Y.src
                             3910 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3911 ; 2277 |//$FILENAME wow11k_Y.src
                             3912 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3913 ; 2279 |//$FILENAME wow22k_Y.src
                             3914 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3915 ; 2281 |//$FILENAME wow24k_Y.src
                             3916 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3917 ; 2283 |//$FILENAME wow44k_Y.src
                             3918 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3919 ; 2285 |//$FILENAME wow48k_Y.src
                             3920 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3921 ; 2287 |
                             3922 ; 2288 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3923 ; 2289 |// Audible Section Navigation
                             3924 ; 2290 |/////////////////////////////////////////////////////////////////////////////////////////////////////
                             3925 ; 2291 |//$FILENAME audible_secnav.src
                             3926 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3927 ; 2293 |
                             3928 ; 2294 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3929 ; 2295 |// PLAYLIST3 and Music Library
                             3930 ; 2296 |////////////////////////////////////////////////////////////////////////////////////////////////////
                             3931 ; 2297 |
                             3932 ; 2298 |//$FILENAME build_ml.src
                             3933 ; 2299 |#define RSRC_BUILD_ML 961    
                             3934 ; 2300 |//$FILENAME build_ml_warning.src
                             3935 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3936 ; 2302 |//$FILENAME build_ml_warning2.src
                             3937 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3938 ; 2304 |//$FILENAME build_flash1.src
                             3939 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3940 ; 2306 |//$FILENAME build_flash2.src
                             3941 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3942 ; 2308 |//$FILENAME build_flash3.src
                             3943 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3944 ; 2310 |//$FILENAME build_sd1.src
                             3945 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3946 ; 2312 |//$FILENAME build_sd2.src
                             3947 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3948 ; 2314 |//$FILENAME build_sd3.src
                             3949 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3950 ; 2316 |//$FILENAME build_newmusic.src
                             3951 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3952 ; 2318 |//$FILENAME sdmd.src
                             3953 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3954 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3955 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3956 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3957 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3958 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3959 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3960 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3961 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3962 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3963 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3964 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3965 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3966 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3967 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3968 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3969 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3970 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3971 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3972 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3973 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3974 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3975 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3976 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3977 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3978 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3979 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3980 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3981 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3982 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3983 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3984 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3985 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3986 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3987 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3988 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3989 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3990 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             3991 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3992 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3993 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3994 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3995 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3996 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3997 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             3998 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             3999 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4000 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4001 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4002 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4003 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4004 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4005 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4006 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4007 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4008 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4009 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4010 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4011 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4012 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4013 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4014 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4015 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4016 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4017 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4018 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4019 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4020 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4021 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4022 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4023 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4024 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4025 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4026 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4027 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4028 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4029 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4030 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4031 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4032 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4033 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4034 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4035 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4036 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4037 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4038 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4039 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4040 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4041 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4042 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4043 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4044 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4045 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4046 ; 2412 |//$FILENAME playmusicmenu.src
                             4047 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4048 ; 2414 |//$FILENAME browsemenu.src
                             4049 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4050 ; 2416 |//$FILENAME browsemenu_extra.src
                             4051 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4052 ; 2418 |//$FILENAME string_play_all.src
                             4053 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4054 ; 2420 |//$FILENAME string_play.src
                             4055 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4056 ; 2422 |//$FILENAME string_unknown_year.src
                             4057 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4058 ; 2424 |//$FILENAME string_year_width.src
                             4059 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4060 ; 2426 |//$FILENAME string_artist.src
                             4061 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4062 ; 2428 |//$FILENAME string_songs.src
                             4063 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4064 ; 2430 |//$FILENAME string_on_the_fly.src
                             4065 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4066 ; 2432 |//$FILENAME string_new_music.src
                             4067 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4068 ; 2434 |//$FILENAME string_genre.src
                             4069 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4070 ; 2436 |//$FILENAME string_year.src
                             4071 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4072 ; 2438 |//$FILENAME string_playlist.src
                             4073 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4074 ; 2440 |//$FILENAME string_fm_rec.src
                             4075 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4076 ; 2442 |//$FILENAME string_linein_rec.src
                             4077 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4078 ; 2444 |//$FILENAME string_play_music.src
                             4079 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4080 ; 2446 |//$FILENAME highlight_back.src
                             4081 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4082 ; 2448 |//$FILENAME newmusicmenu.src
                             4083 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4084 ; 2450 |//$FILENAME string_1_day.src
                             4085 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4086 ; 2452 |//$FILENAME string_1_week.src
                             4087 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4088 ; 2454 |//$FILENAME string_1_month.src
                             4089 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4090 ; 2456 |//$FILENAME on_the_fly_full.src
                             4091 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4092 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4093 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4094 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4095 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4096 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4097 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4098 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4099 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4100 ; 2466 |//$FILENAME empty_favourite.src
                             4101 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4102 ; 2468 |//$FILENAME sd_remove.src
                             4103 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4104 ; 2470 |//$FILENAME sd_insert.src
                             4105 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4106 ; 2472 |//$FILENAME check_disk_1.src
                             4107 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4108 ; 2474 |//$FILENAME check_disk_2.src
                             4109 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4110 ; 2476 |//$FILENAME check_disk_3.src
                             4111 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4112 ; 2478 |//$FILENAME flash_error.src
                             4113 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4114 ; 2480 |
                             4115 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4116 ; 2482 |// STFM1000 Tuner funclet
                             4117 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4118 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4119 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4120 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4121 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4122 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4123 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4124 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4125 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4126 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4127 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4128 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4129 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4130 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4131 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4132 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4133 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4134 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4135 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4136 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4137 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4138 ; 2504 |//$FILENAME decstfmmod.src
                             4139 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4140 ; 2506 |//$FILENAME dec_stfmp.src
                             4141 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4142 ; 2508 |//$FILENAME dec_stfmx.src
                             4143 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4144 ; 2510 |//$FILENAME dec_stfmy.src
                             4145 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4146 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4147 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4148 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4149 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4150 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4151 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4152 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4153 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4154 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4155 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4156 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4157 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4158 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4159 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4160 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4161 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4162 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4163 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4164 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4165 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4166 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4167 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4168 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4169 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4170 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaBias.src
                             4171 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookForPilot.src
                             4172 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4173 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4174 ; 2540 |// for RestoreDriveFromBackup
                             4175 ; 2541 |//$FILENAME restoresysdrive.src
                             4176 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4177 ; 2543 |
                             4178 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4179 ; 2545 |// Playlist5 sources
                             4180 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4181 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4182 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4183 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4184 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4185 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4186 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4187 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4188 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4189 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4190 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4191 ; 2557 |
                             4192 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4193 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4194 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4195 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4196 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4197 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4198 ; 2564 |
                             4199 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4200 ; 2566 |// DanhNguyen added bitmaps
                             4201 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4202 ; 2568 |//$FILENAME icon_folder.src
                             4203 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4204 ; 2570 |//$FILENAME icon_song.src
                             4205 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4206 ; 2572 |
                             4207 ; 2573 |//$FILENAME menu_music.src
                             4208 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4209 ; 2575 |//$FILENAME vie_menu_music.src
                             4210 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4211 ; 2577 |
                             4212 ; 2578 |//$FILENAME menu_voice.src
                             4213 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4214 ; 2580 |//$FILENAME vie_menu_voice.src
                             4215 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4216 ; 2582 |
                             4217 ; 2583 |//$FILENAME menu_fmtuner.src
                             4218 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4219 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4220 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4221 ; 2587 |
                             4222 ; 2588 |//$FILENAME menu_record.src
                             4223 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4224 ; 2590 |//$FILENAME vie_menu_record.src
                             4225 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4226 ; 2592 |
                             4227 ; 2593 |//$FILENAME menu_settings.src
                             4228 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4229 ; 2595 |//$FILENAME vie_menu_settings.src
                             4230 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4231 ; 2597 |
                             4232 ; 2598 |//$FILENAME menu_shutdown.src
                             4233 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4234 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4235 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4236 ; 2602 |
                             4237 ; 2603 |//$FILENAME menu_clock.src
                             4238 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4239 ; 2605 |//$FILENAME vie_menu_clock.src
                             4240 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4241 ; 2607 |
                             4242 ; 2608 |//$FILENAME menu_ab.src
                             4243 ; 2609 |#define RSRC_MENU_AB 1104    
                             4244 ; 2610 |//$FILENAME vie_menu_ab.src
                             4245 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4246 ; 2612 |
                             4247 ; 2613 |//$FILENAME menu_delete.src
                             4248 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4249 ; 2615 |//$FILENAME vie_menu_delete.src
                             4250 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4251 ; 2617 |
                             4252 ; 2618 |//$FILENAME menu_about.src
                             4253 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4254 ; 2620 |//$FILENAME vie_menu_about.src
                             4255 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4256 ; 2622 |
                             4257 ; 2623 |//$FILENAME menu_exit.src
                             4258 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4259 ; 2625 |//$FILENAME vie_menu_exit.src
                             4260 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4261 ; 2627 |
                             4262 ; 2628 |//$FILENAME music_play_all.src
                             4263 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4264 ; 2630 |//$FILENAME vie_music_play_all.src
                             4265 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4266 ; 2632 |
                             4267 ; 2633 |//$FILENAME music_folder_internal.src
                             4268 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4269 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4270 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4271 ; 2637 |
                             4272 ; 2638 |//$FILENAME music_folder_external.src
                             4273 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4274 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4275 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4276 ; 2642 |
                             4277 ; 2643 |//$FILENAME music_songs.src
                             4278 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4279 ; 2645 |//$FILENAME vie_music_songs.src
                             4280 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4281 ; 2647 |
                             4282 ; 2648 |//$FILENAME music_favorites.src
                             4283 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4284 ; 2650 |//$FILENAME vie_music_favorites.src
                             4285 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4286 ; 2652 |
                             4287 ; 2653 |//$FILENAME music_fm_record.src
                             4288 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4289 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4290 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4291 ; 2657 |
                             4292 ; 2658 |//$FILENAME music_exit.src
                             4293 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4294 ; 2660 |//$FILENAME vie_music_exit.src
                             4295 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4296 ; 2662 |
                             4297 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4298 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4299 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4300 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4301 ; 2667 |
                             4302 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4303 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4304 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4305 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4306 ; 2672 |
                             4307 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4308 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4309 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4310 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4311 ; 2677 |
                             4312 ; 2678 |//$FILENAME browse_music_favourites.src
                             4313 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4314 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4315 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4316 ; 2682 |
                             4317 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4318 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4319 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4320 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4321 ; 2687 |
                             4322 ; 2688 |//$FILENAME browse_voice.src
                             4323 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4324 ; 2690 |//$FILENAME vie_browse_voice.src
                             4325 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4326 ; 2692 |
                             4327 ; 2693 |//$FILENAME favourites_list_add.src
                             4328 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4329 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4330 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4331 ; 2697 |
                             4332 ; 2698 |//$FILENAME favourites_list_remove.src
                             4333 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4334 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4335 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4336 ; 2702 |
                             4337 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4338 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4339 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4340 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4341 ; 2707 |
                             4342 ; 2708 |//$FILENAME about_screen_1.src
                             4343 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4344 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4345 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4346 ; 2712 |
                             4347 ; 2713 |//$FILENAME about_screen_2.src
                             4348 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4349 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4350 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4351 ; 2717 |
                             4352 ; 2718 |//$FILENAME about_screen_3.src
                             4353 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4354 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4355 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4356 ; 2722 |
                             4357 ; 2723 |//$FILENAME about_screen_4.src
                             4358 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4359 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4360 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4361 ; 2727 |
                             4362 ; 2728 |//$FILENAME time_date_exit_title.src
                             4363 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4364 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4365 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4366 ; 2732 |
                             4367 ; 2733 |//$FILENAME time_clean_desktop.src
                             4368 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4369 ; 2735 |//$FILENAME time_dash.src
                             4370 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4371 ; 2737 |
                             4372 ; 2738 |//$FILENAME time_day_7.src
                             4373 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4374 ; 2740 |//$FILENAME vie_time_day_7.src
                             4375 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4376 ; 2742 |//$FILENAME time_day_cn.src
                             4377 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4378 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4379 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4380 ; 2746 |//$FILENAME time_day_2.src
                             4381 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4382 ; 2748 |//$FILENAME vie_time_day_2.src
                             4383 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4384 ; 2750 |//$FILENAME time_day_3.src
                             4385 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4386 ; 2752 |//$FILENAME vie_time_day_3.src
                             4387 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4388 ; 2754 |//$FILENAME time_day_4.src
                             4389 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4390 ; 2756 |//$FILENAME vie_time_day_4.src
                             4391 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4392 ; 2758 |//$FILENAME time_day_5.src
                             4393 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4394 ; 2760 |//$FILENAME vie_time_day_5.src
                             4395 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4396 ; 2762 |//$FILENAME time_day_6.src
                             4397 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4398 ; 2764 |//$FILENAME vie_time_day_6.src
                             4399 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4400 ; 2766 |
                             4401 ; 2767 |//$FILENAME time_month_1.src
                             4402 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4403 ; 2769 |//$FILENAME vie_time_month_1.src
                             4404 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4405 ; 2771 |//$FILENAME time_month_2.src
                             4406 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4407 ; 2773 |//$FILENAME vie_time_month_2.src
                             4408 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4409 ; 2775 |//$FILENAME time_month_3.src
                             4410 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4411 ; 2777 |//$FILENAME vie_time_month_3.src
                             4412 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4413 ; 2779 |//$FILENAME time_month_4.src
                             4414 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4415 ; 2781 |//$FILENAME vie_time_month_4.src
                             4416 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4417 ; 2783 |//$FILENAME time_month_5.src
                             4418 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4419 ; 2785 |//$FILENAME vie_time_month_5.src
                             4420 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4421 ; 2787 |//$FILENAME time_month_6.src
                             4422 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4423 ; 2789 |//$FILENAME vie_time_month_6.src
                             4424 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4425 ; 2791 |//$FILENAME time_month_7.src
                             4426 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4427 ; 2793 |//$FILENAME vie_time_month_7.src
                             4428 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4429 ; 2795 |//$FILENAME time_month_8.src
                             4430 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4431 ; 2797 |//$FILENAME vie_time_month_8.src
                             4432 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4433 ; 2799 |//$FILENAME time_month_9.src
                             4434 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4435 ; 2801 |//$FILENAME vie_time_month_9.src
                             4436 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4437 ; 2803 |//$FILENAME time_month_10.src
                             4438 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4439 ; 2805 |//$FILENAME vie_time_month_10.src
                             4440 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4441 ; 2807 |//$FILENAME time_month_11.src
                             4442 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4443 ; 2809 |//$FILENAME vie_time_month_11.src
                             4444 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4445 ; 2811 |//$FILENAME time_month_12.src
                             4446 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4447 ; 2813 |//$FILENAME vie_time_month_12.src
                             4448 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4449 ; 2815 |
                             4450 ; 2816 |//$FILENAME time_num_am.src
                             4451 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4452 ; 2818 |//$FILENAME time_num_am.src
                             4453 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4454 ; 2820 |//$FILENAME settime_format_12h.src
                             4455 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4456 ; 2822 |//$FILENAME settime_format_24h.src
                             4457 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4458 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4459 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4460 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4461 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4462 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4463 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4464 ; 2830 |
                             4465 ; 2831 |//$FILENAME time_num_large_0.src
                             4466 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4467 ; 2833 |//$FILENAME time_num_large_1.src
                             4468 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4469 ; 2835 |//$FILENAME time_num_large_2.src
                             4470 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4471 ; 2837 |//$FILENAME time_num_large_3.src
                             4472 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4473 ; 2839 |//$FILENAME time_num_large_4.src
                             4474 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4475 ; 2841 |//$FILENAME time_num_large_5.src
                             4476 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4477 ; 2843 |//$FILENAME time_num_large_6.src
                             4478 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4479 ; 2845 |//$FILENAME time_num_large_7.src
                             4480 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4481 ; 2847 |//$FILENAME time_num_large_8.src
                             4482 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4483 ; 2849 |//$FILENAME time_num_large_9.src
                             4484 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4485 ; 2851 |
                             4486 ; 2852 |//$FILENAME time_num_medium_0.src
                             4487 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4488 ; 2854 |//$FILENAME time_num_medium_1.src
                             4489 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4490 ; 2856 |//$FILENAME time_num_medium_2.src
                             4491 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4492 ; 2858 |//$FILENAME time_num_medium_3.src
                             4493 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4494 ; 2860 |//$FILENAME time_num_medium_4.src
                             4495 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4496 ; 2862 |//$FILENAME time_num_medium_5.src
                             4497 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4498 ; 2864 |//$FILENAME time_num_medium_6.src
                             4499 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4500 ; 2866 |//$FILENAME time_num_medium_7.src
                             4501 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4502 ; 2868 |//$FILENAME time_num_medium_8.src
                             4503 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4504 ; 2870 |//$FILENAME time_num_medium_9.src
                             4505 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4506 ; 2872 |
                             4507 ; 2873 |//$FILENAME time_colon.src
                             4508 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4509 ; 2875 |
                             4510 ; 2876 |//$FILENAME settings_backlight_title.src
                             4511 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4512 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4513 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4514 ; 2880 |//$FILENAME settings_playmode_title.src
                             4515 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4516 ; 2882 |
                             4517 ; 2883 |//$FILENAME settings_contrast_title.src
                             4518 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4519 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4520 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4521 ; 2887 |
                             4522 ; 2888 |//$FILENAME settings_eq_title.src
                             4523 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4524 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4525 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4526 ; 2892 |
                             4527 ; 2893 |//$FILENAME settings_exit_title.src
                             4528 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4529 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4530 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4531 ; 2897 |
                             4532 ; 2898 |//$FILENAME settings_set_date_title.src
                             4533 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4534 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4535 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4536 ; 2902 |
                             4537 ; 2903 |//$FILENAME settings_set_time_title.src
                             4538 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4539 ; 2905 |//$FILENAME vie_settings_set_time_title.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4540 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4541 ; 2907 |
                             4542 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4543 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4544 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4545 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4546 ; 2912 |
                             4547 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4548 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4549 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4550 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4551 ; 2917 |
                             4552 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4553 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4554 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4555 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4556 ; 2922 |
                             4557 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4558 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4559 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4560 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4561 ; 2927 |
                             4562 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4563 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4564 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4565 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4566 ; 2932 |
                             4567 ; 2933 |//$FILENAME settings_backlight_on.src
                             4568 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4569 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4570 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4571 ; 2937 |
                             4572 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4573 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4574 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4575 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4576 ; 2942 |
                             4577 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4578 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4579 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4580 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4581 ; 2947 |
                             4582 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4583 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4584 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4585 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4586 ; 2952 |
                             4587 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4588 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4589 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4590 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4591 ; 2957 |
                             4592 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4593 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4594 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4595 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4596 ; 2962 |
                             4597 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4598 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4599 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4600 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4601 ; 2967 |
                             4602 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4603 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4604 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4605 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4606 ; 2972 |
                             4607 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4608 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4609 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4610 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4611 ; 2977 |
                             4612 ; 2978 |//$FILENAME settings_languages_eng.src
                             4613 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4614 ; 2980 |//$FILENAME settings_languages_vie.src
                             4615 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4616 ; 2982 |
                             4617 ; 2983 |//$FILENAME fraction_dot.src
                             4618 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4619 ; 2985 |
                             4620 ; 2986 |//$FILENAME fm_background.src
                             4621 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4622 ; 2988 |//$FILENAME vie_fm_background.src
                             4623 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4624 ; 2990 |
                             4625 ; 2991 |//$FILENAME searching_please_wait.src
                             4626 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4627 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4628 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4629 ; 2995 |
                             4630 ; 2996 |//$FILENAME fm_auto_search.src
                             4631 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4632 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4633 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4634 ; 3000 |
                             4635 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4636 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4637 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4638 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4639 ; 3005 |
                             4640 ; 3006 |#endif //IF (!@def(resources))
                             4641 ; 3007 |
                             4642 
                             4644 
                             4645 ; 11   |#include "buttons.h"
                             4646 
                             4648 
                             4649 ; 1    |#ifndef _BUTTONS_H
                             4650 ; 2    |#define _BUTTONS_H
                             4651 ; 3    |
                             4652 ; 4    |#include "types.h"
                             4653 
                             4655 
                             4656 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4657 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4658 ; 3    |//
                             4659 ; 4    |// Filename: types.h
                             4660 ; 5    |// Description: Standard data types
                             4661 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4662 ; 7    |
                             4663 ; 8    |#ifndef _TYPES_H
                             4664 ; 9    |#define _TYPES_H
                             4665 ; 10   |
                             4666 ; 11   |// TODO:  move this outta here!
                             4667 ; 12   |#if !defined(NOERROR)
                             4668 ; 13   |#define NOERROR 0
                             4669 ; 14   |#define SUCCESS 0
                             4670 ; 15   |#endif 
                             4671 ; 16   |#if !defined(SUCCESS)
                             4672 ; 17   |#define SUCCESS  0
                             4673 ; 18   |#endif
                             4674 ; 19   |#if !defined(ERROR)
                             4675 ; 20   |#define ERROR   -1
                             4676 ; 21   |#endif
                             4677 ; 22   |#if !defined(FALSE)
                             4678 ; 23   |#define FALSE 0
                             4679 ; 24   |#endif
                             4680 ; 25   |#if !defined(TRUE)
                             4681 ; 26   |#define TRUE  1
                             4682 ; 27   |#endif
                             4683 ; 28   |
                             4684 ; 29   |#if !defined(NULL)
                             4685 ; 30   |#define NULL 0
                             4686 ; 31   |#endif
                             4687 ; 32   |
                             4688 ; 33   |#define MAX_INT     0x7FFFFF
                             4689 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4690 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4691 ; 36   |#define MAX_ULONG   (-1) 
                             4692 ; 37   |
                             4693 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4694 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4695 ; 40   |
                             4696 ; 41   |
                             4697 ; 42   |#define BYTE    unsigned char       // btVarName
                             4698 ; 43   |#define CHAR    signed char         // cVarName
                             4699 ; 44   |#define USHORT  unsigned short      // usVarName
                             4700 ; 45   |#define SHORT   unsigned short      // sVarName
                             4701 ; 46   |#define WORD    unsigned int        // wVarName
                             4702 ; 47   |#define INT     signed int          // iVarName
                             4703 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4704 ; 49   |#define LONG    signed long         // lVarName
                             4705 ; 50   |#define BOOL    unsigned int        // bVarName
                             4706 ; 51   |#define FRACT   _fract              // frVarName
                             4707 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4708 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4709 ; 54   |#define FLOAT   float               // fVarName
                             4710 ; 55   |#define DBL     double              // dVarName
                             4711 ; 56   |#define ENUM    enum                // eVarName
                             4712 ; 57   |#define CMX     _complex            // cmxVarName
                             4713 ; 58   |typedef WORD UCS3;                   // 
                             4714 ; 59   |
                             4715 ; 60   |#define UINT16  unsigned short
                             4716 ; 61   |#define UINT8   unsigned char   
                             4717 ; 62   |#define UINT32  unsigned long
                             4718 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4719 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             4720 ; 65   |#define WCHAR   UINT16
                             4721 ; 66   |
                             4722 ; 67   |//UINT128 is 16 bytes or 6 words
                             4723 ; 68   |typedef struct UINT128_3500 {   
                             4724 ; 69   |    int val[6];     
                             4725 ; 70   |} UINT128_3500;
                             4726 ; 71   |
                             4727 ; 72   |#define UINT128   UINT128_3500
                             4728 ; 73   |
                             4729 ; 74   |// Little endian word packed byte strings:   
                             4730 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4731 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4732 ; 77   |// Little endian word packed byte strings:   
                             4733 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4734 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4735 ; 80   |
                             4736 ; 81   |// Declare Memory Spaces To Use When Coding
                             4737 ; 82   |// A. Sector Buffers
                             4738 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4739 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4740 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4741 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4742 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4743 ; 88   |// B. Media DDI Memory
                             4744 ; 89   |#define MEDIA_DDI_MEM _Y
                             4745 ; 90   |
                             4746 ; 91   |
                             4747 ; 92   |
                             4748 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4749 ; 94   |// Examples of circular pointers:
                             4750 ; 95   |//    INT CIRC cpiVarName
                             4751 ; 96   |//    DWORD CIRC cpdwVarName
                             4752 ; 97   |
                             4753 ; 98   |#define RETCODE INT                 // rcVarName
                             4754 ; 99   |
                             4755 ; 100  |// generic bitfield structure
                             4756 ; 101  |struct Bitfield {
                             4757 ; 102  |    unsigned int B0  :1;
                             4758 ; 103  |    unsigned int B1  :1;
                             4759 ; 104  |    unsigned int B2  :1;
                             4760 ; 105  |    unsigned int B3  :1;
                             4761 ; 106  |    unsigned int B4  :1;
                             4762 ; 107  |    unsigned int B5  :1;
                             4763 ; 108  |    unsigned int B6  :1;
                             4764 ; 109  |    unsigned int B7  :1;
                             4765 ; 110  |    unsigned int B8  :1;
                             4766 ; 111  |    unsigned int B9  :1;
                             4767 ; 112  |    unsigned int B10 :1;
                             4768 ; 113  |    unsigned int B11 :1;
                             4769 ; 114  |    unsigned int B12 :1;
                             4770 ; 115  |    unsigned int B13 :1;
                             4771 ; 116  |    unsigned int B14 :1;
                             4772 ; 117  |    unsigned int B15 :1;
                             4773 ; 118  |    unsigned int B16 :1;
                             4774 ; 119  |    unsigned int B17 :1;
                             4775 ; 120  |    unsigned int B18 :1;
                             4776 ; 121  |    unsigned int B19 :1;
                             4777 ; 122  |    unsigned int B20 :1;
                             4778 ; 123  |    unsigned int B21 :1;
                             4779 ; 124  |    unsigned int B22 :1;
                             4780 ; 125  |    unsigned int B23 :1;
                             4781 ; 126  |};
                             4782 ; 127  |
                             4783 ; 128  |union BitInt {
                             4784 ; 129  |        struct Bitfield B;
                             4785 ; 130  |        int        I;
                             4786 ; 131  |};
                             4787 ; 132  |
                             4788 ; 133  |#define MAX_MSG_LENGTH 10
                             4789 ; 134  |struct CMessage
                             4790 ; 135  |{
                             4791 ; 136  |        unsigned int m_uLength;
                             4792 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4793 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4794 ; 139  |
                             4795 ; 140  |typedef struct {
                             4796 ; 141  |    WORD m_wLength;
                             4797 ; 142  |    WORD m_wMessage;
                             4798 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4799 ; 144  |} Message;
                             4800 ; 145  |
                             4801 ; 146  |struct MessageQueueDescriptor
                             4802 ; 147  |{
                             4803 ; 148  |        int *m_pBase;
                             4804 ; 149  |        int m_iModulo;
                             4805 ; 150  |        int m_iSize;
                             4806 ; 151  |        int *m_pHead;
                             4807 ; 152  |        int *m_pTail;
                             4808 ; 153  |};
                             4809 ; 154  |
                             4810 ; 155  |struct ModuleEntry
                             4811 ; 156  |{
                             4812 ; 157  |    int m_iSignaledEventMask;
                             4813 ; 158  |    int m_iWaitEventMask;
                             4814 ; 159  |    int m_iResourceOfCode;
                             4815 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4816 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             4817 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4818 ; 163  |    int m_uTimeOutHigh;
                             4819 ; 164  |    int m_uTimeOutLow;
                             4820 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4821 ; 166  |};
                             4822 ; 167  |
                             4823 ; 168  |union WaitMask{
                             4824 ; 169  |    struct B{
                             4825 ; 170  |        unsigned int m_bNone     :1;
                             4826 ; 171  |        unsigned int m_bMessage  :1;
                             4827 ; 172  |        unsigned int m_bTimer    :1;
                             4828 ; 173  |        unsigned int m_bButton   :1;
                             4829 ; 174  |    } B;
                             4830 ; 175  |    int I;
                             4831 ; 176  |} ;
                             4832 ; 177  |
                             4833 ; 178  |
                             4834 ; 179  |struct Button {
                             4835 ; 180  |        WORD wButtonEvent;
                             4836 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4837 ; 182  |};
                             4838 ; 183  |
                             4839 ; 184  |struct Message {
                             4840 ; 185  |        WORD wMsgLength;
                             4841 ; 186  |        WORD wMsgCommand;
                             4842 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4843 ; 188  |};
                             4844 ; 189  |
                             4845 ; 190  |union EventTypes {
                             4846 ; 191  |        struct CMessage msg;
                             4847 ; 192  |        struct Button Button ;
                             4848 ; 193  |        struct Message Message;
                             4849 ; 194  |};
                             4850 ; 195  |
                             4851 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4852 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4853 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4854 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4855 ; 200  |
                             4856 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4857 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4858 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4859 ; 204  |
                             4860 ; 205  |#if DEBUG
                             4861 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4862 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4863 ; 208  |#else 
                             4864 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             4865 ; 210  |#define DebugBuildAssert(x)    
                             4866 ; 211  |#endif
                             4867 ; 212  |
                             4868 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4869 ; 214  |//  #pragma asm
                             4870 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4871 ; 216  |//  #pragma endasm
                             4872 ; 217  |
                             4873 ; 218  |
                             4874 ; 219  |#ifdef COLOR_262K
                             4875 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             4876 ; 221  |#elif defined(COLOR_65K)
                             4877 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             4878 ; 223  |#else
                             4879 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             4880 ; 225  |#endif
                             4881 ; 226  |    
                             4882 ; 227  |#endif // #ifndef _TYPES_H
                             4883 
                             4885 
                             4886 ; 5    |
                             4887 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will trigger
                             4888 ; 7    |//unexpected events.
                             4889 ; 8    |
                             4890 ; 9    |#define PR_RW           0
                             4891 ; 10   |#define PH_RW                   1
                             4892 ; 11   |#define PR_FF           2
                             4893 ; 12   |#define PH_FF           3
                             4894 ; 13   |#define PR_MENU         4
                             4895 ; 14   |#define PH_MENU         5
                             4896 ; 15   |#define PR_RV           6
                             4897 ; 16   |#define PH_RV           7
                             4898 ; 17   |#define PR_PLAY                 8
                             4899 ; 18   |#define PH_PLAY         9
                             4900 ; 19   |#define PR_HOLD         10
                             4901 ; 20   |#define PH_HOLD         11
                             4902 ; 21   |#define PR_VOL_DOWN     12
                             4903 ; 22   |#define PR_VOL_UP       13
                             4904 ; 23   |
                             4905 ; 24   |
                             4906 ; 25   |
                             4907 ; 26   |
                             4908 ; 27   |#define PH_VOL_DOWN     14
                             4909 ; 28   |#define PH_VOL_UP       15
                             4910 ; 29   |#define PR_MODE         24
                             4911 ; 30   |#define PR_STOP                 25
                             4912 ; 31   |#define PH_STOP         26
                             4913 ; 32   |#define PR_RECORD      27
                             4914 ; 33   |#define PH_RECORD       28
                             4915 ; 34   |#define PR_AB           33
                             4916 ; 35   |#define PR_ERASE        34
                             4917 ; 36   |#define PH_ERASE        35
                             4918 ; 37   |#define PR_EQ           36
                             4919 ; 38   |#define PH_EQ       37
                             4920 ; 39   |
                             4921 ; 40   |
                             4922 ; 41   |
                             4923 ; 42   |
                             4924 ; 43   |extern WORD g_wLastButton;
                             4925 ; 44   |
                             4926 ; 45   |#endif //_BUTTONS_H
                             4927 
                             4929 
                             4930 ; 12   |#include "settingsmenu.h"
                             4931 
                             4933 
                             4934 ; 1    |#ifndef _SETTINGS_MENU_H
                             4935 ; 2    |#define _SETTINGS_MENU_H
                             4936 ; 3    |
                             4937 ; 4    |// menus in settings menu
                             4938 ; 5    |// defines order of selection
                             4939 ; 6    |#define SETTINGSMENU_FIRST  0
                             4940 ; 7    |
                             4941 ; 8    |enum _MENUSETTING_ID
                             4942 ; 9    |{
                             4943 ; 10   |MENU_EQ = 0,
                             4944 ; 11   |MENU_PLAYMODE,
                             4945 ; 12   |MENU_CONTRAST,
                             4946 ; 13   |MENU_PWRSAVINGS,
                             4947 ; 14   |#ifdef BACKLIGHT
                             4948 ; 15   |MENU_BACKLIGHT,
                             4949 ; 16   |#endif
                             4950 ; 17   |MENU_RECORD_SETTINGS,
                             4951 ; 18   |MENU_SET_TIME,
                             4952 ; 19   |MENU_SET_DATE,
                             4953 ; 20   | #ifdef WOW
                             4954 ; 21   |MENU_WOW,
                             4955 ; 22   | #endif
                             4956 ; 23   |MENU_SETTINGS_EXIT
                             4957 ; 24   |#ifndef BACKLIGHT
                             4958 ; 25   |,MENU_BACKLIGHT
                             4959 ; 26   |#endif
                             4960 ; 27   |};
                             4961 ; 28   |
                             4962 ; 29   |#define SETTINGSMENU_LAST   MENU_SETTINGS_EXIT
                             4963 ; 30   |#define SETTINGSMENU_COUNT  (SETTINGSMENU_LAST+1)
                             4964 ; 31   |        
                             4965 ; 32   |#ifdef S6B33B0A_LCD
                             4966 ; 33   |#define SETTINGSMENU_PAGE1_COUNT        SETTINGSMENU_COUNT
                             4967 ; 34   |#endif
                             4968 ; 35   |
                             4969 ; 36   |#ifdef SED15XX_LCD
                             4970 ; 37   |#define SETTINGSMENU_PAGE1_COUNT        4
                             4971 ; 38   |#endif
                             4972 ; 39   |
                             4973 ; 40   |#endif
                             4974 
                             4976 
                             4977 ; 13   |#include "recordsettingsmenu.h"
                             4978 
                             4980 
                             4981 ; 1    |#ifndef _RECORDSETTINGS_MENU_H
                             4982 ; 2    |#define _RECORDSETTINGS_MENU_H
                             4983 ; 3    |
                             4984 ; 4    |// menus in settings menu
                             4985 ; 5    |// defines order of selection
                             4986 ; 6    |#define RECORDSETTINGSMENU_FIRST        0
                             4987 ; 7    |#define RECORDSETTINGSMENU_SOURCE       0
                             4988 ; 8    |#define RECORDSETTINGSMENU_ENCODER      1
                             4989 ; 9    |#define RECORDSETTINGSMENU_CHANNELS     2
                             4990 ; 10   |#define RECORDSETTINGSMENU_DESTINATION  3
                             4991 ; 11   |#define RECORDSETTINGSMENU_SAMPLERATE   4
                             4992 ; 12   |#define RECORDSETTINGSMENU_BITRATE      5
                             4993 ; 13   |#define RECORDSETTINGSMENU_MODE         6
                             4994 ; 14   |#define RECORDSETTINGSMENU_EXIT         7
                             4995 ; 15   |#define RECORDSETTINGSMENU_LAST         7
                             4996 ; 16   |#define RECORDSETTINGSMENU_COUNT  (RECORDSETTINGSMENU_LAST+1)
                             4997 ; 17   |
                             4998 ; 18   |#define SOURCE_FIRST        0
                             4999 ; 19   |#define SOURCE_MIC          0
                             5000 ; 20   |#define SOURCE_FM               1          
                             5001 ; 21   |#define SOURCE_LINEIN       2      //Used as line-in 1 for 144 pin package
                             5002 ; 22   |#ifdef FMTUNER_ON_LINE2_IN         
                             5003 ; 23   |        #define SOURCE_LAST     SOURCE_LINEIN               
                             5004 ; 24   |#else
                             5005 ; 25   |        #define SOURCE_LAST     SOURCE_LINEIN //SOURCE_FM               //if using the 100 pin package, skip Line-In
                             5006 ; 26   |#endif
                             5007 ; 27   |  
                             5008 ; 28   |#define SOURCE_COUNT        (SOURCE_LAST+1)
                             5009 ; 29   |
                             5010 ; 30   |#define ENCODER_FIRST       0
                             5011 ; 31   |#define ENCODER_IMADPCM     0
                             5012 ; 32   |#define ENCODER_MSADPCM     1
                             5013 ; 33   |#define ENCODER_PCM         2
                             5014 ; 34   |#ifdef TEST
                             5015 ; 35   |    #ifdef MP3_ENCODE
                             5016 ; 36   |        #define ENCODER_MP3         3
                             5017 ; 37   |        #define ENCODER_ALL                     4
                             5018 ; 38   |        #define ENCODER_LAST        4
                             5019 ; 39   |    #else
                             5020 ; 40   |        #define ENCODER_MP3         (WORD)-1
                             5021 ; 41   |        #define ENCODER_LAST        3
                             5022 ; 42   |        #define ENCODER_ALL                     3
                             5023 ; 43   |    #endif
                             5024 ; 44   |#else
                             5025 ; 45   |        #ifdef MP3_ENCODE
                             5026 ; 46   |                #define ENCODER_MP3         3
                             5027 ; 47   |                #define ENCODER_LAST        3
                             5028 ; 48   |        #else
                             5029 ; 49   |                #define ENCODER_MP3         (WORD)-1
                             5030 ; 50   |                #define ENCODER_LAST        2
                             5031 ; 51   |        #endif
                             5032 ; 52   |#endif
                             5033 ; 53   |#define IMADPCM             0x11
                             5034 ; 54   |#define MSADPCM             2
                             5035 ; 55   |#define WPCM                1
                             5036 ; 56   |#define ENCODER_COUNT       (ENCODER_LAST+1)
                             5037 ; 57   |
                             5038 ; 58   |#define MODE_FIRST       0  // this number represents the # channels too
                             5039 ; 59   |#define MODE_ALBUM       0
                             5040 ; 60   |#define MODE_SONG        1
                             5041 ; 61   |#define MODE_LAST        1
                             5042 ; 62   |#define MODE_COUNT      (MODE_LAST+1)
                             5043 ; 63   |
                             5044 ; 64   |
                             5045 ; 65   |#define CHANNELS_FIRST      1  // this number represents the # channels too
                             5046 ; 66   |#define CHANNELS_MONO       1
                             5047 ; 67   |#define CHANNELS_STEREO     2
                             5048 ; 68   |#define CHANNELS_LAST       2
                             5049 ; 69   |#define CHANNELS_COUNT      (CHANNELS_LAST)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5050 ; 70   |
                             5051 ; 71   |#define DESTINATION_FIRST       0
                             5052 ; 72   |#define DESTINATION_INTERNAL    0
                             5053 ; 73   |#define DESTINATION_EXTERNAL    1    
                             5054 ; 74   |#ifdef TEST
                             5055 ; 75   |        #define DESTINATION_ALL         2 
                             5056 ; 76   |        #define DESTINATION_LAST        2
                             5057 ; 77   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                             5058 ; 78   |#else
                             5059 ; 79   |        #define DESTINATION_LAST        1
                             5060 ; 80   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                             5061 ; 81   |#endif
                             5062 ; 82   |
                             5063 ; 83   |#define SAMPLE_RATE_FIRST     0
                             5064 ; 84   |#define SAMPLE_RATE_8000HZ    0
                             5065 ; 85   |#define SAMPLE_RATE_11025HZ   1
                             5066 ; 86   |#define SAMPLE_RATE_16000HZ   2
                             5067 ; 87   |#define SAMPLE_RATE_22050HZ   3
                             5068 ; 88   |#define SAMPLE_RATE_32000HZ   4
                             5069 ; 89   |#define SAMPLE_RATE_44100HZ   5
                             5070 ; 90   |#define SAMPLE_RATE_48000HZ   6
                             5071 ; 91   |#define SAMPLE_RATE_LAST      6
                             5072 ; 92   |#define SAMPLE_RATE_COUNT     (SAMPLE_RATE_ADPCM_LAST+1)
                             5073 ; 93   |
                             5074 ; 94   |#define BITRATE_FIRST     1
                             5075 ; 95   |#define BITRATE_32000HZ   1
                             5076 ; 96   |#define BITRATE_40000HZ   2
                             5077 ; 97   |#define BITRATE_48000HZ   3
                             5078 ; 98   |#define BITRATE_56000HZ   4
                             5079 ; 99   |#define BITRATE_64000HZ   5
                             5080 ; 100  |#define BITRATE_80000HZ   6
                             5081 ; 101  |#define BITRATE_96000HZ   7
                             5082 ; 102  |#define BITRATE_112000HZ   8
                             5083 ; 103  |#define BITRATE_128000HZ   9
                             5084 ; 104  |#define BITRATE_160000HZ   10
                             5085 ; 105  |#define BITRATE_192000HZ   11
                             5086 ; 106  |#define BITRATE_224000HZ   12
                             5087 ; 107  |#define BITRATE_256000HZ   13
                             5088 ; 108  |#define BITRATE_320000HZ   14
                             5089 ; 109  |#define BITRATE_LAST      14
                             5090 ; 110  |
                             5091 ; 111  |#define  BITS_FIRST     0
                             5092 ; 112  |#define  BITS_4         0    
                             5093 ; 113  |#define  BITS_8         1
                             5094 ; 114  |#define  BITS_16        2
                             5095 ; 115  |#define  BITS_24        3
                             5096 ; 116  |#define  BITS_LAST      3
                             5097 ; 117  |#define  BITS_COUNT     (BITS_LAST +1)
                             5098 ; 118  |
                             5099 ; 119  |
                             5100 ; 120  |extern int g_ADCsource;
                             5101 ; 121  |
                             5102 ; 122  |//if you change the size of this structure, you MUST change 
                             5103 ; 123  |//the saverange macro in recordsettingsmenu.c (very bottom).
                             5104 ; 124  |struct RecorderSettings
                             5105 ; 125  |{
                             5106 ; 126  |    WORD m_Encoder;
                             5107 ; 127  |    WORD m_EncoderNo;
                             5108 ; 128  |    WORD m_iChannels;
                             5109 ; 129  |    WORD m_iDestinationDevice;
                             5110 ; 130  |    WORD m_iSampleRateInHz;
                             5111 ; 131  |    WORD m_iBitRateInKbps;
                             5112 ; 132  |        WORD m_iMode;
                             5113 ; 133  |    WORD m_ibits;
                             5114 ; 134  |};
                             5115 ; 135  |
                             5116 ; 136  |extern struct RecorderSettings g_RecorderSettings[];
                             5117 ; 137  |
                             5118 ; 138  |#endif
                             5119 
                             5121 
                             5122 ; 14   |#include "display.h"
                             5123 
                             5125 
                             5126 ; 1    |#ifndef _DISPLAY_H
                             5127 ; 2    |#define _DISPLAY_H
                             5128 ; 3    |
                             5129 ; 4    |//Display bits
                             5130 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5131 ; 6    |
                             5132 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5133 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5134 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5135 ; 10   |
                             5136 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                             5137 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5138 ; 13   |//things that are specific for that menu.
                             5139 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5140 ; 15   |
                             5141 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5142 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5143 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5144 ; 19   |
                             5145 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5146 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5147 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5148 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5149 ; 24   |
                             5150 ; 25   |//Playback info
                             5151 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5152 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5153 ; 28   |
                             5154 ; 29   |//Track Info
                             5155 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5156 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5157 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5158 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5159 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5160 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5161 ; 36   |
                             5162 ; 37   |//Device status info
                             5163 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5164 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5165 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5166 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5167 ; 42   |
                             5168 ; 43   |#ifdef PLAYER_STRESS
                             5169 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
                             5170 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5171 ; 46   |#endif
                             5172 ; 47   |
                             5173 ; 48   |
                             5174 ; 49   |union DisplayHints
                             5175 ; 50   |{
                             5176 ; 51   |    struct {
                             5177 ; 52   |        int ClearDisplay        :1;//0
                             5178 ; 53   |        int EncoderTrackTime    :1;//1
                             5179 ; 54   |        int EncoderTrackName    :1;//2
                             5180 ; 55   |        int RecordMode          :1;//3
                             5181 ; 56   |        int Misc                :1;//4
                             5182 ; 57   |        int FMTunerFrequency    :1;//5
                             5183 ; 58   |        int FMTunerPreset       :1;//6
                             5184 ; 59   |        int FMTunerStrength     :1;//7
                             5185 ; 60   |        int TotalTrackTime      :1;//8
                             5186 ; 61   |        int PlayState           :1;//9
                             5187 ; 62   |        int ABIcon              :1;//10
                             5188 ; 63   |        int PlayMode            :1;//11
                             5189 ; 64   |        int PlaySet             :1;//12
                             5190 ; 65   |        int EQ                  :1;//13
                             5191 ; 66   |        int Volume              :1;//14
                             5192 ; 67   |        int SongArtistAlbum     :1;//15
                             5193 ; 68   |        int SongTitle           :1;//16
                             5194 ; 69   |        int CurrentTrack        :1;//17
                             5195 ; 70   |        int TrackTime           :1;//18
                             5196 ; 71   |        int Bitrate             :1;//19
                             5197 ; 72   |        int LockIcon            :1;//20
                             5198 ; 73   |        int Disk                :1;//21
                             5199 ; 74   |        int Battery             :1;//22
                             5200 ; 75   |#ifdef PLAYER_STRESS
                             5201 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                             5202 ; 77   |#else
                             5203 ; 78   |        int AlbumArt            :1;//23
                             5204 ; 79   |#endif
                             5205 ; 80   |    } bits;
                             5206 ; 81   |    WORD I;
                             5207 ; 82   |};
                             5208 ; 83   |
                             5209 ; 84   |// setup default display for all menus
                             5210 ; 85   |// can be adjusted in each menus as required.
                             5211 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5212 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5213 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5214 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5215 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5216 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5217 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5218 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5219 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5220 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5221 ; 96   |                                )
                             5222 ; 97   |
                             5223 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5224 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5225 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5226 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5227 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5228 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5229 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5230 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5231 ; 106  |                                )
                             5232 ; 107  |
                             5233 ; 108  |//-----------------------------------------------
                             5234 ; 109  |#ifdef JPEG_ALBUM_ART
                             5235 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5236 ; 111  |#else
                             5237 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5238 ; 113  |#endif
                             5239 ; 114  |
                             5240 ; 115  |#ifdef PLAYER_STRESS
                             5241 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5242 ; 117  |#else
                             5243 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5244 ; 119  |#endif
                             5245 ; 120  |
                             5246 ; 121  |
                             5247 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5248 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5249 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5250 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5251 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5252 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5253 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5254 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5255 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5256 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5257 ; 132  |                                )
                             5258 ; 133  |
                             5259 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5260 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5261 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5262 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5263 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5264 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5265 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5266 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5267 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5268 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5269 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5270 ; 145  |                                )
                             5271 ; 146  |//-----------------------------------------------
                             5272 ; 147  |
                             5273 ; 148  |
                             5274 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                             5275 ; 150  |
                             5276 ; 151  |
                             5277 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5278 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5279 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5280 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5281 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5282 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5283 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5284 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5285 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5286 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5287 ; 162  |                                )
                             5288 ; 163  |
                             5289 ; 164  |
                             5290 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5291 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5292 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5293 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5294 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5295 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5296 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             5297 ; 172  |                                )
                             5298 ; 173  |
                             5299 ; 174  |#ifdef USE_PLAYLIST3
                             5300 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             5301 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5302 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5303 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5304 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5305 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5306 ; 181  |                                )
                             5307 ; 182  |#else
                             5308 ; 183  |#ifdef USE_PLAYLIST5
                             5309 ; 184  |#if 0
                             5310 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5311 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             5312 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5313 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5314 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5315 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5316 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5317 ; 192  |                                )
                             5318 ; 193  |#else
                             5319 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             5320 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             5321 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5322 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5323 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5324 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             5325 ; 200  |                                )
                             5326 ; 201  |#endif
                             5327 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             5328 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             5329 ; 204  |
                             5330 ; 205  |
                             5331 ; 206  |
                             5332 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5333 ; 208  |
                             5334 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             5335 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             5336 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             5337 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             5338 ; 213  |                                        )     // (SDK2.520)
                             5339 ; 214  |
                             5340 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                             5341 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5342 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5343 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5344 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5345 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             5346 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                             5347 ; 222  |
                             5348 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5349 ; 224  |
                             5350 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             5351 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             5352 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5353 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5354 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5355 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             5356 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             5357 ; 232  |                                                                        )
                             5358 ; 233  |
                             5359 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             5360 ; 235  |// used during track update to force total time update
                             5361 ; 236  |#define AUTOUPDATE              FALSE
                             5362 ; 237  |#define FORCEUPDATE             TRUE
                             5363 ; 238  |
                             5364 ; 239  |
                             5365 ; 240  |// based on font used for title/artist display
                             5366 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             5367 ; 242  |
                             5368 ; 243  |
                             5369 ; 244  |// LCD dimensions
                             5370 ; 245  |#ifdef LDS514_LCD
                             5371 ; 246  |#define   LCD_SIZE_X       96
                             5372 ; 247  |#define   LCD_SIZE_Y       64
                             5373 ; 248  |#endif
                             5374 ; 249  |
                             5375 ; 250  |#ifdef ILI814_LCD
                             5376 ; 251  |#define   LCD_SIZE_X       96
                             5377 ; 252  |#define   LCD_SIZE_Y       64
                             5378 ; 253  |#endif
                             5379 ; 254  |
                             5380 ; 255  |#ifdef ML9341_LCD
                             5381 ; 256  |#define   LCD_SIZE_X       96
                             5382 ; 257  |#define   LCD_SIZE_Y       96
                             5383 ; 258  |#endif
                             5384 ; 259  |
                             5385 ; 260  |#ifdef SSD1332_LCD
                             5386 ; 261  |#define   LCD_SIZE_X       96
                             5387 ; 262  |#define   LCD_SIZE_Y       64
                             5388 ; 263  |#endif
                             5389 ; 264  |
                             5390 ; 265  |#ifdef S6B33B0A_LCD
                             5391 ; 266  |#define   LCD_SIZE_X       128
                             5392 ; 267  |#define   LCD_SIZE_Y       159
                             5393 ; 268  |#endif
                             5394 ; 269  |
                             5395 ; 270  |#ifdef SED15XX_LCD
                             5396 ; 271  |#define LCD_SIZE_X                      128
                             5397 ; 272  |#define LCD_SIZE_Y                      64
                             5398 ; 273  |#endif
                             5399 ; 274  |
                             5400 ; 275  |#define LCD_SIZE_ROW                     8
                             5401 ; 276  |
                             5402 ; 277  |#define TOP_OF_SCREEN           0
                             5403 ; 278  |#define LEFT_OF_SCREEN          0
                             5404 ; 279  |
                             5405 ; 280  |#ifdef LDS514_LCD
                             5406 ; 281  |#define   SCREEN_WIDTH       96
                             5407 ; 282  |#define   SCREEN_HEIGHT       64
                             5408 ; 283  |#endif
                             5409 ; 284  |
                             5410 ; 285  |#ifdef ILI814_LCD
                             5411 ; 286  |#define   SCREEN_WIDTH       96
                             5412 ; 287  |#define   SCREEN_HEIGHT       64
                             5413 ; 288  |#endif
                             5414 ; 289  |
                             5415 ; 290  |#ifdef ML9341_LCD
                             5416 ; 291  |#define   SCREEN_WIDTH       96
                             5417 ; 292  |#define   SCREEN_HEIGHT       96
                             5418 ; 293  |#endif
                             5419 ; 294  |
                             5420 ; 295  |#ifdef SSD1332_LCD
                             5421 ; 296  |#define   SCREEN_WIDTH       96
                             5422 ; 297  |#define   SCREEN_HEIGHT       64
                             5423 ; 298  |#endif
                             5424 ; 299  |
                             5425 ; 300  |#ifdef S6B33B0A_LCD
                             5426 ; 301  |#define   SCREEN_WIDTH       128
                             5427 ; 302  |#define   SCREEN_HEIGHT       159
                             5428 ; 303  |#endif
                             5429 ; 304  |
                             5430 ; 305  |#ifdef SED15XX_LCD
                             5431 ; 306  |#define SCREEN_WIDTH            128
                             5432 ; 307  |#define SCREEN_HEIGHT           64
                             5433 ; 308  |#endif
                             5434 ; 309  |
                             5435 ; 310  |#define CHAR_SIZE_X             6
                             5436 ; 311  |#define CHAR_SIZE_Y             8
                             5437 ; 312  |
                             5438 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             5439 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             5440 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             5441 ; 316  |
                             5442 ; 317  |// Top row in order from left to right
                             5443 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             5444 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             5445 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             5446 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             5447 ; 322  |
                             5448 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             5449 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             5450 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             5451 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             5452 ; 327  |
                             5453 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             5454 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             5455 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             5456 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             5457 ; 332  |
                             5458 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             5459 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             5460 ; 335  |#define AB_ICON_X_SIZE          12
                             5461 ; 336  |#define AB_ICON_Y_SIZE          8
                             5462 ; 337  |
                             5463 ; 338  |#ifdef  AUDIBLE
                             5464 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             5465 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             5466 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             5467 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             5468 ; 343  |#endif
                             5469 ; 344  |
                             5470 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             5471 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             5472 ; 347  |#define EQ_ICON_X_SIZE          22
                             5473 ; 348  |#define EQ_ICON_Y_SIZE          8
                             5474 ; 349  |
                             5475 ; 350  |#ifdef WOW
                             5476 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             5477 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             5478 ; 353  |#endif
                             5479 ; 354  |
                             5480 ; 355  |
                             5481 ; 356  |// Media icon
                             5482 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             5483 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             5484 ; 359  |#define DISK_X_SIZE             8
                             5485 ; 360  |#define DISK_Y_SIZE             8
                             5486 ; 361  |
                             5487 ; 362  |// Hold icon
                             5488 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             5489 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             5490 ; 365  |#define LOCK_ICON_X_SIZE        8
                             5491 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             5492 ; 367  |
                             5493 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             5494 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             5495 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             5496 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             5497 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             5498 ; 373  |
                             5499 ; 374  |// Second row from left to right
                             5500 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             5501 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             5502 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             5503 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             5504 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             5505 ; 380  |#define VOLUME_NUM_ICONS        27
                             5506 ; 381  |
                             5507 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             5508 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             5509 ; 384  |
                             5510 ; 385  |//Lyrics Position
                             5511 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             5512 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             5513 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             5514 ; 389  |
                             5515 ; 390  |// Music menu
                             5516 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5517 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5518 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             5519 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             5520 ; 395  |
                             5521 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             5522 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             5523 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             5524 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             5525 ; 400  |
                             5526 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             5527 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             5528 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             5529 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             5530 ; 405  |
                             5531 ; 406  |#ifdef USE_PLAYLIST5
                             5532 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             5533 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5534 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             5535 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             5536 ; 411  |
                             5537 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5538 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5539 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             5540 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             5541 ; 416  |
                             5542 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             5543 ; 418  |#else
                             5544 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             5545 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             5546 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             5547 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             5548 ; 423  |
                             5549 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             5550 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             5551 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             5552 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             5553 ; 428  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5554 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             5555 ; 430  |#endif
                             5556 ; 431  |
                             5557 ; 432  |
                             5558 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             5559 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5560 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             5561 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             5562 ; 437  |
                             5563 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             5564 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             5565 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             5566 ; 441  |
                             5567 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             5568 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             5569 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             5570 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             5571 ; 446  |
                             5572 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             5573 ; 448  |#define VBR_FLAG_Y_POS      8
                             5574 ; 449  |#define VBR_FLAG_X_SIZE     20
                             5575 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             5576 ; 451  |#ifdef JPEG_ALBUM_ART
                             5577 ; 452  |// Album art display parameters:
                             5578 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             5579 ; 454  |#define ALBUM_ART_Y_POS         80
                             5580 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             5581 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             5582 ; 457  |#endif
                             5583 ; 458  |
                             5584 ; 459  |// Recording Display
                             5585 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             5586 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             5587 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             5588 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             5589 ; 464  |
                             5590 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             5591 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             5592 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             5593 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             5594 ; 469  |
                             5595 ; 470  |// Playback Display with hours added.
                             5596 ; 471  |#ifdef LDS514_LCD
                             5597 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5598 ; 473  |#endif
                             5599 ; 474  |
                             5600 ; 475  |#ifdef ILI814_LCD
                             5601 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5602 ; 477  |#endif
                             5603 ; 478  |
                             5604 ; 479  |#ifdef ML9341_LCD
                             5605 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5606 ; 481  |#endif
                             5607 ; 482  |
                             5608 ; 483  |#ifdef SSD1332_LCD
                             5609 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5610 ; 485  |#endif
                             5611 ; 486  |
                             5612 ; 487  |#ifdef S6B33B0A_LCD
                             5613 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5614 ; 489  |#endif
                             5615 ; 490  |
                             5616 ; 491  |#ifdef SED15XX_LCD
                             5617 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             5618 ; 493  |#endif
                             5619 ; 494  |
                             5620 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             5621 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             5622 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             5623 ; 498  |
                             5624 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             5625 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             5626 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             5627 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             5628 ; 503  |
                             5629 ; 504  |//Clear entire Track Time when song changes.
                             5630 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             5631 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             5632 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             5633 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             5634 ; 509  |
                             5635 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             5636 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             5637 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             5638 ; 513  |
                             5639 ; 514  | //DVRWARN
                             5640 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             5641 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             5642 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             5643 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             5644 ; 519  |
                             5645 ; 520  |//Shutdown
                             5646 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             5647 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             5648 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             5649 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             5650 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             5651 ; 526  |
                             5652 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             5653 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             5654 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             5655 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             5656 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             5657 ; 532  |
                             5658 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             5659 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             5660 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             5661 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             5662 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             5663 ; 538  |
                             5664 ; 539  |
                             5665 ; 540  |//Contrast Display
                             5666 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5667 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             5668 ; 543  |
                             5669 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             5670 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             5671 ; 546  |#define CONTRAST_X_SIZE             96
                             5672 ; 547  |#define CONTRAST_Y_SIZE             8
                             5673 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             5674 ; 549  |
                             5675 ; 550  |//Backlight Display
                             5676 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5677 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             5678 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             5679 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5680 ; 555  |
                             5681 ; 556  |//settings title display
                             5682 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5683 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5684 ; 559  |//jpeg display title display
                             5685 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             5686 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             5687 ; 562  |//erase files title display
                             5688 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5689 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             5690 ; 565  |
                             5691 ; 566  |// Splashscreen
                             5692 ; 567  |#ifdef LDS514_LCD
                             5693 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5694 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5695 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             5696 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             5697 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5698 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5699 ; 574  |#endif
                             5700 ; 575  |
                             5701 ; 576  |#ifdef ILI814_LCD
                             5702 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5703 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5704 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             5705 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             5706 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5707 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5708 ; 583  |#endif
                             5709 ; 584  |
                             5710 ; 585  |#ifdef ML9341_LCD
                             5711 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5712 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5713 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             5714 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             5715 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5716 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5717 ; 592  |#endif
                             5718 ; 593  |
                             5719 ; 594  |#ifdef SSD1332_LCD
                             5720 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5721 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             5722 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             5723 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             5724 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5725 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5726 ; 601  |#endif
                             5727 ; 602  |
                             5728 ; 603  |#ifdef S6B33B0A_LCD
                             5729 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5730 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             5731 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             5732 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             5733 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5734 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5735 ; 610  |#endif
                             5736 ; 611  |
                             5737 ; 612  |#ifdef SED15XX_LCD
                             5738 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             5739 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             5740 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             5741 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             5742 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             5743 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             5744 ; 619  |#endif
                             5745 ; 620  |
                             5746 ; 621  |// FM tuner
                             5747 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             5748 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             5749 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             5750 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             5751 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             5752 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             5753 ; 628  |
                             5754 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             5755 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             5756 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             5757 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             5758 ; 633  |
                             5759 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             5760 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             5761 ; 636  |
                             5762 ; 637  |// About menu
                             5763 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             5764 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             5765 ; 640  |// starting row -- use offsets for the rest
                             5766 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             5767 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             5768 ; 643  |
                             5769 ; 644  |#ifdef PLAYER_STRESS
                             5770 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             5771 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             5772 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             5773 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             5774 ; 649  |#endif
                             5775 ; 650  |
                             5776 ; 651  |
                             5777 ; 652  |// Delete Menu
                             5778 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             5779 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             5780 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             5781 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             5782 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             5783 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             5784 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             5785 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5786 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             5787 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             5788 ; 663  |
                             5789 ; 664  |_reentrant void DisplayClear (void);
                             5790 ; 665  |_reentrant void DisplayLowBattery (void);
                             5791 ; 666  |
                             5792 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             5793 ; 668  |
                             5794 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             5795 ; 670  |#ifdef WOW
                             5796 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             5797 ; 672  |#endif
                             5798 ; 673  |extern _X BOOL g_bSongStringScroll;
                             5799 ; 674  |extern _X INT  g_iSongStringOffset;
                             5800 ; 675  |extern _X INT  g_iSongStringLength;
                             5801 ; 676  |
                             5802 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             5803 ; 678  |extern _X INT  g_iArtistStringOffset;
                             5804 ; 679  |extern _X INT  g_iArtistStringLength;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5805 ; 680  |
                             5806 ; 681  |
                             5807 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             5808 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             5809 ; 684  |extern _X INT  g_iAlbumStringLength;
                             5810 ; 685  |extern int g_iVolume_Control_Mode;
                             5811 ; 686  |extern int g_iAB_Control_Mode;
                             5812 ; 687  |
                             5813 ; 688  |
                             5814 ; 689  |#endif //_DISPLAY_H
                             5815 
                             5817 
                             5818 ; 15   |#include "displaylists.h"
                             5819 
                             5821 
                             5822 ; 1    |#ifndef _DISPLAY_LISTS_H
                             5823 ; 2    |#define _DISPLAY_LISTS_H
                             5824 ; 3    |
                             5825 ; 4    |#include "display.h"
                             5826 
                             5828 
                             5829 ; 1    |#ifndef _DISPLAY_H
                             5830 ; 2    |#define _DISPLAY_H
                             5831 ; 3    |
                             5832 ; 4    |//Display bits
                             5833 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5834 ; 6    |
                             5835 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                             5836 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5837 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5838 ; 10   |
                             5839 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not map
                             5840 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5841 ; 13   |//things that are specific for that menu.
                             5842 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5843 ; 15   |
                             5844 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5845 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5846 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5847 ; 19   |
                             5848 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5849 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5850 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5851 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5852 ; 24   |
                             5853 ; 25   |//Playback info
                             5854 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5855 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5856 ; 28   |
                             5857 ; 29   |//Track Info
                             5858 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5859 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5860 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5861 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5862 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5863 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5864 ; 36   |
                             5865 ; 37   |//Device status info
                             5866 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5867 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5868 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5869 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5870 ; 42   |
                             5871 ; 43   |#ifdef PLAYER_STRESS
                             5872 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for this player stress test bit below.
                             5873 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5874 ; 46   |#endif
                             5875 ; 47   |
                             5876 ; 48   |
                             5877 ; 49   |union DisplayHints
                             5878 ; 50   |{
                             5879 ; 51   |    struct {
                             5880 ; 52   |        int ClearDisplay        :1;//0
                             5881 ; 53   |        int EncoderTrackTime    :1;//1
                             5882 ; 54   |        int EncoderTrackName    :1;//2
                             5883 ; 55   |        int RecordMode          :1;//3
                             5884 ; 56   |        int Misc                :1;//4
                             5885 ; 57   |        int FMTunerFrequency    :1;//5
                             5886 ; 58   |        int FMTunerPreset       :1;//6
                             5887 ; 59   |        int FMTunerStrength     :1;//7
                             5888 ; 60   |        int TotalTrackTime      :1;//8
                             5889 ; 61   |        int PlayState           :1;//9
                             5890 ; 62   |        int ABIcon              :1;//10
                             5891 ; 63   |        int PlayMode            :1;//11
                             5892 ; 64   |        int PlaySet             :1;//12
                             5893 ; 65   |        int EQ                  :1;//13
                             5894 ; 66   |        int Volume              :1;//14
                             5895 ; 67   |        int SongArtistAlbum     :1;//15
                             5896 ; 68   |        int SongTitle           :1;//16
                             5897 ; 69   |        int CurrentTrack        :1;//17
                             5898 ; 70   |        int TrackTime           :1;//18
                             5899 ; 71   |        int Bitrate             :1;//19
                             5900 ; 72   |        int LockIcon            :1;//20
                             5901 ; 73   |        int Disk                :1;//21
                             5902 ; 74   |        int Battery             :1;//22
                             5903 ; 75   |#ifdef PLAYER_STRESS
                             5904 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already taken by album art. 23 is last bit in word.
                             5905 ; 77   |#else
                             5906 ; 78   |        int AlbumArt            :1;//23
                             5907 ; 79   |#endif
                             5908 ; 80   |    } bits;
                             5909 ; 81   |    WORD I;
                             5910 ; 82   |};
                             5911 ; 83   |
                             5912 ; 84   |// setup default display for all menus
                             5913 ; 85   |// can be adjusted in each menus as required.
                             5914 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5915 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5916 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5917 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5918 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5919 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5920 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5921 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5922 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5923 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5924 ; 96   |                                )
                             5925 ; 97   |
                             5926 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5927 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5928 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5929 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5930 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5931 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5932 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5933 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5934 ; 106  |                                )
                             5935 ; 107  |
                             5936 ; 108  |//-----------------------------------------------
                             5937 ; 109  |#ifdef JPEG_ALBUM_ART
                             5938 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5939 ; 111  |#else
                             5940 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5941 ; 113  |#endif
                             5942 ; 114  |
                             5943 ; 115  |#ifdef PLAYER_STRESS
                             5944 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5945 ; 117  |#else
                             5946 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5947 ; 119  |#endif
                             5948 ; 120  |
                             5949 ; 121  |
                             5950 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5951 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5952 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5953 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5954 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5955 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5956 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5957 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5958 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5959 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5960 ; 132  |                                )
                             5961 ; 133  |
                             5962 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5963 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5964 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5965 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5966 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5967 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5968 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5969 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5970 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5971 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5972 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5973 ; 145  |                                )
                             5974 ; 146  |//-----------------------------------------------
                             5975 ; 147  |
                             5976 ; 148  |
                             5977 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BITPOS))
                             5978 ; 150  |
                             5979 ; 151  |
                             5980 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5981 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5982 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5983 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5984 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5985 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5986 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5987 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5988 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5989 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5990 ; 162  |                                )
                             5991 ; 163  |
                             5992 ; 164  |
                             5993 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5994 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5995 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             5996 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             5997 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5998 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5999 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             6000 ; 172  |                                )
                             6001 ; 173  |
                             6002 ; 174  |#ifdef USE_PLAYLIST3
                             6003 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             6004 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             6005 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             6006 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             6007 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             6008 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6009 ; 181  |                                )
                             6010 ; 182  |#else
                             6011 ; 183  |#ifdef USE_PLAYLIST5
                             6012 ; 184  |#if 0
                             6013 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6014 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             6015 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6016 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6017 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6018 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6019 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6020 ; 192  |                                )
                             6021 ; 193  |#else
                             6022 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6023 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             6024 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6025 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6026 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6027 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6028 ; 200  |                                )
                             6029 ; 201  |#endif
                             6030 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             6031 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             6032 ; 204  |
                             6033 ; 205  |
                             6034 ; 206  |
                             6035 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6036 ; 208  |
                             6037 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             6038 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             6039 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             6040 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             6041 ; 213  |                                        )     // (SDK2.520)
                             6042 ; 214  |
                             6043 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(1<<DISPLAY_MISC_BITPOS))
                             6044 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6045 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6046 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6047 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6048 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             6049 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITPOS))
                             6050 ; 222  |
                             6051 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6052 ; 224  |
                             6053 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             6054 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             6055 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6056 ; 228  |                                                                        (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             6057 ; 229  |                                                                        (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6058 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6059 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             6060 ; 232  |                                                                        )
                             6061 ; 233  |
                             6062 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6063 ; 235  |// used during track update to force total time update
                             6064 ; 236  |#define AUTOUPDATE              FALSE
                             6065 ; 237  |#define FORCEUPDATE             TRUE
                             6066 ; 238  |
                             6067 ; 239  |
                             6068 ; 240  |// based on font used for title/artist display
                             6069 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             6070 ; 242  |
                             6071 ; 243  |
                             6072 ; 244  |// LCD dimensions
                             6073 ; 245  |#ifdef LDS514_LCD
                             6074 ; 246  |#define   LCD_SIZE_X       96
                             6075 ; 247  |#define   LCD_SIZE_Y       64
                             6076 ; 248  |#endif
                             6077 ; 249  |
                             6078 ; 250  |#ifdef ILI814_LCD
                             6079 ; 251  |#define   LCD_SIZE_X       96
                             6080 ; 252  |#define   LCD_SIZE_Y       64
                             6081 ; 253  |#endif
                             6082 ; 254  |
                             6083 ; 255  |#ifdef ML9341_LCD
                             6084 ; 256  |#define   LCD_SIZE_X       96
                             6085 ; 257  |#define   LCD_SIZE_Y       96
                             6086 ; 258  |#endif
                             6087 ; 259  |
                             6088 ; 260  |#ifdef SSD1332_LCD
                             6089 ; 261  |#define   LCD_SIZE_X       96
                             6090 ; 262  |#define   LCD_SIZE_Y       64
                             6091 ; 263  |#endif
                             6092 ; 264  |
                             6093 ; 265  |#ifdef S6B33B0A_LCD
                             6094 ; 266  |#define   LCD_SIZE_X       128
                             6095 ; 267  |#define   LCD_SIZE_Y       159
                             6096 ; 268  |#endif
                             6097 ; 269  |
                             6098 ; 270  |#ifdef SED15XX_LCD
                             6099 ; 271  |#define LCD_SIZE_X                      128
                             6100 ; 272  |#define LCD_SIZE_Y                      64
                             6101 ; 273  |#endif
                             6102 ; 274  |
                             6103 ; 275  |#define LCD_SIZE_ROW                     8
                             6104 ; 276  |
                             6105 ; 277  |#define TOP_OF_SCREEN           0
                             6106 ; 278  |#define LEFT_OF_SCREEN          0
                             6107 ; 279  |
                             6108 ; 280  |#ifdef LDS514_LCD
                             6109 ; 281  |#define   SCREEN_WIDTH       96
                             6110 ; 282  |#define   SCREEN_HEIGHT       64
                             6111 ; 283  |#endif
                             6112 ; 284  |
                             6113 ; 285  |#ifdef ILI814_LCD
                             6114 ; 286  |#define   SCREEN_WIDTH       96
                             6115 ; 287  |#define   SCREEN_HEIGHT       64
                             6116 ; 288  |#endif
                             6117 ; 289  |
                             6118 ; 290  |#ifdef ML9341_LCD
                             6119 ; 291  |#define   SCREEN_WIDTH       96
                             6120 ; 292  |#define   SCREEN_HEIGHT       96
                             6121 ; 293  |#endif
                             6122 ; 294  |
                             6123 ; 295  |#ifdef SSD1332_LCD
                             6124 ; 296  |#define   SCREEN_WIDTH       96
                             6125 ; 297  |#define   SCREEN_HEIGHT       64
                             6126 ; 298  |#endif
                             6127 ; 299  |
                             6128 ; 300  |#ifdef S6B33B0A_LCD
                             6129 ; 301  |#define   SCREEN_WIDTH       128
                             6130 ; 302  |#define   SCREEN_HEIGHT       159
                             6131 ; 303  |#endif
                             6132 ; 304  |
                             6133 ; 305  |#ifdef SED15XX_LCD
                             6134 ; 306  |#define SCREEN_WIDTH            128
                             6135 ; 307  |#define SCREEN_HEIGHT           64
                             6136 ; 308  |#endif
                             6137 ; 309  |
                             6138 ; 310  |#define CHAR_SIZE_X             6
                             6139 ; 311  |#define CHAR_SIZE_Y             8
                             6140 ; 312  |
                             6141 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             6142 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             6143 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             6144 ; 316  |
                             6145 ; 317  |// Top row in order from left to right
                             6146 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             6147 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             6148 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             6149 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             6150 ; 322  |
                             6151 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             6152 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             6153 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             6154 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             6155 ; 327  |
                             6156 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             6157 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             6158 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             6159 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             6160 ; 332  |
                             6161 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             6162 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             6163 ; 335  |#define AB_ICON_X_SIZE          12
                             6164 ; 336  |#define AB_ICON_Y_SIZE          8
                             6165 ; 337  |
                             6166 ; 338  |#ifdef  AUDIBLE
                             6167 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             6168 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             6169 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             6170 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             6171 ; 343  |#endif
                             6172 ; 344  |
                             6173 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             6174 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             6175 ; 347  |#define EQ_ICON_X_SIZE          22
                             6176 ; 348  |#define EQ_ICON_Y_SIZE          8
                             6177 ; 349  |
                             6178 ; 350  |#ifdef WOW
                             6179 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             6180 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             6181 ; 353  |#endif
                             6182 ; 354  |
                             6183 ; 355  |
                             6184 ; 356  |// Media icon
                             6185 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             6186 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             6187 ; 359  |#define DISK_X_SIZE             8
                             6188 ; 360  |#define DISK_Y_SIZE             8
                             6189 ; 361  |
                             6190 ; 362  |// Hold icon
                             6191 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             6192 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             6193 ; 365  |#define LOCK_ICON_X_SIZE        8
                             6194 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             6195 ; 367  |
                             6196 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             6197 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             6198 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             6199 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                             6200 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             6201 ; 373  |
                             6202 ; 374  |// Second row from left to right
                             6203 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             6204 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             6205 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             6206 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             6207 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             6208 ; 380  |#define VOLUME_NUM_ICONS        27
                             6209 ; 381  |
                             6210 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             6211 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             6212 ; 384  |
                             6213 ; 385  |//Lyrics Position
                             6214 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             6215 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             6216 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             6217 ; 389  |
                             6218 ; 390  |// Music menu
                             6219 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6220 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6221 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             6222 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             6223 ; 395  |
                             6224 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             6225 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             6226 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             6227 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             6228 ; 400  |
                             6229 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             6230 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             6231 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             6232 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             6233 ; 405  |
                             6234 ; 406  |#ifdef USE_PLAYLIST5
                             6235 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             6236 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6237 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             6238 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             6239 ; 411  |
                             6240 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6241 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6242 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             6243 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             6244 ; 416  |
                             6245 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             6246 ; 418  |#else
                             6247 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             6248 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6249 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             6250 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             6251 ; 423  |
                             6252 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6253 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6254 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             6255 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             6256 ; 428  |
                             6257 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             6258 ; 430  |#endif
                             6259 ; 431  |
                             6260 ; 432  |
                             6261 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                             6262 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6263 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             6264 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             6265 ; 437  |
                             6266 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             6267 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             6268 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             6269 ; 441  |
                             6270 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             6271 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             6272 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             6273 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             6274 ; 446  |
                             6275 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             6276 ; 448  |#define VBR_FLAG_Y_POS      8
                             6277 ; 449  |#define VBR_FLAG_X_SIZE     20
                             6278 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             6279 ; 451  |#ifdef JPEG_ALBUM_ART
                             6280 ; 452  |// Album art display parameters:
                             6281 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             6282 ; 454  |#define ALBUM_ART_Y_POS         80
                             6283 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             6284 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             6285 ; 457  |#endif
                             6286 ; 458  |
                             6287 ; 459  |// Recording Display
                             6288 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             6289 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6290 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             6291 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             6292 ; 464  |
                             6293 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             6294 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             6295 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             6296 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             6297 ; 469  |
                             6298 ; 470  |// Playback Display with hours added.
                             6299 ; 471  |#ifdef LDS514_LCD
                             6300 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6301 ; 473  |#endif
                             6302 ; 474  |
                             6303 ; 475  |#ifdef ILI814_LCD
                             6304 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6305 ; 477  |#endif
                             6306 ; 478  |
                             6307 ; 479  |#ifdef ML9341_LCD
                             6308 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6309 ; 481  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6310 ; 482  |
                             6311 ; 483  |#ifdef SSD1332_LCD
                             6312 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6313 ; 485  |#endif
                             6314 ; 486  |
                             6315 ; 487  |#ifdef S6B33B0A_LCD
                             6316 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6317 ; 489  |#endif
                             6318 ; 490  |
                             6319 ; 491  |#ifdef SED15XX_LCD
                             6320 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6321 ; 493  |#endif
                             6322 ; 494  |
                             6323 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                             6324 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6325 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6326 ; 498  |
                             6327 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6328 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6329 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6330 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6331 ; 503  |
                             6332 ; 504  |//Clear entire Track Time when song changes.
                             6333 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6334 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6335 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6336 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6337 ; 509  |
                             6338 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6339 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6340 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6341 ; 513  |
                             6342 ; 514  | //DVRWARN
                             6343 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6344 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6345 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6346 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6347 ; 519  |
                             6348 ; 520  |//Shutdown
                             6349 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6350 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6351 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6352 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             6353 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6354 ; 526  |
                             6355 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6356 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6357 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6358 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6359 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6360 ; 532  |
                             6361 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6362 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6363 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6364 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6365 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6366 ; 538  |
                             6367 ; 539  |
                             6368 ; 540  |//Contrast Display
                             6369 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6370 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6371 ; 543  |
                             6372 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6373 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6374 ; 546  |#define CONTRAST_X_SIZE             96
                             6375 ; 547  |#define CONTRAST_Y_SIZE             8
                             6376 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6377 ; 549  |
                             6378 ; 550  |//Backlight Display
                             6379 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6380 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6381 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6382 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6383 ; 555  |
                             6384 ; 556  |//settings title display
                             6385 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6386 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6387 ; 559  |//jpeg display title display
                             6388 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6389 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6390 ; 562  |//erase files title display
                             6391 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6392 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6393 ; 565  |
                             6394 ; 566  |// Splashscreen
                             6395 ; 567  |#ifdef LDS514_LCD
                             6396 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6397 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6398 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6399 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6400 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6401 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6402 ; 574  |#endif
                             6403 ; 575  |
                             6404 ; 576  |#ifdef ILI814_LCD
                             6405 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6406 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6407 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6408 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6409 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6410 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6411 ; 583  |#endif
                             6412 ; 584  |
                             6413 ; 585  |#ifdef ML9341_LCD
                             6414 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6415 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6416 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6417 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6418 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6419 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6420 ; 592  |#endif
                             6421 ; 593  |
                             6422 ; 594  |#ifdef SSD1332_LCD
                             6423 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6424 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6425 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6426 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6427 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6428 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6429 ; 601  |#endif
                             6430 ; 602  |
                             6431 ; 603  |#ifdef S6B33B0A_LCD
                             6432 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6433 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6434 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6435 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6436 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6437 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6438 ; 610  |#endif
                             6439 ; 611  |
                             6440 ; 612  |#ifdef SED15XX_LCD
                             6441 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6442 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6443 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6444 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6445 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6446 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6447 ; 619  |#endif
                             6448 ; 620  |
                             6449 ; 621  |// FM tuner
                             6450 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6451 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6452 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6453 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6454 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6455 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6456 ; 628  |
                             6457 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6458 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6459 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6460 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6461 ; 633  |
                             6462 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6463 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6464 ; 636  |
                             6465 ; 637  |// About menu
                             6466 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6467 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6468 ; 640  |// starting row -- use offsets for the rest
                             6469 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6470 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6471 ; 643  |
                             6472 ; 644  |#ifdef PLAYER_STRESS
                             6473 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6474 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6475 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6476 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6477 ; 649  |#endif
                             6478 ; 650  |
                             6479 ; 651  |
                             6480 ; 652  |// Delete Menu
                             6481 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6482 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6483 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6484 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6485 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6486 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6487 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6488 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6489 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6490 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6491 ; 663  |
                             6492 ; 664  |_reentrant void DisplayClear (void);
                             6493 ; 665  |_reentrant void DisplayLowBattery (void);
                             6494 ; 666  |
                             6495 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6496 ; 668  |
                             6497 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6498 ; 670  |#ifdef WOW
                             6499 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6500 ; 672  |#endif
                             6501 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6502 ; 674  |extern _X INT  g_iSongStringOffset;
                             6503 ; 675  |extern _X INT  g_iSongStringLength;
                             6504 ; 676  |
                             6505 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6506 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6507 ; 679  |extern _X INT  g_iArtistStringLength;
                             6508 ; 680  |
                             6509 ; 681  |
                             6510 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6511 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6512 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6513 ; 685  |extern int g_iVolume_Control_Mode;
                             6514 ; 686  |extern int g_iAB_Control_Mode;
                             6515 ; 687  |
                             6516 ; 688  |
                             6517 ; 689  |#endif //_DISPLAY_H
                             6518 
                             6520 
                             6521 ; 5    |
                             6522 ; 6    |//Display lists is very LCD centric
                             6523 ; 7    |
                             6524 ; 8    |
                             6525 ; 9    |//Each menu item contains which page it belongs on, the resource required to display this, and the
                             6526 ; 10   |//X and Y position.  All Items on the same page as the selected item will be displayed using the
                             6527 ; 11   |//coordinates listed below.
                             6528 ; 12   |struct MenuItem
                             6529 ; 13   |{
                             6530 ; 14   |    int m_iPage;
                             6531 ; 15   |    int m_iResource;
                             6532 ; 16   |    int m_ixPos;
                             6533 ; 17   |    int m_iyPos;
                             6534 ; 18   |};
                             6535 ; 19   |
                             6536 ; 20   |//The PagedListStructure contains the message used to display items in the list, 
                             6537 ; 21   |//the message used to display the selected item in the list, the number of items
                             6538 ; 22   |//in the list, and a pointer to an array of these items.
                             6539 ; 23   |struct PagedListStructure
                             6540 ; 24   |{
                             6541 ; 25   |    int m_iNormalDisplayMsg;
                             6542 ; 26   |    int m_iSelectedDisplayMsg;
                             6543 ; 27   |    int m_iItems;
                             6544 ; 28   |    struct MenuItem *m_pItems;
                             6545 ; 29   |};
                             6546 ; 30   |
                             6547 ; 31   |_reentrant int DisplayPagedList(int iSelectedItem, int iTitle, void*ListStructure);
                             6548 ; 32   |
                             6549 ; 33   |// iTitle values
                             6550 ; 34   |#define BITMAP_SETTINGS_TITLE_NUM 1 //sdk2.1 for displaying title bitmap SETTINGS. 
                             6551 ; 35   |#define BITMAP_ERASE_TITLE_NUM    2 //sdk2.1 for displaying title bitmap ERASE. 
                             6552 ; 36   |#define BITMAP_TEST_TITLE_NUM    3 
                             6553 ; 37   |#define BITMAP_RECORD_SETTINGS_TITLE_NUM 4
                             6554 ; 38   |
                             6555 ; 39   |#ifdef JPEG_APP
                             6556 ; 40   |#define BITMAP_JPEG_DISPLAY_TITLE_NUM 5 //sdk2.1 for displaying title bitmap JPEG DISPLAY. 
                             6557 ; 41   |#endif
                             6558 ; 42   |
                             6559 ; 43   |#endif
                             6560 
                             6562 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6563 ; 16   |#include "menus.h"
                             6564 
                             6566 
                             6567 ; 1    |#ifndef _MENU_H
                             6568 ; 2    |#define _MENU_H
                             6569 ; 3    |
                             6570 ; 4    |#include "types.h"
                             6571 
                             6573 
                             6574 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6575 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6576 ; 3    |//
                             6577 ; 4    |// Filename: types.h
                             6578 ; 5    |// Description: Standard data types
                             6579 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6580 ; 7    |
                             6581 ; 8    |#ifndef _TYPES_H
                             6582 ; 9    |#define _TYPES_H
                             6583 ; 10   |
                             6584 ; 11   |// TODO:  move this outta here!
                             6585 ; 12   |#if !defined(NOERROR)
                             6586 ; 13   |#define NOERROR 0
                             6587 ; 14   |#define SUCCESS 0
                             6588 ; 15   |#endif 
                             6589 ; 16   |#if !defined(SUCCESS)
                             6590 ; 17   |#define SUCCESS  0
                             6591 ; 18   |#endif
                             6592 ; 19   |#if !defined(ERROR)
                             6593 ; 20   |#define ERROR   -1
                             6594 ; 21   |#endif
                             6595 ; 22   |#if !defined(FALSE)
                             6596 ; 23   |#define FALSE 0
                             6597 ; 24   |#endif
                             6598 ; 25   |#if !defined(TRUE)
                             6599 ; 26   |#define TRUE  1
                             6600 ; 27   |#endif
                             6601 ; 28   |
                             6602 ; 29   |#if !defined(NULL)
                             6603 ; 30   |#define NULL 0
                             6604 ; 31   |#endif
                             6605 ; 32   |
                             6606 ; 33   |#define MAX_INT     0x7FFFFF
                             6607 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6608 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6609 ; 36   |#define MAX_ULONG   (-1) 
                             6610 ; 37   |
                             6611 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6612 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6613 ; 40   |
                             6614 ; 41   |
                             6615 ; 42   |#define BYTE    unsigned char       // btVarName
                             6616 ; 43   |#define CHAR    signed char         // cVarName
                             6617 ; 44   |#define USHORT  unsigned short      // usVarName
                             6618 ; 45   |#define SHORT   unsigned short      // sVarName
                             6619 ; 46   |#define WORD    unsigned int        // wVarName
                             6620 ; 47   |#define INT     signed int          // iVarName
                             6621 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6622 ; 49   |#define LONG    signed long         // lVarName
                             6623 ; 50   |#define BOOL    unsigned int        // bVarName
                             6624 ; 51   |#define FRACT   _fract              // frVarName
                             6625 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6626 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6627 ; 54   |#define FLOAT   float               // fVarName
                             6628 ; 55   |#define DBL     double              // dVarName
                             6629 ; 56   |#define ENUM    enum                // eVarName
                             6630 ; 57   |#define CMX     _complex            // cmxVarName
                             6631 ; 58   |typedef WORD UCS3;                   // 
                             6632 ; 59   |
                             6633 ; 60   |#define UINT16  unsigned short
                             6634 ; 61   |#define UINT8   unsigned char   
                             6635 ; 62   |#define UINT32  unsigned long
                             6636 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6637 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             6638 ; 65   |#define WCHAR   UINT16
                             6639 ; 66   |
                             6640 ; 67   |//UINT128 is 16 bytes or 6 words
                             6641 ; 68   |typedef struct UINT128_3500 {   
                             6642 ; 69   |    int val[6];     
                             6643 ; 70   |} UINT128_3500;
                             6644 ; 71   |
                             6645 ; 72   |#define UINT128   UINT128_3500
                             6646 ; 73   |
                             6647 ; 74   |// Little endian word packed byte strings:   
                             6648 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6649 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6650 ; 77   |// Little endian word packed byte strings:   
                             6651 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6652 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6653 ; 80   |
                             6654 ; 81   |// Declare Memory Spaces To Use When Coding
                             6655 ; 82   |// A. Sector Buffers
                             6656 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6657 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6658 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6659 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6660 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6661 ; 88   |// B. Media DDI Memory
                             6662 ; 89   |#define MEDIA_DDI_MEM _Y
                             6663 ; 90   |
                             6664 ; 91   |
                             6665 ; 92   |
                             6666 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6667 ; 94   |// Examples of circular pointers:
                             6668 ; 95   |//    INT CIRC cpiVarName
                             6669 ; 96   |//    DWORD CIRC cpdwVarName
                             6670 ; 97   |
                             6671 ; 98   |#define RETCODE INT                 // rcVarName
                             6672 ; 99   |
                             6673 ; 100  |// generic bitfield structure
                             6674 ; 101  |struct Bitfield {
                             6675 ; 102  |    unsigned int B0  :1;
                             6676 ; 103  |    unsigned int B1  :1;
                             6677 ; 104  |    unsigned int B2  :1;
                             6678 ; 105  |    unsigned int B3  :1;
                             6679 ; 106  |    unsigned int B4  :1;
                             6680 ; 107  |    unsigned int B5  :1;
                             6681 ; 108  |    unsigned int B6  :1;
                             6682 ; 109  |    unsigned int B7  :1;
                             6683 ; 110  |    unsigned int B8  :1;
                             6684 ; 111  |    unsigned int B9  :1;
                             6685 ; 112  |    unsigned int B10 :1;
                             6686 ; 113  |    unsigned int B11 :1;
                             6687 ; 114  |    unsigned int B12 :1;
                             6688 ; 115  |    unsigned int B13 :1;
                             6689 ; 116  |    unsigned int B14 :1;
                             6690 ; 117  |    unsigned int B15 :1;
                             6691 ; 118  |    unsigned int B16 :1;
                             6692 ; 119  |    unsigned int B17 :1;
                             6693 ; 120  |    unsigned int B18 :1;
                             6694 ; 121  |    unsigned int B19 :1;
                             6695 ; 122  |    unsigned int B20 :1;
                             6696 ; 123  |    unsigned int B21 :1;
                             6697 ; 124  |    unsigned int B22 :1;
                             6698 ; 125  |    unsigned int B23 :1;
                             6699 ; 126  |};
                             6700 ; 127  |
                             6701 ; 128  |union BitInt {
                             6702 ; 129  |        struct Bitfield B;
                             6703 ; 130  |        int        I;
                             6704 ; 131  |};
                             6705 ; 132  |
                             6706 ; 133  |#define MAX_MSG_LENGTH 10
                             6707 ; 134  |struct CMessage
                             6708 ; 135  |{
                             6709 ; 136  |        unsigned int m_uLength;
                             6710 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6711 ; 138  |};
                             6712 ; 139  |
                             6713 ; 140  |typedef struct {
                             6714 ; 141  |    WORD m_wLength;
                             6715 ; 142  |    WORD m_wMessage;
                             6716 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6717 ; 144  |} Message;
                             6718 ; 145  |
                             6719 ; 146  |struct MessageQueueDescriptor
                             6720 ; 147  |{
                             6721 ; 148  |        int *m_pBase;
                             6722 ; 149  |        int m_iModulo;
                             6723 ; 150  |        int m_iSize;
                             6724 ; 151  |        int *m_pHead;
                             6725 ; 152  |        int *m_pTail;
                             6726 ; 153  |};
                             6727 ; 154  |
                             6728 ; 155  |struct ModuleEntry
                             6729 ; 156  |{
                             6730 ; 157  |    int m_iSignaledEventMask;
                             6731 ; 158  |    int m_iWaitEventMask;
                             6732 ; 159  |    int m_iResourceOfCode;
                             6733 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6734 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             6735 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6736 ; 163  |    int m_uTimeOutHigh;
                             6737 ; 164  |    int m_uTimeOutLow;
                             6738 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6739 ; 166  |};
                             6740 ; 167  |
                             6741 ; 168  |union WaitMask{
                             6742 ; 169  |    struct B{
                             6743 ; 170  |        unsigned int m_bNone     :1;
                             6744 ; 171  |        unsigned int m_bMessage  :1;
                             6745 ; 172  |        unsigned int m_bTimer    :1;
                             6746 ; 173  |        unsigned int m_bButton   :1;
                             6747 ; 174  |    } B;
                             6748 ; 175  |    int I;
                             6749 ; 176  |} ;
                             6750 ; 177  |
                             6751 ; 178  |
                             6752 ; 179  |struct Button {
                             6753 ; 180  |        WORD wButtonEvent;
                             6754 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6755 ; 182  |};
                             6756 ; 183  |
                             6757 ; 184  |struct Message {
                             6758 ; 185  |        WORD wMsgLength;
                             6759 ; 186  |        WORD wMsgCommand;
                             6760 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6761 ; 188  |};
                             6762 ; 189  |
                             6763 ; 190  |union EventTypes {
                             6764 ; 191  |        struct CMessage msg;
                             6765 ; 192  |        struct Button Button ;
                             6766 ; 193  |        struct Message Message;
                             6767 ; 194  |};
                             6768 ; 195  |
                             6769 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6770 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6771 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6772 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6773 ; 200  |
                             6774 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6775 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6776 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6777 ; 204  |
                             6778 ; 205  |#if DEBUG
                             6779 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6780 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6781 ; 208  |#else 
                             6782 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             6783 ; 210  |#define DebugBuildAssert(x)    
                             6784 ; 211  |#endif
                             6785 ; 212  |
                             6786 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6787 ; 214  |//  #pragma asm
                             6788 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6789 ; 216  |//  #pragma endasm
                             6790 ; 217  |
                             6791 ; 218  |
                             6792 ; 219  |#ifdef COLOR_262K
                             6793 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             6794 ; 221  |#elif defined(COLOR_65K)
                             6795 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             6796 ; 223  |#else
                             6797 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             6798 ; 225  |#endif
                             6799 ; 226  |    
                             6800 ; 227  |#endif // #ifndef _TYPES_H
                             6801 
                             6803 
                             6804 ; 5    |
                             6805 ; 6    |#define TIMER_ANIMATE           0
                             6806 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             6807 ; 8    |#define TIMER_BATT_CHK          2
                             6808 ; 9    |#define TIMER_SONG_CHANGE       3
                             6809 ; 10   |#define TIMER_TUNER                             4
                             6810 ; 11   |#define TIMER_BACKLIGHT                 5
                             6811 ; 12   |#define TIMER_FFRWND                6
                             6812 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             6813 ; 14   |#define TIMER_TIMEDATE                  8
                             6814 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use together
                             6815 ; 16   |#define TIMER_APIC_UPDATE               9
                             6816 ; 17   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6817 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             6818 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             6819 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             6820 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             6821 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             6822 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             6823 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             6824 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             6825 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             6826 ; 27   |#ifdef USE_PLAYLIST3
                             6827 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             6828 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             6829 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             6830 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             6831 ; 32   |
                             6832 ; 33   |#define PLAYLIST_ENABLE         (0)
                             6833 ; 34   |#endif
                             6834 ; 35   |#define ANIMATE_PERIOD          (100)
                             6835 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             6836 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             6837 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             6838 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             6839 ; 40   |#ifdef USE_PLAYLIST5
                             6840 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             6841 ; 42   |#endif
                             6842 ; 43   |
                             6843 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             6844 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             6845 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             6846 ; 47   |
                             6847 ; 48   |// used with shutdown menu
                             6848 ; 49   |// FORCESHUTDOWN does not allow abort
                             6849 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             6850 ; 51   |#define FORCESHUTDOWN                   TRUE
                             6851 ; 52   |#define USERSHUTDOWN                    FALSE
                             6852 ; 53   |
                             6853 ; 54   |// if low battery display low battery message
                             6854 ; 55   |#define LOWBATT                                 TRUE
                             6855 ; 56   |#define REGBATT                                 FALSE
                             6856 ; 57   |
                             6857 ; 58   |//Backlight Define Statements
                             6858 ; 59   |#ifdef CLCD
                             6859 ; 60   |#ifdef CLCD_16BIT
                             6860 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             6861 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             6862 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6863 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             6864 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             6865 ; 66   |#else
                             6866 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             6867 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             6868 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6869 ; 70   |#define BACKLIGHT_ON                            0x006000
                             6870 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             6871 ; 72   |#endif
                             6872 ; 73   |#else
                             6873 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             6874 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             6875 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             6876 ; 77   |#define BACKLIGHT_ON                            TRUE
                             6877 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             6878 ; 79   |#endif
                             6879 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 seconds
                             6880 ; 81   |
                             6881 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             6882 ; 83   |#define INCREMENT 1
                             6883 ; 84   |#define DECREMENT 0
                             6884 ; 85   |
                             6885 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             6886 ; 87   |//states that aren't included in the displayed list.
                             6887 ; 88   |#define MENU_EXIT       101
                             6888 ; 89   |#define MENU_MAIN       100
                             6889 ; 90   |
                             6890 ; 91   |// menu flags
                             6891 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             6892 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesting to music
                             6893 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save changes?
                             6894 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             6895 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesting to voice/fm menu and start recording
                             6896 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesting to music
                             6897 ; 98   |#endif
                             6898 ; 99   |
                             6899 ; 100  |#define LANGUAGES_ENG   0
                             6900 ; 101  |#define LANGUAGES_VIE   1
                             6901 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             6902 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             6903 ; 104  |
                             6904 ; 105  |// 1 word menu variable -- bit flags
                             6905 ; 106  |extern struct Bitfield g_MenuFlags;
                             6906 ; 107  |
                             6907 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             6908 ; 109  |extern union EventTypes gEventInfo;
                             6909 ; 110  |
                             6910 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             6911 ; 112  |extern INT g_iCurrentMenu;
                             6912 ; 113  |
                             6913 ; 114  |//Backlight State
                             6914 ; 115  |extern INT g_iBackLightState;
                             6915 ; 116  |
                             6916 ; 117  |//Language state
                             6917 ; 118  |extern INT g_iLanguage;
                             6918 ; 119  |
                             6919 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             6920 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             6921 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             6922 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             6923 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             6924 ; 125  |#ifdef USE_PLAYLIST3
                             6925 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             6926 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             6927 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6928 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             6929 ; 130  |#ifdef MOTION_VIDEO
                             6930 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             6931 ; 132  |#endif
                             6932 ; 133  |#ifdef JPEG_APP
                             6933 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             6934 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             6935 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             6936 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             6937 ; 138  |#endif
                             6938 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             6939 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             6940 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             6941 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             6942 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             6943 ; 144  |
                             6944 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             6945 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             6946 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             6947 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             6948 ; 149  |#ifdef USE_PLAYLIST5
                             6949 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             6950 ; 151  |#endif
                             6951 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             6952 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             6953 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             6954 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             6955 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             6956 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             6957 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             6958 ; 159  |
                             6959 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             6960 ; 161  |void _reentrant RecordTestMenu(void);
                             6961 ; 162  |
                             6962 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             6963 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6964 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6965 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             6966 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             6967 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             6968 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             6969 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             6970 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             6971 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             6972 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             6973 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             6974 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             6975 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             6976 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                             6977 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             6978 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             6979 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             6980 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             6981 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             6982 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             6983 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             6984 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             6985 ; 186  |#endif
                             6986 ; 187  |
                             6987 
                             6989 
                             6990 ; 17   |#include "mainmenu.h"
                             6991 
                             6993 
                             6994 ; 1    |#ifndef _MAIN_MENU_H
                             6995 ; 2    |#define _MAIN_MENU_H
                             6996 ; 3    |
                             6997 ; 4    |// menus in mainmenu
                             6998 ; 5    |#define MAINMENU_FIRST  0
                             6999 ; 6    |
                             7000 ; 7    |enum _MENU_ID
                             7001 ; 8    |{
                             7002 ; 9    |        MENU_MUSIC = 0,
                             7003 ; 10   |#ifdef JPEG_APP
                             7004 ; 11   |        MENU_JPEG_DISPLAY,
                             7005 ; 12   |#endif
                             7006 ; 13   |#ifdef MOTION_VIDEO
                             7007 ; 14   |        MENU_MVIDEO,
                             7008 ; 15   |#endif
                             7009 ; 16   |        MENU_VOICE,
                             7010 ; 17   |
                             7011 ; 18   |/*This version does not use PL5
                             7012 ; 19   |#ifdef USE_PLAYLIST5
                             7013 ; 20   |#ifndef REMOVE_FM
                             7014 ; 21   |    MENU_FMREC,
                             7015 ; 22   |#endif
                             7016 ; 23   |    MENU_LINEIN,
                             7017 ; 24   |#ifdef AUDIBLE
                             7018 ; 25   |        MENU_AUDIBLE,
                             7019 ; 26   |#endif
                             7020 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             7021 ; 28   |*/
                             7022 ; 29   |
                             7023 ; 30   |#ifdef USE_PLAYLIST3
                             7024 ; 31   |#ifdef AUDIBLE
                             7025 ; 32   |        MENU_AUDIBLE,
                             7026 ; 33   |#endif
                             7027 ; 34   |#endif
                             7028 ; 35   |#ifndef REMOVE_FM
                             7029 ; 36   |        MENU_FMTUNER,
                             7030 ; 37   |#endif
                             7031 ; 38   |        MENU_RECORD,
                             7032 ; 39   |        MENU_SETTINGS,
                             7033 ; 40   |        MENU_SHUTDOWN,
                             7034 ; 41   |        MENU_TIME_DATE,
                             7035 ; 42   |        MENU_AB,
                             7036 ; 43   |        MENU_DELETE,
                             7037 ; 44   |        MENU_ABOUT,
                             7038 ; 45   |#ifdef SPECTRUM_ANAL
                             7039 ; 46   |        MENU_SPECTROGRAM,
                             7040 ; 47   |#endif
                             7041 ; 48   |        MENU_MAIN_EXIT
                             7042 ; 49   |};
                             7043 ; 50   |
                             7044 ; 51   |
                             7045 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             7046 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             7047 ; 54   |
                             7048 ; 55   |#ifdef S6B33B0A_LCD
                             7049 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             7050 ; 57   |#endif
                             7051 ; 58   |
                             7052 ; 59   |#ifdef SED15XX_LCD
                             7053 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             7054 ; 61   |#endif
                             7055 ; 62   |
                             7056 ; 63   |
                             7057 ; 64   |// Media error constants
                             7058 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             7059 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             7060 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             7061 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             7062 ; 69   |// supported in the current code.)
                             7063 ; 70   |
                             7064 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             7065 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             7066 ; 73   |
                             7067 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             7068 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             7069 ; 76   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7070 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             7071 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             7072 ; 79   |
                             7073 ; 80   |#ifdef USE_PLAYLIST3
                             7074 ; 81   |extern INT  g_current_index;
                             7075 ; 82   |extern INT  g_current_size;
                             7076 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             7077 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             7078 ; 85   |extern INT  g_iFileHandle;
                             7079 ; 86   |extern INT  g_ML_save_on_exit;
                             7080 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             7081 ; 88   |#endif  // USE_PLAYLIST3
                             7082 ; 89   |
                             7083 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             7084 ; 91   |//  Prototypes
                             7085 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             7086 ; 93   |#ifdef USE_PLAYLIST3
                             7087 ; 94   |void _reentrant ML_building_engine_init(void);
                             7088 ; 95   |#endif  // USE_PLAYLIST3
                             7089 ; 96   |
                             7090 ; 97   |#endif
                             7091 
                             7093 
                             7094 ; 18   |#include "playerstatemachine.h"
                             7095 
                             7097 
                             7098 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             7099 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             7100 ; 3    |
                             7101 ; 4    |#ifdef USE_PLAYLIST3
                             7102 ; 5    |#include "musiclib_ghdr.h"
                             7103 
                             7105 
                             7106 ; 1    |#ifndef MUSICLIB_GHDR_H
                             7107 ; 2    |#define MUSICLIB_GHDR_H
                             7108 ; 3    |
                             7109 ; 4    |#ifdef __cplusplus
                             7110 ; 5    |extern "C" {
                             7111 ; 6    |#endif
                             7112 ; 7    |
                             7113 ; 8    |/*==================================================================================================
                             7114 ; 9    |
                             7115 ; 10   |                                        General Description
                             7116 ; 11   |
                             7117 ; 12   |====================================================================================================
                             7118 ; 13   |
                             7119 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             7120 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             7121 ; 16   |
                             7122 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             7123 ; 18   |
                             7124 ; 19   |PRODUCT NAMES: All
                             7125 ; 20   |
                             7126 ; 21   |GENERAL DESCRIPTION:
                             7127 ; 22   |
                             7128 ; 23   |    General description of this grouping of functions.
                             7129 ; 24   |
                             7130 ; 25   |Portability: All
                             7131 ; 26   |
                             7132 ; 27   |
                             7133 ; 28   |Revision History:
                             7134 ; 29   |
                             7135 ; 30   |                         Modification        Tracking
                             7136 ; 31   |Author                       Date             Number           Description of Changes
                             7137 ; 32   |---------------------    ------------        ----------        -------------------------------------
                             7138 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of changes made
                             7139 ; 34   |
                             7140 ; 35   |
                             7141 ; 36   |====================================================================================================
                             7142 ; 37   |                                            DESCRIPTION
                             7143 ; 38   |====================================================================================================
                             7144 ; 39   |
                             7145 ; 40   |GLOBAL FUNCTIONS:
                             7146 ; 41   |    MF_global_func_name()
                             7147 ; 42   |
                             7148 ; 43   |TRACEABILITY MATRIX:
                             7149 ; 44   |    None
                             7150 ; 45   |
                             7151 ; 46   |==================================================================================================*/
                             7152 ; 47   |
                             7153 ; 48   |/*==================================================================================================
                             7154 ; 49   |                                                                Conditional Compilation Directives
                             7155 ; 50   |==================================================================================================*/
                             7156 ; 51   |#ifdef WIN32
                             7157 ; 52   |#define _PC_SIMULATION_
                             7158 ; 53   |#else
                             7159 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             7160 ; 55   |#endif  // WIN32
                             7161 ; 56   |
                             7162 ; 57   |#if 1
                             7163 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             7164 ; 59   |#endif
                             7165 ; 60   |
                             7166 ; 61   |#if 1
                             7167 ; 62   |#define _AUDIBLE_       /* install audible list */
                             7168 ; 63   |#endif
                             7169 ; 64   |
                             7170 ; 65   |#if 1
                             7171 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             7172 ; 67   |#endif
                             7173 ; 68   |
                             7174 ; 69   |#ifdef PL3_FB
                             7175 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             7176 ; 71   |#endif
                             7177 ; 72   |
                             7178 ; 73   |#if 1
                             7179 ; 74   |#define _SUPPORT_2000_SONGS_
                             7180 ; 75   |#endif
                             7181 ; 76   |
                             7182 ; 77   |/*==================================================================================================
                             7183 ; 78   |                                           INCLUDE FILES
                             7184 ; 79   |==================================================================================================*/
                             7185 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             7186 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             7187 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             7188 ; 83   |#define OEM_SEEK_END    SEEK_END
                             7189 ; 84   |#else
                             7190 ; 85   |#define _X
                             7191 ; 86   |#define _Y
                             7192 ; 87   |#define _packed
                             7193 ; 88   |
                             7194 ; 89   |#define _asmfunc
                             7195 ; 90   |#define _reentrant
                             7196 ; 91   |
                             7197 ; 92   |#define OEM_SEEK_CUR    1
                             7198 ; 93   |#define OEM_SEEK_SET    0
                             7199 ; 94   |#define OEM_SEEK_END    2
                             7200 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             7201 ; 96   |
                             7202 ; 97   |#include "types.h"
                             7203 
                             7205 
                             7206 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7207 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7208 ; 3    |//
                             7209 ; 4    |// Filename: types.h
                             7210 ; 5    |// Description: Standard data types
                             7211 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7212 ; 7    |
                             7213 ; 8    |#ifndef _TYPES_H
                             7214 ; 9    |#define _TYPES_H
                             7215 ; 10   |
                             7216 ; 11   |// TODO:  move this outta here!
                             7217 ; 12   |#if !defined(NOERROR)
                             7218 ; 13   |#define NOERROR 0
                             7219 ; 14   |#define SUCCESS 0
                             7220 ; 15   |#endif 
                             7221 ; 16   |#if !defined(SUCCESS)
                             7222 ; 17   |#define SUCCESS  0
                             7223 ; 18   |#endif
                             7224 ; 19   |#if !defined(ERROR)
                             7225 ; 20   |#define ERROR   -1
                             7226 ; 21   |#endif
                             7227 ; 22   |#if !defined(FALSE)
                             7228 ; 23   |#define FALSE 0
                             7229 ; 24   |#endif
                             7230 ; 25   |#if !defined(TRUE)
                             7231 ; 26   |#define TRUE  1
                             7232 ; 27   |#endif
                             7233 ; 28   |
                             7234 ; 29   |#if !defined(NULL)
                             7235 ; 30   |#define NULL 0
                             7236 ; 31   |#endif
                             7237 ; 32   |
                             7238 ; 33   |#define MAX_INT     0x7FFFFF
                             7239 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7240 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7241 ; 36   |#define MAX_ULONG   (-1) 
                             7242 ; 37   |
                             7243 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7244 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7245 ; 40   |
                             7246 ; 41   |
                             7247 ; 42   |#define BYTE    unsigned char       // btVarName
                             7248 ; 43   |#define CHAR    signed char         // cVarName
                             7249 ; 44   |#define USHORT  unsigned short      // usVarName
                             7250 ; 45   |#define SHORT   unsigned short      // sVarName
                             7251 ; 46   |#define WORD    unsigned int        // wVarName
                             7252 ; 47   |#define INT     signed int          // iVarName
                             7253 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7254 ; 49   |#define LONG    signed long         // lVarName
                             7255 ; 50   |#define BOOL    unsigned int        // bVarName
                             7256 ; 51   |#define FRACT   _fract              // frVarName
                             7257 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7258 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7259 ; 54   |#define FLOAT   float               // fVarName
                             7260 ; 55   |#define DBL     double              // dVarName
                             7261 ; 56   |#define ENUM    enum                // eVarName
                             7262 ; 57   |#define CMX     _complex            // cmxVarName
                             7263 ; 58   |typedef WORD UCS3;                   // 
                             7264 ; 59   |
                             7265 ; 60   |#define UINT16  unsigned short
                             7266 ; 61   |#define UINT8   unsigned char   
                             7267 ; 62   |#define UINT32  unsigned long
                             7268 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7269 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             7270 ; 65   |#define WCHAR   UINT16
                             7271 ; 66   |
                             7272 ; 67   |//UINT128 is 16 bytes or 6 words
                             7273 ; 68   |typedef struct UINT128_3500 {   
                             7274 ; 69   |    int val[6];     
                             7275 ; 70   |} UINT128_3500;
                             7276 ; 71   |
                             7277 ; 72   |#define UINT128   UINT128_3500
                             7278 ; 73   |
                             7279 ; 74   |// Little endian word packed byte strings:   
                             7280 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7281 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7282 ; 77   |// Little endian word packed byte strings:   
                             7283 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7284 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7285 ; 80   |
                             7286 ; 81   |// Declare Memory Spaces To Use When Coding
                             7287 ; 82   |// A. Sector Buffers
                             7288 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7289 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7290 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7291 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7292 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7293 ; 88   |// B. Media DDI Memory
                             7294 ; 89   |#define MEDIA_DDI_MEM _Y
                             7295 ; 90   |
                             7296 ; 91   |
                             7297 ; 92   |
                             7298 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7299 ; 94   |// Examples of circular pointers:
                             7300 ; 95   |//    INT CIRC cpiVarName
                             7301 ; 96   |//    DWORD CIRC cpdwVarName
                             7302 ; 97   |
                             7303 ; 98   |#define RETCODE INT                 // rcVarName
                             7304 ; 99   |
                             7305 ; 100  |// generic bitfield structure
                             7306 ; 101  |struct Bitfield {
                             7307 ; 102  |    unsigned int B0  :1;
                             7308 ; 103  |    unsigned int B1  :1;
                             7309 ; 104  |    unsigned int B2  :1;
                             7310 ; 105  |    unsigned int B3  :1;
                             7311 ; 106  |    unsigned int B4  :1;
                             7312 ; 107  |    unsigned int B5  :1;
                             7313 ; 108  |    unsigned int B6  :1;
                             7314 ; 109  |    unsigned int B7  :1;
                             7315 ; 110  |    unsigned int B8  :1;
                             7316 ; 111  |    unsigned int B9  :1;
                             7317 ; 112  |    unsigned int B10 :1;
                             7318 ; 113  |    unsigned int B11 :1;
                             7319 ; 114  |    unsigned int B12 :1;
                             7320 ; 115  |    unsigned int B13 :1;
                             7321 ; 116  |    unsigned int B14 :1;
                             7322 ; 117  |    unsigned int B15 :1;
                             7323 ; 118  |    unsigned int B16 :1;
                             7324 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7325 ; 120  |    unsigned int B18 :1;
                             7326 ; 121  |    unsigned int B19 :1;
                             7327 ; 122  |    unsigned int B20 :1;
                             7328 ; 123  |    unsigned int B21 :1;
                             7329 ; 124  |    unsigned int B22 :1;
                             7330 ; 125  |    unsigned int B23 :1;
                             7331 ; 126  |};
                             7332 ; 127  |
                             7333 ; 128  |union BitInt {
                             7334 ; 129  |        struct Bitfield B;
                             7335 ; 130  |        int        I;
                             7336 ; 131  |};
                             7337 ; 132  |
                             7338 ; 133  |#define MAX_MSG_LENGTH 10
                             7339 ; 134  |struct CMessage
                             7340 ; 135  |{
                             7341 ; 136  |        unsigned int m_uLength;
                             7342 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7343 ; 138  |};
                             7344 ; 139  |
                             7345 ; 140  |typedef struct {
                             7346 ; 141  |    WORD m_wLength;
                             7347 ; 142  |    WORD m_wMessage;
                             7348 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7349 ; 144  |} Message;
                             7350 ; 145  |
                             7351 ; 146  |struct MessageQueueDescriptor
                             7352 ; 147  |{
                             7353 ; 148  |        int *m_pBase;
                             7354 ; 149  |        int m_iModulo;
                             7355 ; 150  |        int m_iSize;
                             7356 ; 151  |        int *m_pHead;
                             7357 ; 152  |        int *m_pTail;
                             7358 ; 153  |};
                             7359 ; 154  |
                             7360 ; 155  |struct ModuleEntry
                             7361 ; 156  |{
                             7362 ; 157  |    int m_iSignaledEventMask;
                             7363 ; 158  |    int m_iWaitEventMask;
                             7364 ; 159  |    int m_iResourceOfCode;
                             7365 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7366 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             7367 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7368 ; 163  |    int m_uTimeOutHigh;
                             7369 ; 164  |    int m_uTimeOutLow;
                             7370 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7371 ; 166  |};
                             7372 ; 167  |
                             7373 ; 168  |union WaitMask{
                             7374 ; 169  |    struct B{
                             7375 ; 170  |        unsigned int m_bNone     :1;
                             7376 ; 171  |        unsigned int m_bMessage  :1;
                             7377 ; 172  |        unsigned int m_bTimer    :1;
                             7378 ; 173  |        unsigned int m_bButton   :1;
                             7379 ; 174  |    } B;
                             7380 ; 175  |    int I;
                             7381 ; 176  |} ;
                             7382 ; 177  |
                             7383 ; 178  |
                             7384 ; 179  |struct Button {
                             7385 ; 180  |        WORD wButtonEvent;
                             7386 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7387 ; 182  |};
                             7388 ; 183  |
                             7389 ; 184  |struct Message {
                             7390 ; 185  |        WORD wMsgLength;
                             7391 ; 186  |        WORD wMsgCommand;
                             7392 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7393 ; 188  |};
                             7394 ; 189  |
                             7395 ; 190  |union EventTypes {
                             7396 ; 191  |        struct CMessage msg;
                             7397 ; 192  |        struct Button Button ;
                             7398 ; 193  |        struct Message Message;
                             7399 ; 194  |};
                             7400 ; 195  |
                             7401 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7402 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7403 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7404 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7405 ; 200  |
                             7406 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7407 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7408 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7409 ; 204  |
                             7410 ; 205  |#if DEBUG
                             7411 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7412 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7413 ; 208  |#else 
                             7414 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             7415 ; 210  |#define DebugBuildAssert(x)    
                             7416 ; 211  |#endif
                             7417 ; 212  |
                             7418 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7419 ; 214  |//  #pragma asm
                             7420 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7421 ; 216  |//  #pragma endasm
                             7422 ; 217  |
                             7423 ; 218  |
                             7424 ; 219  |#ifdef COLOR_262K
                             7425 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             7426 ; 221  |#elif defined(COLOR_65K)
                             7427 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             7428 ; 223  |#else
                             7429 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             7430 ; 225  |#endif
                             7431 ; 226  |    
                             7432 ; 227  |#endif // #ifndef _TYPES_H
                             7433 
                             7435 
                             7436 ; 98   |#include "exec.h"
                             7437 
                             7439 
                             7440 ; 1    |#ifndef EXEC_H
                             7441 ; 2    |#define EXEC_H
                             7442 ; 3    |
                             7443 ; 4    |
                             7444 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             7445 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             7446 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             7447 ; 8    |
                             7448 ; 9    |
                             7449 ; 10   |#endif
                             7450 
                             7452 
                             7453 ; 99   |#include "messages.h"
                             7454 
                             7456 
                             7457 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7458 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             7459 ; 3    |// Message defs
                             7460 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             7461 ; 5    |
                             7462 ; 6    |#if (!defined(MSGEQU_INC))
                             7463 ; 7    |#define MSGEQU_INC 1
                             7464 ; 8    |
                             7465 ; 9    |
                             7466 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             7467 ; 11   |
                             7468 ; 12   |
                             7469 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             7470 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             7471 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             7472 ; 16   |#define MSG_TYPE_LCD 0x030000
                             7473 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             7474 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             7475 ; 19   |#define MSG_TYPE_MENU 0x060000
                             7476 ; 20   |#define MSG_TYPE_LED 0x070000
                             7477 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             7478 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             7479 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             7480 ; 24   |// Equalizer and other effects
                             7481 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             7482 ; 26   |#if (defined(USE_PLAYLIST3))
                             7483 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             7484 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             7485 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             7486 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             7487 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             7488 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             7489 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             7490 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             7491 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             7492 ; 36   |#if defined(USE_PLAYLIST5)
                             7493 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             7494 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             7495 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             7496 ; 40   |
                             7497 ; 41   |// Message Structure Offsets
                             7498 ; 42   |#define MSG_Length 0
                             7499 ; 43   |#define MSG_ID 1
                             7500 ; 44   |#define MSG_Argument1 2
                             7501 ; 45   |#define MSG_Argument2 3
                             7502 ; 46   |#define MSG_Argument3 4
                             7503 ; 47   |#define MSG_Argument4 5
                             7504 ; 48   |#define MSG_Argument5 6
                             7505 ; 49   |#define MSG_Argument6 7
                             7506 ; 50   |
                             7507 ; 51   |
                             7508 ; 52   |
                             7509 ; 53   |// LCD Message IDs
                             7510 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             7511 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             7512 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             7513 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             7514 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             7515 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             7516 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             7517 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             7518 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             7519 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             7520 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             7521 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             7522 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             7523 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             7524 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             7525 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             7526 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             7527 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             7528 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             7529 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             7530 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             7531 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             7532 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             7533 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             7534 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             7535 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             7536 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             7537 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             7538 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             7539 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             7540 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             7541 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             7542 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             7543 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             7544 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             7545 ; 89   |//Param1 = left
                             7546 ; 90   |//Param2 = top
                             7547 ; 91   |//Param3 = right
                             7548 ; 92   |//Param4 = bottom
                             7549 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             7550 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             7551 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             7552 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             7553 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             7554 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             7555 ; 99   |
                             7556 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             7557 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             7558 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             7559 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             7560 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             7561 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             7562 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             7563 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             7564 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             7565 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             7566 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             7567 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             7568 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7569 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7570 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7571 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7572 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7573 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7574 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7575 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7576 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7577 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7578 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7579 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7580 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7581 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7582 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7583 ; 127  |
                             7584 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7585 ; 129  |
                             7586 ; 130  |#if defined(CLCD_16BIT)
                             7587 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7588 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7589 ; 133  |
                             7590 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7591 ; 135  |#else 
                             7592 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7593 ; 137  |#endif
                             7594 ; 138  |
                             7595 ; 139  |// If you change the LCD message ID's then you must
                             7596 ; 140  |// also change the jump table in lcdapi.asm
                             7597 ; 141  |
                             7598 ; 142  |// Character LCD Message IDs
                             7599 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7600 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7601 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7602 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7603 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7604 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7605 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7606 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7607 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7608 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7609 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7610 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7611 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7612 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7613 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7614 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7615 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7616 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7617 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7618 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7619 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7620 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7621 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7622 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7623 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7624 ; 168  |// also change the jump table in lcdapi.asm
                             7625 ; 169  |
                             7626 ; 170  |// Decoder Message IDs
                             7627 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7628 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             7629 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             7630 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7631 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7632 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7633 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7634 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7635 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7636 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7637 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7638 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7639 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7640 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7641 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7642 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7643 ; 187  |// If you change the Decoder message ID's, then you must
                             7644 ; 188  |// also change the jump table in decoder_overlay.asm
                             7645 ; 189  |// and in dec_adpcm_overlay.asm.
                             7646 ; 190  |
                             7647 ; 191  |// Encoder Message IDs
                             7648 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7649 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7650 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7651 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7652 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7653 ; 197  |// If you change the Encoder message ID's, then you must
                             7654 ; 198  |// also change the jump table in all encoder overlay modules.
                             7655 ; 199  |
                             7656 ; 200  |// Parser Message IDs
                             7657 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7658 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7659 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7660 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7661 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7662 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7663 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7664 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7665 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7666 ; 210  |// If you change the Parser message ID's, then you must
                             7667 ; 211  |// also change the jump table in parser.asm
                             7668 ; 212  |
                             7669 ; 213  |// Button Message IDs
                             7670 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7671 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7672 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7673 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7674 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7675 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7676 ; 220  |
                             7677 ; 221  |// Mixer Message IDs
                             7678 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7679 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7680 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7681 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7682 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7683 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7684 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7685 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7686 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7687 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7688 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7689 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7690 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7691 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             7692 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             7693 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7694 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7695 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7696 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7697 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7698 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7699 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7700 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7701 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7702 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7703 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7704 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7705 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7706 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7707 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7708 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7709 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7710 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7711 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7712 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7713 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7714 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7715 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7716 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7717 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7718 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7719 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7720 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7721 ; 265  |// If you change the mixer message ID's then you must
                             7722 ; 266  |// also change the jump table in mixer.asm
                             7723 ; 267  |#define MIXER_ON 0
                             7724 ; 268  |#define MIXER_OFF 1
                             7725 ; 269  |
                             7726 ; 270  |
                             7727 ; 271  |// System Message IDs
                             7728 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7729 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7730 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7731 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7732 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7733 ; 277  |// If you change the system message ID's then you must
                             7734 ; 278  |// also change the jump table in systemapi.asm
                             7735 ; 279  |
                             7736 ; 280  |// Menu IDs
                             7737 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7738 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7739 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7740 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7741 ; 285  |//sub parameters for this message:
                             7742 ; 286  |#define RECORDER_START 0
                             7743 ; 287  |#define RECORDER_PAUSE 0x2000
                             7744 ; 288  |#define RECORDER_RESUME 0x4000
                             7745 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7746 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7747 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7748 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7749 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7750 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7751 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7752 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7753 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             7754 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7755 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7756 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7757 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7758 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7759 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7760 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             7761 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7762 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7763 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7764 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7765 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7766 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7767 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7768 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7769 ; 313  |
                             7770 ; 314  |// Note that other versions of this file have different msg equates.
                             7771 ; 315  |// If you change the system message ID's then you must
                             7772 ; 316  |// also change the jump table in all menu *.asm
                             7773 ; 317  |
                             7774 ; 318  |// LED Message IDs
                             7775 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7776 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7777 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7778 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7779 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7780 ; 324  |// If you change the LeD message ID's then you must
                             7781 ; 325  |// also change the jump table in ledapi.asm
                             7782 ; 326  |
                             7783 ; 327  |#if (!defined(REMOVE_FM))
                             7784 ; 328  |// FM Tuner Message IDs
                             7785 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7786 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7787 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7788 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7789 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7790 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7791 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7792 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7793 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7794 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7795 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7796 ; 340  |//one parameter--the sensitivity in uV
                             7797 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7798 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7799 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7800 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7801 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7802 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7803 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7804 ; 348  |#endif
                             7805 ; 349  |
                             7806 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7807 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7808 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7809 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7810 ; 354  |
                             7811 ; 355  |
                             7812 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7813 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7814 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7815 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             7816 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7817 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7818 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7819 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7820 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7821 ; 365  |
                             7822 ; 366  |#if (defined(USE_PLAYLIST3))
                             7823 ; 367  |// Music Library
                             7824 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7825 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7826 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7827 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7828 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7829 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7830 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7831 ; 375  |
                             7832 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7833 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7834 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7835 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7836 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7837 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7838 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7839 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7840 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7841 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7842 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7843 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7844 ; 388  |
                             7845 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7846 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7847 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7848 ; 392  |
                             7849 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7850 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7851 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7852 ; 396  |
                             7853 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7854 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7855 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7856 ; 400  |
                             7857 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7858 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7859 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             7860 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             7861 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             7862 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             7863 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             7864 ; 408  |
                             7865 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7866 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7867 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7868 ; 412  |
                             7869 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             7870 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             7871 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             7872 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             7873 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             7874 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             7875 ; 419  |
                             7876 ; 420  |#if defined(USE_PLAYLIST5)
                             7877 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             7878 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             7879 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             7880 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             7881 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             7882 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             7883 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             7884 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             7885 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             7886 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             7887 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             7888 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             7889 ; 433  |
                             7890 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             7891 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             7892 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             7893 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             7894 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             7895 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             7896 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             7897 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             7898 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             7899 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             7900 ; 444  |// Events
                             7901 ; 445  |// No event
                             7902 ; 446  |#define EVENT_NONE 0x000001   
                             7903 ; 447  |// A message has been posted
                             7904 ; 448  |#define EVENT_MESSAGE 0x000002   
                             7905 ; 449  |// Run if wait time elapsed
                             7906 ; 450  |#define EVENT_TIMER 0x000004   
                             7907 ; 451  |// Run if a button event occured
                             7908 ; 452  |#define EVENT_BUTTON 0x000008   
                             7909 ; 453  |// Run if a background event occured
                             7910 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             7911 ; 455  |// The executive should immediately repeat this module
                             7912 ; 456  |#define EVENT_REPEAT 0x000020   
                             7913 ; 457  |// Run the module's init routine
                             7914 ; 458  |#define EVENT_INIT 0x800000   
                             7915 ; 459  |
                             7916 ; 460  |#define EVENT_NONE_BITPOS 0
                             7917 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             7918 ; 462  |#define EVENT_TIMER_BITPOS 2
                             7919 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             7920 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             7921 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             7922 ; 466  |#define EVENT_INIT_BITPOS 23
                             7923 ; 467  |
                             7924 ; 468  |// Parser Message Buffers
                             7925 ; 469  |#define ParserPlayBit 0
                             7926 ; 470  |#define ButtonPressBit 1
                             7927 ; 471  |#define ParserRwndBit 1
                             7928 ; 472  |#define ParserFfwdBit 2
                             7929 ; 473  |
                             7930 ; 474  |//NextSong Message Parameters
                             7931 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             7932 ; 476  |#define NEXT_SONG 2             
                             7933 ; 477  |// ButtonPressBit1 cleared
                             7934 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             7935 ; 479  |// ButtonPressBit1 set
                             7936 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             7937 ; 481  |// NextSong + Ffwd
                             7938 ; 482  |#define NEXT_SONG_FFWD 4          
                             7939 ; 483  |
                             7940 ; 484  |//PrevSong Message Parameters
                             7941 ; 485  |// PrevSong + Stopped
                             7942 ; 486  |#define PREV_SONG 0          
                             7943 ; 487  |// PrevSong + Play
                             7944 ; 488  |#define PREV_SONG_PLAY 1          
                             7945 ; 489  |// PrevSong + Rwnd
                             7946 ; 490  |#define PREV_SONG_RWND 2          
                             7947 ; 491  |
                             7948 ; 492  |
                             7949 ; 493  |
                             7950 ; 494  |
                             7951 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             7952 ; 496  |
                             7953 ; 497  |
                             7954 
                             7956 
                             7957 ; 100  |#include "project.h"
                             7958 
                             7960 
                             7961 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7962 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             7963 ; 3    |//  Filename: project.inc
                             7964 ; 4    |//  Description: 
                             7965 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7966 ; 6    |
                             7967 ; 7    |#if (!defined(_PROJECT_INC))
                             7968 ; 8    |#define _PROJECT_INC 1
                             7969 ; 9    |
                             7970 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             7971 ; 11   |#include "hwequ.h"
                             7972 
                             7974 
                             7975 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7976 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             7977 ; 3    |//  File        : hwequ.inc
                             7978 ; 4    |//  Description : STMP Hardware Constants
                             7979 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7980 ; 6    |
                             7981 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             7982 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             7983 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             7984 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             7985 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             7986 ; 12   |
                             7987 ; 13   |#if (!defined(HWEQU_INC))
                             7988 ; 14   |#define HWEQU_INC 1
                             7989 ; 15   |
                             7990 ; 16   |#include "types.h"
                             7991 
                             7993 
                             7994 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7995 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7996 ; 3    |//
                             7997 ; 4    |// Filename: types.h
                             7998 ; 5    |// Description: Standard data types
                             7999 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8000 ; 7    |
                             8001 ; 8    |#ifndef _TYPES_H
                             8002 ; 9    |#define _TYPES_H
                             8003 ; 10   |
                             8004 ; 11   |// TODO:  move this outta here!
                             8005 ; 12   |#if !defined(NOERROR)
                             8006 ; 13   |#define NOERROR 0
                             8007 ; 14   |#define SUCCESS 0
                             8008 ; 15   |#endif 
                             8009 ; 16   |#if !defined(SUCCESS)
                             8010 ; 17   |#define SUCCESS  0
                             8011 ; 18   |#endif
                             8012 ; 19   |#if !defined(ERROR)
                             8013 ; 20   |#define ERROR   -1
                             8014 ; 21   |#endif
                             8015 ; 22   |#if !defined(FALSE)
                             8016 ; 23   |#define FALSE 0
                             8017 ; 24   |#endif
                             8018 ; 25   |#if !defined(TRUE)
                             8019 ; 26   |#define TRUE  1
                             8020 ; 27   |#endif
                             8021 ; 28   |
                             8022 ; 29   |#if !defined(NULL)
                             8023 ; 30   |#define NULL 0
                             8024 ; 31   |#endif
                             8025 ; 32   |
                             8026 ; 33   |#define MAX_INT     0x7FFFFF
                             8027 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8028 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8029 ; 36   |#define MAX_ULONG   (-1) 
                             8030 ; 37   |
                             8031 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8032 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8033 ; 40   |
                             8034 ; 41   |
                             8035 ; 42   |#define BYTE    unsigned char       // btVarName
                             8036 ; 43   |#define CHAR    signed char         // cVarName
                             8037 ; 44   |#define USHORT  unsigned short      // usVarName
                             8038 ; 45   |#define SHORT   unsigned short      // sVarName
                             8039 ; 46   |#define WORD    unsigned int        // wVarName
                             8040 ; 47   |#define INT     signed int          // iVarName
                             8041 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8042 ; 49   |#define LONG    signed long         // lVarName
                             8043 ; 50   |#define BOOL    unsigned int        // bVarName
                             8044 ; 51   |#define FRACT   _fract              // frVarName
                             8045 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8046 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8047 ; 54   |#define FLOAT   float               // fVarName
                             8048 ; 55   |#define DBL     double              // dVarName
                             8049 ; 56   |#define ENUM    enum                // eVarName
                             8050 ; 57   |#define CMX     _complex            // cmxVarName
                             8051 ; 58   |typedef WORD UCS3;                   // 
                             8052 ; 59   |
                             8053 ; 60   |#define UINT16  unsigned short
                             8054 ; 61   |#define UINT8   unsigned char   
                             8055 ; 62   |#define UINT32  unsigned long
                             8056 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8057 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8058 ; 65   |#define WCHAR   UINT16
                             8059 ; 66   |
                             8060 ; 67   |//UINT128 is 16 bytes or 6 words
                             8061 ; 68   |typedef struct UINT128_3500 {   
                             8062 ; 69   |    int val[6];     
                             8063 ; 70   |} UINT128_3500;
                             8064 ; 71   |
                             8065 ; 72   |#define UINT128   UINT128_3500
                             8066 ; 73   |
                             8067 ; 74   |// Little endian word packed byte strings:   
                             8068 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8069 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8070 ; 77   |// Little endian word packed byte strings:   
                             8071 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8072 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8073 ; 80   |
                             8074 ; 81   |// Declare Memory Spaces To Use When Coding
                             8075 ; 82   |// A. Sector Buffers
                             8076 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8077 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8078 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8079 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8080 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8081 ; 88   |// B. Media DDI Memory
                             8082 ; 89   |#define MEDIA_DDI_MEM _Y
                             8083 ; 90   |
                             8084 ; 91   |
                             8085 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8086 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8087 ; 94   |// Examples of circular pointers:
                             8088 ; 95   |//    INT CIRC cpiVarName
                             8089 ; 96   |//    DWORD CIRC cpdwVarName
                             8090 ; 97   |
                             8091 ; 98   |#define RETCODE INT                 // rcVarName
                             8092 ; 99   |
                             8093 ; 100  |// generic bitfield structure
                             8094 ; 101  |struct Bitfield {
                             8095 ; 102  |    unsigned int B0  :1;
                             8096 ; 103  |    unsigned int B1  :1;
                             8097 ; 104  |    unsigned int B2  :1;
                             8098 ; 105  |    unsigned int B3  :1;
                             8099 ; 106  |    unsigned int B4  :1;
                             8100 ; 107  |    unsigned int B5  :1;
                             8101 ; 108  |    unsigned int B6  :1;
                             8102 ; 109  |    unsigned int B7  :1;
                             8103 ; 110  |    unsigned int B8  :1;
                             8104 ; 111  |    unsigned int B9  :1;
                             8105 ; 112  |    unsigned int B10 :1;
                             8106 ; 113  |    unsigned int B11 :1;
                             8107 ; 114  |    unsigned int B12 :1;
                             8108 ; 115  |    unsigned int B13 :1;
                             8109 ; 116  |    unsigned int B14 :1;
                             8110 ; 117  |    unsigned int B15 :1;
                             8111 ; 118  |    unsigned int B16 :1;
                             8112 ; 119  |    unsigned int B17 :1;
                             8113 ; 120  |    unsigned int B18 :1;
                             8114 ; 121  |    unsigned int B19 :1;
                             8115 ; 122  |    unsigned int B20 :1;
                             8116 ; 123  |    unsigned int B21 :1;
                             8117 ; 124  |    unsigned int B22 :1;
                             8118 ; 125  |    unsigned int B23 :1;
                             8119 ; 126  |};
                             8120 ; 127  |
                             8121 ; 128  |union BitInt {
                             8122 ; 129  |        struct Bitfield B;
                             8123 ; 130  |        int        I;
                             8124 ; 131  |};
                             8125 ; 132  |
                             8126 ; 133  |#define MAX_MSG_LENGTH 10
                             8127 ; 134  |struct CMessage
                             8128 ; 135  |{
                             8129 ; 136  |        unsigned int m_uLength;
                             8130 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8131 ; 138  |};
                             8132 ; 139  |
                             8133 ; 140  |typedef struct {
                             8134 ; 141  |    WORD m_wLength;
                             8135 ; 142  |    WORD m_wMessage;
                             8136 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8137 ; 144  |} Message;
                             8138 ; 145  |
                             8139 ; 146  |struct MessageQueueDescriptor
                             8140 ; 147  |{
                             8141 ; 148  |        int *m_pBase;
                             8142 ; 149  |        int m_iModulo;
                             8143 ; 150  |        int m_iSize;
                             8144 ; 151  |        int *m_pHead;
                             8145 ; 152  |        int *m_pTail;
                             8146 ; 153  |};
                             8147 ; 154  |
                             8148 ; 155  |struct ModuleEntry
                             8149 ; 156  |{
                             8150 ; 157  |    int m_iSignaledEventMask;
                             8151 ; 158  |    int m_iWaitEventMask;
                             8152 ; 159  |    int m_iResourceOfCode;
                             8153 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8154 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8155 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8156 ; 163  |    int m_uTimeOutHigh;
                             8157 ; 164  |    int m_uTimeOutLow;
                             8158 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8159 ; 166  |};
                             8160 ; 167  |
                             8161 ; 168  |union WaitMask{
                             8162 ; 169  |    struct B{
                             8163 ; 170  |        unsigned int m_bNone     :1;
                             8164 ; 171  |        unsigned int m_bMessage  :1;
                             8165 ; 172  |        unsigned int m_bTimer    :1;
                             8166 ; 173  |        unsigned int m_bButton   :1;
                             8167 ; 174  |    } B;
                             8168 ; 175  |    int I;
                             8169 ; 176  |} ;
                             8170 ; 177  |
                             8171 ; 178  |
                             8172 ; 179  |struct Button {
                             8173 ; 180  |        WORD wButtonEvent;
                             8174 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8175 ; 182  |};
                             8176 ; 183  |
                             8177 ; 184  |struct Message {
                             8178 ; 185  |        WORD wMsgLength;
                             8179 ; 186  |        WORD wMsgCommand;
                             8180 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8181 ; 188  |};
                             8182 ; 189  |
                             8183 ; 190  |union EventTypes {
                             8184 ; 191  |        struct CMessage msg;
                             8185 ; 192  |        struct Button Button ;
                             8186 ; 193  |        struct Message Message;
                             8187 ; 194  |};
                             8188 ; 195  |
                             8189 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8190 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8191 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8192 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8193 ; 200  |
                             8194 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8195 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8196 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8197 ; 204  |
                             8198 ; 205  |#if DEBUG
                             8199 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8200 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8201 ; 208  |#else 
                             8202 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8203 ; 210  |#define DebugBuildAssert(x)    
                             8204 ; 211  |#endif
                             8205 ; 212  |
                             8206 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8207 ; 214  |//  #pragma asm
                             8208 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8209 ; 216  |//  #pragma endasm
                             8210 ; 217  |
                             8211 ; 218  |
                             8212 ; 219  |#ifdef COLOR_262K
                             8213 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8214 ; 221  |#elif defined(COLOR_65K)
                             8215 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8216 ; 223  |#else
                             8217 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8218 ; 225  |#endif
                             8219 ; 226  |    
                             8220 ; 227  |#endif // #ifndef _TYPES_H
                             8221 
                             8223 
                             8224 ; 17   |#include "regsclkctrl.h"
                             8225 
                             8227 
                             8228 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             8229 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             8230 ; 3    |
                             8231 ; 4    |
                             8232 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8233 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             8234 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             8235 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             8236 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             8237 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             8238 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             8239 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             8240 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             8241 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             8242 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             8243 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             8244 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             8245 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             8246 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             8247 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             8248 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             8249 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             8250 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             8251 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             8252 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             8253 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             8254 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             8255 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             8256 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             8257 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             8258 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             8259 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             8260 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             8261 ; 34   |
                             8262 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             8263 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             8264 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             8265 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             8266 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             8267 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             8268 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             8269 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             8270 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             8271 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             8272 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             8273 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             8274 ; 47   |
                             8275 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             8276 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             8277 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             8278 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             8279 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             8280 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             8281 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             8282 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             8283 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             8284 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             8285 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             8286 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             8287 ; 60   |
                             8288 ; 61   |typedef union               
                             8289 ; 62   |{
                             8290 ; 63   |    struct
                             8291 ; 64   |    {
                             8292 ; 65   |        int CKRST       :1; // Clock Reset
                             8293 ; 66   |        int LTC         :1;
                             8294 ; 67   |        int PLLEN       :1;
                             8295 ; 68   |        int XTLEN       :1;
                             8296 ; 69   |        int FLB         :1;
                             8297 ; 70   |        unsigned ADIV   :3;
                             8298 ; 71   |        int CKSRC       :1;
                             8299 ; 72   |        unsigned DDIV   :3;
                             8300 ; 73   |        unsigned PDIV   :5;
                             8301 ; 74   |        int PWDN        :1;
                             8302 ; 75   |        int ACKEN       :1;
                             8303 ; 76   |        int LOCK        :1;
                             8304 ; 77   |        unsigned ADIV1  :3;
                             8305 ; 78   |        unsigned DDIV_MSB:1;
                             8306 ; 79   |    } B;
                             8307 ; 80   |
                             8308 ; 81   |    int I;
                             8309 ; 82   |    unsigned int U;
                             8310 ; 83   |
                             8311 ; 84   |} ccr_type;
                             8312 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             8313 ; 86   |
                             8314 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             8315 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             8316 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             8317 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             8318 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             8319 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             8320 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             8321 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             8322 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             8323 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             8324 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             8325 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             8326 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             8327 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             8328 ; 101  |
                             8329 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             8330 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             8331 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             8332 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             8333 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             8334 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             8335 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             8336 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             8337 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             8338 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8339 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             8340 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             8341 ; 114  |
                             8342 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             8343 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             8344 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             8345 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             8346 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             8347 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             8348 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             8349 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             8350 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             8351 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             8352 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             8353 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             8354 ; 127  |
                             8355 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             8356 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             8357 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             8358 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             8359 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             8360 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             8361 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             8362 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             8363 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             8364 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             8365 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             8366 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             8367 ; 140  |
                             8368 ; 141  |typedef union               
                             8369 ; 142  |{
                             8370 ; 143  |    struct
                             8371 ; 144  |   {
                             8372 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             8373 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             8374 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             8375 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             8376 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             8377 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             8378 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             8379 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             8380 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             8381 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             8382 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             8383 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             8384 ; 157  |    } B;
                             8385 ; 158  |
                             8386 ; 159  |    int I;
                             8387 ; 160  |    unsigned int U;
                             8388 ; 161  |
                             8389 ; 162  |} rcr_type;
                             8390 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             8391 ; 164  |
                             8392 ; 165  |
                             8393 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             8394 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             8395 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             8396 ; 169  |
                             8397 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             8398 ; 171  |
                             8399 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             8400 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             8401 ; 174  |typedef union               
                             8402 ; 175  |{
                             8403 ; 176  |    struct
                             8404 ; 177  |   {
                             8405 ; 178  |        int LOW;
                             8406 ; 179  |    } B;
                             8407 ; 180  |
                             8408 ; 181  |    int I;
                             8409 ; 182  |    unsigned int U;
                             8410 ; 183  |
                             8411 ; 184  |} dclkcntl_type;
                             8412 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             8413 ; 186  |
                             8414 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             8415 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             8416 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             8417 ; 190  |
                             8418 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             8419 ; 192  |
                             8420 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS) 
                             8421 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             8422 ; 195  |typedef union               
                             8423 ; 196  |{
                             8424 ; 197  |    struct
                             8425 ; 198  |   {
                             8426 ; 199  |        int HIGH;
                             8427 ; 200  |    } B;
                             8428 ; 201  |
                             8429 ; 202  |    int I;
                             8430 ; 203  |    unsigned int U;
                             8431 ; 204  |
                             8432 ; 205  |} dclkcntu_type;
                             8433 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             8434 ; 207  |
                             8435 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                             8436 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                             8437 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             8438 ; 211  |
                             8439 ; 212  |// Clock count register (lower)
                             8440 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             8441 ; 214  |// Clock count register (upper)
                             8442 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             8443 ; 216  |// Cycle steal count register
                             8444 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             8445 ; 218  |
                             8446 ; 219  |#endif
                             8447 ; 220  |
                             8448 ; 221  |
                             8449 
                             8451 
                             8452 ; 18   |#include "regscore.h"
                             8453 
                             8455 
                             8456 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             8457 ; 2    |#define __REGS_STATUS_INC 1
                             8458 ; 3    |
                             8459 ; 4    |
                             8460 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8461 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             8462 ; 7    |#define HW_OMR_MA_BITPOS 0
                             8463 ; 8    |#define HW_OMR_MB_BITPOS 1
                             8464 ; 9    |#define HW_OMR_DE_BITPOS 2
                             8465 ; 10   |#define HW_OMR_YE_BITPOS 3
                             8466 ; 11   |#define HW_OMR_MC_BITPOS 4
                             8467 ; 12   |#define HW_OMR_SD_BITPOS 6
                             8468 ; 13   |
                             8469 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             8470 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             8471 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             8472 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             8473 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             8474 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             8475 ; 20   |
                             8476 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             8477 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             8478 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             8479 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             8480 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             8481 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             8482 ; 27   |
                             8483 ; 28   |
                             8484 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             8485 ; 30   |//  Status Register (HW_SR) Bit Positions
                             8486 ; 31   |#define HW_SR_C_BITPOS 0
                             8487 ; 32   |#define HW_SR_O_BITPOS 1
                             8488 ; 33   |#define HW_SR_Z_BITPOS 2
                             8489 ; 34   |#define HW_SR_N_BITPOS 3
                             8490 ; 35   |#define HW_SR_U_BITPOS 4
                             8491 ; 36   |#define HW_SR_E_BITPOS 5
                             8492 ; 37   |#define HW_SR_L_BITPOS 6
                             8493 ; 38   |#define HW_SR_IM_BITPOS 8
                             8494 ; 39   |#define HW_SR_IM0_BITPOS 8
                             8495 ; 40   |#define HW_SR_IM1_BITPOS 9
                             8496 ; 41   |#define HW_SR_SM_BITPOS 10
                             8497 ; 42   |#define HW_SR_SM0_BITPOS 10
                             8498 ; 43   |#define HW_SR_SM1_BITPOS 11
                             8499 ; 44   |#define HW_SR_TM_BITPOS 13
                             8500 ; 45   |#define HW_SR_DP_BITPOS 14
                             8501 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             8502 ; 47   |
                             8503 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             8504 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             8505 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             8506 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             8507 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             8508 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             8509 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             8510 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             8511 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             8512 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             8513 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             8514 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             8515 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             8516 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             8517 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             8518 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             8519 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             8520 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             8521 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             8522 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             8523 ; 68   |
                             8524 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             8525 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             8526 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             8527 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             8528 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             8529 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             8530 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             8531 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             8532 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             8533 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             8534 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             8535 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             8536 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             8537 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             8538 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             8539 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             8540 ; 85   |
                             8541 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             8542 ; 87   |//  RAM/ROM Config Register Bit Positions
                             8543 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             8544 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             8545 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             8546 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             8547 ; 92   |#endif
                             8548 ; 93   |
                             8549 ; 94   |
                             8550 
                             8552 
                             8553 ; 19   |#include "regscodec.h"
                             8554 
                             8556 
                             8557 ; 1    |#if !(defined(regscodecinc))
                             8558 ; 2    |#define regscodecinc 1
                             8559 ; 3    |
                             8560 ; 4    |
                             8561 ; 5    |
                             8562 ; 6    |#include "types.h"
                             8563 
                             8565 
                             8566 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8567 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8568 ; 3    |//
                             8569 ; 4    |// Filename: types.h
                             8570 ; 5    |// Description: Standard data types
                             8571 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8572 ; 7    |
                             8573 ; 8    |#ifndef _TYPES_H
                             8574 ; 9    |#define _TYPES_H
                             8575 ; 10   |
                             8576 ; 11   |// TODO:  move this outta here!
                             8577 ; 12   |#if !defined(NOERROR)
                             8578 ; 13   |#define NOERROR 0
                             8579 ; 14   |#define SUCCESS 0
                             8580 ; 15   |#endif 
                             8581 ; 16   |#if !defined(SUCCESS)
                             8582 ; 17   |#define SUCCESS  0
                             8583 ; 18   |#endif
                             8584 ; 19   |#if !defined(ERROR)
                             8585 ; 20   |#define ERROR   -1
                             8586 ; 21   |#endif
                             8587 ; 22   |#if !defined(FALSE)
                             8588 ; 23   |#define FALSE 0
                             8589 ; 24   |#endif
                             8590 ; 25   |#if !defined(TRUE)
                             8591 ; 26   |#define TRUE  1
                             8592 ; 27   |#endif
                             8593 ; 28   |
                             8594 ; 29   |#if !defined(NULL)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8595 ; 30   |#define NULL 0
                             8596 ; 31   |#endif
                             8597 ; 32   |
                             8598 ; 33   |#define MAX_INT     0x7FFFFF
                             8599 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8600 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8601 ; 36   |#define MAX_ULONG   (-1) 
                             8602 ; 37   |
                             8603 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8604 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8605 ; 40   |
                             8606 ; 41   |
                             8607 ; 42   |#define BYTE    unsigned char       // btVarName
                             8608 ; 43   |#define CHAR    signed char         // cVarName
                             8609 ; 44   |#define USHORT  unsigned short      // usVarName
                             8610 ; 45   |#define SHORT   unsigned short      // sVarName
                             8611 ; 46   |#define WORD    unsigned int        // wVarName
                             8612 ; 47   |#define INT     signed int          // iVarName
                             8613 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8614 ; 49   |#define LONG    signed long         // lVarName
                             8615 ; 50   |#define BOOL    unsigned int        // bVarName
                             8616 ; 51   |#define FRACT   _fract              // frVarName
                             8617 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8618 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8619 ; 54   |#define FLOAT   float               // fVarName
                             8620 ; 55   |#define DBL     double              // dVarName
                             8621 ; 56   |#define ENUM    enum                // eVarName
                             8622 ; 57   |#define CMX     _complex            // cmxVarName
                             8623 ; 58   |typedef WORD UCS3;                   // 
                             8624 ; 59   |
                             8625 ; 60   |#define UINT16  unsigned short
                             8626 ; 61   |#define UINT8   unsigned char   
                             8627 ; 62   |#define UINT32  unsigned long
                             8628 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8629 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                             8630 ; 65   |#define WCHAR   UINT16
                             8631 ; 66   |
                             8632 ; 67   |//UINT128 is 16 bytes or 6 words
                             8633 ; 68   |typedef struct UINT128_3500 {   
                             8634 ; 69   |    int val[6];     
                             8635 ; 70   |} UINT128_3500;
                             8636 ; 71   |
                             8637 ; 72   |#define UINT128   UINT128_3500
                             8638 ; 73   |
                             8639 ; 74   |// Little endian word packed byte strings:   
                             8640 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8641 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8642 ; 77   |// Little endian word packed byte strings:   
                             8643 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8644 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8645 ; 80   |
                             8646 ; 81   |// Declare Memory Spaces To Use When Coding
                             8647 ; 82   |// A. Sector Buffers
                             8648 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8649 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8650 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8651 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8652 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8653 ; 88   |// B. Media DDI Memory
                             8654 ; 89   |#define MEDIA_DDI_MEM _Y
                             8655 ; 90   |
                             8656 ; 91   |
                             8657 ; 92   |
                             8658 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8659 ; 94   |// Examples of circular pointers:
                             8660 ; 95   |//    INT CIRC cpiVarName
                             8661 ; 96   |//    DWORD CIRC cpdwVarName
                             8662 ; 97   |
                             8663 ; 98   |#define RETCODE INT                 // rcVarName
                             8664 ; 99   |
                             8665 ; 100  |// generic bitfield structure
                             8666 ; 101  |struct Bitfield {
                             8667 ; 102  |    unsigned int B0  :1;
                             8668 ; 103  |    unsigned int B1  :1;
                             8669 ; 104  |    unsigned int B2  :1;
                             8670 ; 105  |    unsigned int B3  :1;
                             8671 ; 106  |    unsigned int B4  :1;
                             8672 ; 107  |    unsigned int B5  :1;
                             8673 ; 108  |    unsigned int B6  :1;
                             8674 ; 109  |    unsigned int B7  :1;
                             8675 ; 110  |    unsigned int B8  :1;
                             8676 ; 111  |    unsigned int B9  :1;
                             8677 ; 112  |    unsigned int B10 :1;
                             8678 ; 113  |    unsigned int B11 :1;
                             8679 ; 114  |    unsigned int B12 :1;
                             8680 ; 115  |    unsigned int B13 :1;
                             8681 ; 116  |    unsigned int B14 :1;
                             8682 ; 117  |    unsigned int B15 :1;
                             8683 ; 118  |    unsigned int B16 :1;
                             8684 ; 119  |    unsigned int B17 :1;
                             8685 ; 120  |    unsigned int B18 :1;
                             8686 ; 121  |    unsigned int B19 :1;
                             8687 ; 122  |    unsigned int B20 :1;
                             8688 ; 123  |    unsigned int B21 :1;
                             8689 ; 124  |    unsigned int B22 :1;
                             8690 ; 125  |    unsigned int B23 :1;
                             8691 ; 126  |};
                             8692 ; 127  |
                             8693 ; 128  |union BitInt {
                             8694 ; 129  |        struct Bitfield B;
                             8695 ; 130  |        int        I;
                             8696 ; 131  |};
                             8697 ; 132  |
                             8698 ; 133  |#define MAX_MSG_LENGTH 10
                             8699 ; 134  |struct CMessage
                             8700 ; 135  |{
                             8701 ; 136  |        unsigned int m_uLength;
                             8702 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8703 ; 138  |};
                             8704 ; 139  |
                             8705 ; 140  |typedef struct {
                             8706 ; 141  |    WORD m_wLength;
                             8707 ; 142  |    WORD m_wMessage;
                             8708 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8709 ; 144  |} Message;
                             8710 ; 145  |
                             8711 ; 146  |struct MessageQueueDescriptor
                             8712 ; 147  |{
                             8713 ; 148  |        int *m_pBase;
                             8714 ; 149  |        int m_iModulo;
                             8715 ; 150  |        int m_iSize;
                             8716 ; 151  |        int *m_pHead;
                             8717 ; 152  |        int *m_pTail;
                             8718 ; 153  |};
                             8719 ; 154  |
                             8720 ; 155  |struct ModuleEntry
                             8721 ; 156  |{
                             8722 ; 157  |    int m_iSignaledEventMask;
                             8723 ; 158  |    int m_iWaitEventMask;
                             8724 ; 159  |    int m_iResourceOfCode;
                             8725 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8726 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                             8727 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8728 ; 163  |    int m_uTimeOutHigh;
                             8729 ; 164  |    int m_uTimeOutLow;
                             8730 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8731 ; 166  |};
                             8732 ; 167  |
                             8733 ; 168  |union WaitMask{
                             8734 ; 169  |    struct B{
                             8735 ; 170  |        unsigned int m_bNone     :1;
                             8736 ; 171  |        unsigned int m_bMessage  :1;
                             8737 ; 172  |        unsigned int m_bTimer    :1;
                             8738 ; 173  |        unsigned int m_bButton   :1;
                             8739 ; 174  |    } B;
                             8740 ; 175  |    int I;
                             8741 ; 176  |} ;
                             8742 ; 177  |
                             8743 ; 178  |
                             8744 ; 179  |struct Button {
                             8745 ; 180  |        WORD wButtonEvent;
                             8746 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8747 ; 182  |};
                             8748 ; 183  |
                             8749 ; 184  |struct Message {
                             8750 ; 185  |        WORD wMsgLength;
                             8751 ; 186  |        WORD wMsgCommand;
                             8752 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8753 ; 188  |};
                             8754 ; 189  |
                             8755 ; 190  |union EventTypes {
                             8756 ; 191  |        struct CMessage msg;
                             8757 ; 192  |        struct Button Button ;
                             8758 ; 193  |        struct Message Message;
                             8759 ; 194  |};
                             8760 ; 195  |
                             8761 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8762 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8763 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8764 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8765 ; 200  |
                             8766 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8767 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8768 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8769 ; 204  |
                             8770 ; 205  |#if DEBUG
                             8771 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8772 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8773 ; 208  |#else 
                             8774 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                             8775 ; 210  |#define DebugBuildAssert(x)    
                             8776 ; 211  |#endif
                             8777 ; 212  |
                             8778 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8779 ; 214  |//  #pragma asm
                             8780 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8781 ; 216  |//  #pragma endasm
                             8782 ; 217  |
                             8783 ; 218  |
                             8784 ; 219  |#ifdef COLOR_262K
                             8785 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                             8786 ; 221  |#elif defined(COLOR_65K)
                             8787 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                             8788 ; 223  |#else
                             8789 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                             8790 ; 225  |#endif
                             8791 ; 226  |    
                             8792 ; 227  |#endif // #ifndef _TYPES_H
                             8793 
                             8795 
                             8796 ; 7    |
                             8797 ; 8    |
                             8798 ; 9    |
                             8799 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8800 ; 11   |
                             8801 ; 12   |//   SYSTEM STMP Registers 
                             8802 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             8803 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8804 ; 15   |
                             8805 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8806 ; 17   |
                             8807 ; 18   |
                             8808 ; 19   |
                             8809 ; 20   |
                             8810 ; 21   |
                             8811 ; 22   |
                             8812 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8813 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8814 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8815 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8816 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8817 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8818 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8819 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8820 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8821 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8822 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8823 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8824 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8825 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8826 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8827 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8828 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8829 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8830 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8831 ; 42   |
                             8832 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8833 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8834 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8835 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8836 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8837 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8838 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8839 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8840 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8841 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8842 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8843 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8844 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8845 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8846 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8847 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8848 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8849 ; 60   |
                             8850 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8851 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8852 ; 63   |
                             8853 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8854 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8855 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8856 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8857 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8858 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8859 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8860 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8861 ; 72   |
                             8862 ; 73   |#if defined(CAPLESS_HP)
                             8863 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             8864 ; 75   |#else 
                             8865 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             8866 ; 77   |#endif
                             8867 ; 78   |
                             8868 ; 79   |// Headphone control register
                             8869 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             8870 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8871 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             8872 ; 83   |typedef union               
                             8873 ; 84   |{
                             8874 ; 85   |    struct {
                             8875 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             8876 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             8877 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             8878 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             8879 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             8880 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             8881 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             8882 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             8883 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             8884 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             8885 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             8886 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             8887 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             8888 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             8889 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             8890 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             8891 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             8892 ; 103  |    } B;
                             8893 ; 104  |    int I;
                             8894 ; 105  |    unsigned int U;
                             8895 ; 106  |} hpctrl_type;
                             8896 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             8897 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             8898 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             8899 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             8900 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             8901 ; 112  |
                             8902 ; 113  |
                             8903 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             8904 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             8905 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             8906 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             8907 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             8908 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8909 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8910 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             8911 ; 122  |
                             8912 ; 123  |
                             8913 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8914 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             8915 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             8916 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             8917 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             8918 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             8919 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             8920 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             8921 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             8922 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             8923 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             8924 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             8925 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             8926 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             8927 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             8928 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             8929 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             8930 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             8931 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             8932 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             8933 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             8934 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             8935 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             8936 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             8937 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             8938 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             8939 ; 150  |
                             8940 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             8941 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             8942 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             8943 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             8944 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             8945 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             8946 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             8947 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             8948 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             8949 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             8950 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             8951 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             8952 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             8953 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             8954 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             8955 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             8956 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             8957 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             8958 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             8959 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             8960 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             8961 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             8962 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             8963 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             8964 ; 175  |
                             8965 ; 176  |
                             8966 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             8967 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             8968 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             8969 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             8970 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             8971 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             8972 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             8973 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             8974 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             8975 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             8976 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             8977 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             8978 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             8979 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             8980 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             8981 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             8982 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             8983 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             8984 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             8985 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             8986 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             8987 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             8988 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             8989 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             8990 ; 201  |
                             8991 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             8992 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             8993 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             8994 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             8995 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             8996 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             8997 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             8998 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             8999 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             9000 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             9001 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             9002 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             9003 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             9004 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             9005 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             9006 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             9007 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             9008 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             9009 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             9010 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             9011 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             9012 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             9013 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             9014 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             9015 ; 226  |
                             9016 ; 227  |typedef union               
                             9017 ; 228  |{
                             9018 ; 229  |    struct {
                             9019 ; 230  |        int INV_USB_CLK            : 1;
                             9020 ; 231  |        int USB_DFF_BYPASS         : 1;
                             9021 ; 232  |        int HOLD_GND               : 1;
                             9022 ; 233  |        int ACKI                   : 1;
                             9023 ; 234  |        int ASD2X                  : 1;
                             9024 ; 235  |        int PCPCU                  : 1;
                             9025 ; 236  |        int PCPCD                  : 1;
                             9026 ; 237  |        int DCKI                   : 1;
                             9027 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             9028 ; 239  |        int PSRN                   : 1;
                             9029 ; 240  |        int FX2                    : 1;
                             9030 ; 241  |        int VCOS                   : 1;
                             9031 ; 242  |        int XBCO                   : 1;
                             9032 ; 243  |        int XBGC                   : 1;
                             9033 ; 244  |        int ADTHD                  : 1;
                             9034 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             9035 ; 246  |        int PWDADC                 : 1;
                             9036 ; 247  |        int MICBIAS1               : 1;
                             9037 ; 248  |        int EZD                    : 1;
                             9038 ; 249  |        int DZCDA                  : 1;
                             9039 ; 250  |        int DZCFM                  : 1;
                             9040 ; 251  |        int DZCLI                  : 1;
                             9041 ; 252  |        int DZCMI                  : 1;
                             9042 ; 253  |        int DZCMA                  : 1;
                             9043 ; 254  |    } B;
                             9044 ; 255  |    int I;
                             9045 ; 256  |    unsigned int U;
                             9046 ; 257  |} mix_tbr_type;
                             9047 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             9048 ; 259  |
                             9049 ; 260  |
                             9050 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             9051 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             9052 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             9053 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             9054 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             9055 ; 266  |
                             9056 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             9057 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             9058 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             9059 ; 270  |
                             9060 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             9061 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             9062 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             9063 ; 274  |
                             9064 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             9065 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             9066 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             9067 ; 278  |
                             9068 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             9069 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             9070 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             9071 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             9072 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             9073 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             9074 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             9075 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             9076 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             9077 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             9078 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             9079 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             9080 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             9081 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             9082 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             9083 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             9084 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             9085 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             9086 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             9087 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             9088 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             9089 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             9090 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             9091 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             9092 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             9093 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             9094 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             9095 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             9096 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             9097 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9098 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             9099 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             9100 ; 311  |
                             9101 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             9102 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             9103 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             9104 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             9105 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             9106 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             9107 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             9108 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             9109 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             9110 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             9111 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             9112 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             9113 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             9114 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             9115 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             9116 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             9117 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             9118 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             9119 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             9120 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             9121 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             9122 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             9123 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             9124 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             9125 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             9126 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             9127 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             9128 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             9129 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             9130 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             9131 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             9132 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             9133 ; 344  |
                             9134 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             9135 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             9136 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             9137 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             9138 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             9139 ; 350  |
                             9140 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             9141 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             9142 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             9143 ; 354  |
                             9144 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             9145 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             9146 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             9147 ; 358  |
                             9148 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             9149 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             9150 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             9151 ; 362  |
                             9152 ; 363  |
                             9153 ; 364  |typedef union               
                             9154 ; 365  |{
                             9155 ; 366  |    struct
                             9156 ; 367  |    {
                             9157 ; 368  |        unsigned MR :5;
                             9158 ; 369  |        int         :3;
                             9159 ; 370  |        unsigned ML :5;
                             9160 ; 371  |        int         :2;
                             9161 ; 372  |        int MUTE    :1;
                             9162 ; 373  |    } B;
                             9163 ; 374  |    int I;
                             9164 ; 375  |    unsigned int U;
                             9165 ; 376  |} mix_mastervr_type;
                             9166 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             9167 ; 378  |
                             9168 ; 379  |
                             9169 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             9170 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             9171 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             9172 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             9173 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             9174 ; 385  |
                             9175 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             9176 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             9177 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             9178 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             9179 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             9180 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             9181 ; 392  |
                             9182 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             9183 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             9184 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             9185 ; 396  |
                             9186 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             9187 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             9188 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             9189 ; 400  |
                             9190 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             9191 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             9192 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             9193 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             9194 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             9195 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             9196 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             9197 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             9198 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             9199 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             9200 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             9201 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             9202 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             9203 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             9204 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             9205 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             9206 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             9207 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             9208 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             9209 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             9210 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             9211 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             9212 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             9213 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             9214 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             9215 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             9216 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             9217 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             9218 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             9219 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             9220 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             9221 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             9222 ; 433  |
                             9223 ; 434  |typedef union               
                             9224 ; 435  |{
                             9225 ; 436  |    struct {
                             9226 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             9227 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             9228 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             9229 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             9230 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             9231 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             9232 ; 443  |    } B;
                             9233 ; 444  |    int I;
                             9234 ; 445  |    unsigned int U;
                             9235 ; 446  |} mix_micinvr_type;
                             9236 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             9237 ; 448  |
                             9238 ; 449  |
                             9239 ; 450  |
                             9240 ; 451  |
                             9241 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             9242 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             9243 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             9244 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             9245 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             9246 ; 457  |
                             9247 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             9248 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             9249 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             9250 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             9251 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             9252 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             9253 ; 464  |
                             9254 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             9255 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             9256 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             9257 ; 468  |
                             9258 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             9259 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             9260 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             9261 ; 472  |
                             9262 ; 473  |typedef union               
                             9263 ; 474  |{
                             9264 ; 475  |    struct {
                             9265 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             9266 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             9267 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             9268 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             9269 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             9270 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             9271 ; 482  |    } B;
                             9272 ; 483  |    int I;
                             9273 ; 484  |    unsigned int U;
                             9274 ; 485  |} mix_line1invr_type;
                             9275 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             9276 ; 487  |
                             9277 ; 488  |
                             9278 ; 489  |
                             9279 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             9280 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             9281 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             9282 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             9283 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             9284 ; 495  |
                             9285 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             9286 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             9287 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             9288 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             9289 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             9290 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             9291 ; 502  |
                             9292 ; 503  |
                             9293 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             9294 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             9295 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             9296 ; 507  |
                             9297 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             9298 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             9299 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             9300 ; 511  |
                             9301 ; 512  |typedef union               
                             9302 ; 513  |{
                             9303 ; 514  |    struct {
                             9304 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             9305 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             9306 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             9307 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             9308 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             9309 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             9310 ; 521  |    } B;
                             9311 ; 522  |    int I;
                             9312 ; 523  |    unsigned int U;
                             9313 ; 524  |} mix_line2invr_type;
                             9314 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             9315 ; 526  |
                             9316 ; 527  |
                             9317 ; 528  |
                             9318 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             9319 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             9320 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             9321 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             9322 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             9323 ; 534  |
                             9324 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             9325 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             9326 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             9327 ; 538  |
                             9328 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             9329 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             9330 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             9331 ; 542  |
                             9332 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             9333 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             9334 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             9335 ; 546  |
                             9336 ; 547  |typedef union               
                             9337 ; 548  |{
                             9338 ; 549  |    struct {
                             9339 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             9340 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             9341 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             9342 ; 553  |    } B;
                             9343 ; 554  |    int I;
                             9344 ; 555  |    unsigned int U;
                             9345 ; 556  |} mix_dacinvr_type;
                             9346 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             9347 ; 558  |
                             9348 ; 559  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9349 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             9350 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             9351 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             9352 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             9353 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             9354 ; 565  |
                             9355 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             9356 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             9357 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             9358 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             9359 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             9360 ; 571  |
                             9361 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             9362 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             9363 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             9364 ; 575  |
                             9365 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             9366 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             9367 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             9368 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             9369 ; 580  |
                             9370 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             9371 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             9372 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             9373 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             9374 ; 585  |
                             9375 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             9376 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             9377 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETMASK)
                             9378 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             9379 ; 590  |
                             9380 ; 591  |typedef union               
                             9381 ; 592  |{
                             9382 ; 593  |    struct {
                             9383 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             9384 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             9385 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             9386 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             9387 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             9388 ; 599  |    } B;
                             9389 ; 600  |    int I;
                             9390 ; 601  |    unsigned int U;
                             9391 ; 602  |} mix_recselr_type;
                             9392 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             9393 ; 604  |
                             9394 ; 605  |
                             9395 ; 606  |
                             9396 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             9397 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             9398 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             9399 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             9400 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             9401 ; 612  |
                             9402 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             9403 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             9404 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             9405 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             9406 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             9407 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             9408 ; 619  |
                             9409 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             9410 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             9411 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             9412 ; 623  |
                             9413 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             9414 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             9415 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             9416 ; 627  |
                             9417 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             9418 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             9419 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             9420 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             9421 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             9422 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             9423 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             9424 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             9425 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             9426 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             9427 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             9428 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             9429 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             9430 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             9431 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             9432 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             9433 ; 644  |
                             9434 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             9435 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             9436 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             9437 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             9438 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             9439 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             9440 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             9441 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             9442 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             9443 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             9444 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             9445 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             9446 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             9447 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             9448 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             9449 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             9450 ; 661  |
                             9451 ; 662  |typedef union               
                             9452 ; 663  |{
                             9453 ; 664  |    struct {
                             9454 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             9455 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             9456 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             9457 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             9458 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             9459 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             9460 ; 671  |    } B;
                             9461 ; 672  |    int I;
                             9462 ; 673  |    unsigned int U;
                             9463 ; 674  |} mix_adcgainr_type;
                             9464 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             9465 ; 676  |
                             9466 ; 677  |
                             9467 ; 678  |
                             9468 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             9469 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             9470 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             9471 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             9472 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             9473 ; 684  |
                             9474 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             9475 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             9476 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             9477 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             9478 ; 689  |
                             9479 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             9480 ; 691  |
                             9481 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             9482 ; 693  |
                             9483 ; 694  |typedef union               
                             9484 ; 695  |{
                             9485 ; 696  |    struct {
                             9486 ; 697  |                int                     : 9;
                             9487 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             9488 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             9489 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             9490 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             9491 ; 702  |    } B;
                             9492 ; 703  |    int I;
                             9493 ; 704  |    unsigned int U;
                             9494 ; 705  |} mix_pwrdnr_type;
                             9495 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             9496 ; 707  |
                             9497 ; 708  |
                             9498 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             9499 ; 710  |
                             9500 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             9501 ; 712  |
                             9502 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             9503 ; 714  |
                             9504 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             9505 ; 716  |
                             9506 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             9507 ; 718  |
                             9508 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             9509 ; 720  |
                             9510 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             9511 ; 722  |
                             9512 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             9513 ; 724  |
                             9514 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             9515 ; 726  |
                             9516 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             9517 ; 728  |
                             9518 ; 729  |
                             9519 ; 730  |
                             9520 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             9521 ; 732  |
                             9522 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             9523 ; 734  |
                             9524 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             9525 ; 736  |
                             9526 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             9527 ; 738  |
                             9528 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             9529 ; 740  |
                             9530 ; 741  |
                             9531 ; 742  |
                             9532 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_TEST_DAC_CHOP_CLK_BITPOS)        
                             9533 ; 744  |
                             9534 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             9535 ; 746  |
                             9536 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             9537 ; 748  |
                             9538 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_CFG_BITPOS) 
                             9539 ; 750  |
                             9540 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_BITPOS) 
                             9541 ; 752  |
                             9542 ; 753  |
                             9543 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             9544 ; 755  |
                             9545 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)     
                             9546 ; 757  |
                             9547 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             9548 ; 759  |
                             9549 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             9550 ; 761  |
                             9551 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             9552 ; 763  |
                             9553 ; 764  |
                             9554 ; 765  |typedef union               
                             9555 ; 766  |{
                             9556 ; 767  |    struct {
                             9557 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             9558 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             9559 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             9560 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             9561 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             9562 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             9563 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             9564 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             9565 ; 776  |    } B;
                             9566 ; 777  |    int I;
                             9567 ; 778  |    unsigned int U;
                             9568 ; 779  |} mix_test_type;
                             9569 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Analog Persistent Config Register */
                             9570 ; 781  |
                             9571 ; 782  |
                             9572 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9573 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9574 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9575 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9576 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9577 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9578 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9579 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9580 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9581 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9582 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9583 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9584 ; 795  |
                             9585 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9586 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9587 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9588 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9589 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9590 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9591 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9592 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9593 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9594 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9595 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9596 ; 807  |
                             9597 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_DACVBGVAL_BITPOS)
                             9598 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_BITPOS)
                             9599 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9600 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS)
                             9601 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCREFV_BITPOS)
                             9602 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_BITPOS)
                             9603 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDWNS_BITPOS)
                             9604 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BITPOS)
                             9605 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BITPOS)
                             9606 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_PWR_BITPOS)
                             9607 ; 818  |
                             9608 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9609 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9610 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9611 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9612 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9613 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9614 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9615 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9616 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9617 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9618 ; 829  |
                             9619 ; 830  |typedef union               
                             9620 ; 831  |{
                             9621 ; 832  |    struct {
                             9622 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9623 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9624 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9625 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9626 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9627 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9628 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9629 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9630 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9631 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9632 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9633 ; 844  |    } B;
                             9634 ; 845  |    int I;
                             9635 ; 846  |    unsigned int U;
                             9636 ; 847  |} ref_ctrl_type;
                             9637 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9638 ; 849  |
                             9639 ; 850  |
                             9640 ; 851  |
                             9641 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9642 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9643 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9644 ; 855  |//////  DAC Registers
                             9645 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9646 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9647 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9648 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             9649 ; 860  |
                             9650 ; 861  |
                             9651 ; 862  |
                             9652 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             9653 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9654 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9655 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9656 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9657 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9658 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9659 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9660 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9661 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9662 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9663 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9664 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9665 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9666 ; 877  |
                             9667 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9668 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9669 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9670 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9671 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9672 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9673 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9674 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9675 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9676 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9677 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9678 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9679 ; 890  |
                             9680 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9681 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9682 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9683 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9684 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9685 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9686 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9687 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9688 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9689 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9690 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9691 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9692 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9693 ; 904  |
                             9694 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9695 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9696 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9697 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9698 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9699 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9700 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9701 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9702 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9703 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9704 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9705 ; 916  |
                             9706 ; 917  |
                             9707 ; 918  |typedef union               
                             9708 ; 919  |{
                             9709 ; 920  |    struct {
                             9710 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9711 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9712 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             9713 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9714 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             9715 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9716 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9717 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9718 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9719 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9720 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9721 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9722 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9723 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9724 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9725 ; 936  |    } B;
                             9726 ; 937  |    int I;
                             9727 ; 938  |    unsigned int U;
                             9728 ; 939  |} dac_csr_type;
                             9729 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9730 ; 941  |
                             9731 ; 942  |
                             9732 ; 943  |
                             9733 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9734 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9735 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9736 ; 947  |
                             9737 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9738 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9739 ; 950  |
                             9740 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9741 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9742 ; 953  |
                             9743 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9744 ; 955  |
                             9745 ; 956  |typedef union               
                             9746 ; 957  |{
                             9747 ; 958  |    struct {
                             9748 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9749 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9750 ; 961  |    } B;
                             9751 ; 962  |    int I;
                             9752 ; 963  |    unsigned int U;
                             9753 ; 964  |} dac_srr_type;
                             9754 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9755 ; 966  |
                             9756 ; 967  |
                             9757 ; 968  |
                             9758 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9759 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9760 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9761 ; 972  |
                             9762 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9763 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9764 ; 975  |
                             9765 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9766 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                             9767 ; 978  |
                             9768 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9769 ; 980  |
                             9770 ; 981  |typedef union               
                             9771 ; 982  |{
                             9772 ; 983  |    struct {
                             9773 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9774 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9775 ; 986  |    } B;
                             9776 ; 987  |    int I;
                             9777 ; 988  |    unsigned int U;
                             9778 ; 989  |} dac_wcr_type;
                             9779 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9780 ; 991  |
                             9781 ; 992  |
                             9782 ; 993  |
                             9783 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9784 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9785 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9786 ; 997  |
                             9787 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9788 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9789 ; 1000 |
                             9790 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9791 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                             9792 ; 1003 |
                             9793 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9794 ; 1005 |
                             9795 ; 1006 |typedef union               
                             9796 ; 1007 |{
                             9797 ; 1008 |    struct {
                             9798 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9799 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9800 ; 1011 |    } B;
                             9801 ; 1012 |    int I;
                             9802 ; 1013 |    unsigned int U;
                             9803 ; 1014 |} dac_cpr_type;
                             9804 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9805 ; 1016 |
                             9806 ; 1017 |
                             9807 ; 1018 |
                             9808 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9809 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9810 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9811 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9812 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9813 ; 1024 |
                             9814 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9815 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9816 ; 1027 |
                             9817 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9818 ; 1029 |
                             9819 ; 1030 |typedef union               
                             9820 ; 1031 |{
                             9821 ; 1032 |    struct {
                             9822 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9823 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9824 ; 1035 |    } B;
                             9825 ; 1036 |    int I;
                             9826 ; 1037 |    unsigned int U;
                             9827 ; 1038 |} dac_mr_type;
                             9828 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9829 ; 1040 |
                             9830 ; 1041 |
                             9831 ; 1042 |
                             9832 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9833 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9834 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9835 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9836 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             9837 ; 1048 |
                             9838 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9839 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                             9840 ; 1051 |
                             9841 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9842 ; 1053 |
                             9843 ; 1054 |typedef union               
                             9844 ; 1055 |{
                             9845 ; 1056 |    struct {
                             9846 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9847 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9848 ; 1059 |    } B;
                             9849 ; 1060 |    int I;
                             9850 ; 1061 |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9851 ; 1062 |} dac_bar_type;
                             9852 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9853 ; 1064 |
                             9854 ; 1065 |
                             9855 ; 1066 |
                             9856 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9857 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9858 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9859 ; 1070 |
                             9860 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             9861 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             9862 ; 1073 |
                             9863 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                             9864 ; 1075 |
                             9865 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             9866 ; 1077 |
                             9867 ; 1078 |typedef union               
                             9868 ; 1079 |{
                             9869 ; 1080 |    struct {
                             9870 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             9871 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             9872 ; 1083 |    } B;
                             9873 ; 1084 |    int I;
                             9874 ; 1085 |    unsigned int U;
                             9875 ; 1086 |} dac_icr_type;
                             9876 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             9877 ; 1088 |
                             9878 ; 1089 |
                             9879 ; 1090 |
                             9880 ; 1091 |
                             9881 ; 1092 |
                             9882 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             9883 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             9884 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             9885 ; 1096 |//////  ADC Registers
                             9886 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             9887 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             9888 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             9889 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             9890 ; 1101 |
                             9891 ; 1102 |
                             9892 ; 1103 |
                             9893 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             9894 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             9895 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             9896 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             9897 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             9898 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             9899 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             9900 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             9901 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             9902 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             9903 ; 1114 |
                             9904 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             9905 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             9906 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             9907 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             9908 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             9909 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             9910 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             9911 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             9912 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             9913 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             9914 ; 1125 |
                             9915 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             9916 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             9917 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             9918 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             9919 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             9920 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS)        
                             9921 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BITPOS)        
                             9922 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             9923 ; 1134 |
                             9924 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             9925 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             9926 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             9927 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             9928 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             9929 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             9930 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             9931 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             9932 ; 1143 |
                             9933 ; 1144 |typedef union               
                             9934 ; 1145 |{
                             9935 ; 1146 |    struct {
                             9936 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             9937 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             9938 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             9939 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             9940 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             9941 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             9942 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             9943 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             9944 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             9945 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             9946 ; 1157 |    } B;
                             9947 ; 1158 |    int I;
                             9948 ; 1159 |    unsigned int U;
                             9949 ; 1160 |} adc_csr_type;
                             9950 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             9951 ; 1162 |
                             9952 ; 1163 |
                             9953 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             9954 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             9955 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             9956 ; 1167 |
                             9957 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             9958 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             9959 ; 1170 |
                             9960 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                             9961 ; 1172 |
                             9962 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             9963 ; 1174 |
                             9964 ; 1175 |typedef union               
                             9965 ; 1176 |{
                             9966 ; 1177 |    struct {
                             9967 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             9968 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             9969 ; 1180 |    } B;
                             9970 ; 1181 |    int I;
                             9971 ; 1182 |    unsigned int U;
                             9972 ; 1183 |} adc_wcr_type;
                             9973 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             9974 ; 1185 |
                             9975 ; 1186 |
                             9976 ; 1187 |
                             9977 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             9978 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             9979 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             9980 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             9981 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             9982 ; 1193 |
                             9983 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             9984 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                             9985 ; 1196 |
                             9986 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             9987 ; 1198 |
                             9988 ; 1199 |typedef union               
                             9989 ; 1200 |{
                             9990 ; 1201 |    struct {
                             9991 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             9992 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             9993 ; 1204 |    } B;
                             9994 ; 1205 |    int I;
                             9995 ; 1206 |    unsigned int U;
                             9996 ; 1207 |} adc_bar_type;
                             9997 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             9998 ; 1209 |
                             9999 ; 1210 |
                            10000 ; 1211 |
                            10001 ; 1212 |
                            10002 ; 1213 |
                            10003 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                            10004 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                            10005 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                            10006 ; 1217 |
                            10007 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                            10008 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                            10009 ; 1220 |
                            10010 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                            10011 ; 1222 |
                            10012 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                            10013 ; 1224 |
                            10014 ; 1225 |typedef union               
                            10015 ; 1226 |{
                            10016 ; 1227 |    struct {
                            10017 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                            10018 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                            10019 ; 1230 |    } B;
                            10020 ; 1231 |    int I;
                            10021 ; 1232 |    unsigned int U;
                            10022 ; 1233 |} adc_cpr_type;
                            10023 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                            10024 ; 1235 |
                            10025 ; 1236 |
                            10026 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                            10027 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                            10028 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                            10029 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                            10030 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                            10031 ; 1242 |
                            10032 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                            10033 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                            10034 ; 1245 |
                            10035 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                            10036 ; 1247 |
                            10037 ; 1248 |typedef union               
                            10038 ; 1249 |{
                            10039 ; 1250 |    struct {
                            10040 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                            10041 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                            10042 ; 1253 |    } B;
                            10043 ; 1254 |    int I;
                            10044 ; 1255 |    unsigned int U;
                            10045 ; 1256 |} adc_mr_type;
                            10046 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                            10047 ; 1258 |
                            10048 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                            10049 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                            10050 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                            10051 ; 1262 |
                            10052 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                            10053 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                            10054 ; 1265 |
                            10055 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                            10056 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                            10057 ; 1268 |
                            10058 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                            10059 ; 1270 |
                            10060 ; 1271 |typedef union               
                            10061 ; 1272 |{
                            10062 ; 1273 |    struct {
                            10063 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                            10064 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                            10065 ; 1276 |    } B;
                            10066 ; 1277 |    int I;
                            10067 ; 1278 |    unsigned int U;
                            10068 ; 1279 |} adc_srr_type;
                            10069 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                            10070 ; 1281 |
                            10071 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                            10072 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                            10073 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                            10074 ; 1285 |
                            10075 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                            10076 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                            10077 ; 1288 |
                            10078 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                            10079 ; 1290 |
                            10080 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                            10081 ; 1292 |
                            10082 ; 1293 |typedef union               
                            10083 ; 1294 |{
                            10084 ; 1295 |    struct {
                            10085 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                            10086 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                            10087 ; 1298 |    } B;
                            10088 ; 1299 |    int I;
                            10089 ; 1300 |    unsigned int U;
                            10090 ; 1301 |} adc_icr_type;
                            10091 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                            10092 ; 1303 |
                            10093 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            10094 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            10095 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10096 ; 1307 |
                            10097 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                            10098 ; 1309 |
                            10099 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                            10100 ; 1311 |
                            10101 ; 1312 |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10102 ; 1313 |
                            10103 
                            10105 
                            10106 ; 20   |#include "regsdcdc.h"
                            10107 
                            10109 
                            10110 ; 1    |#if !(defined(regsdcdcinc))
                            10111 ; 2    |
                            10112 ; 3    |#define regssysteminc 1
                            10113 ; 4    |
                            10114 ; 5    |
                            10115 ; 6    |
                            10116 ; 7    |#include "types.h"
                            10117 
                            10119 
                            10120 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10121 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10122 ; 3    |//
                            10123 ; 4    |// Filename: types.h
                            10124 ; 5    |// Description: Standard data types
                            10125 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10126 ; 7    |
                            10127 ; 8    |#ifndef _TYPES_H
                            10128 ; 9    |#define _TYPES_H
                            10129 ; 10   |
                            10130 ; 11   |// TODO:  move this outta here!
                            10131 ; 12   |#if !defined(NOERROR)
                            10132 ; 13   |#define NOERROR 0
                            10133 ; 14   |#define SUCCESS 0
                            10134 ; 15   |#endif 
                            10135 ; 16   |#if !defined(SUCCESS)
                            10136 ; 17   |#define SUCCESS  0
                            10137 ; 18   |#endif
                            10138 ; 19   |#if !defined(ERROR)
                            10139 ; 20   |#define ERROR   -1
                            10140 ; 21   |#endif
                            10141 ; 22   |#if !defined(FALSE)
                            10142 ; 23   |#define FALSE 0
                            10143 ; 24   |#endif
                            10144 ; 25   |#if !defined(TRUE)
                            10145 ; 26   |#define TRUE  1
                            10146 ; 27   |#endif
                            10147 ; 28   |
                            10148 ; 29   |#if !defined(NULL)
                            10149 ; 30   |#define NULL 0
                            10150 ; 31   |#endif
                            10151 ; 32   |
                            10152 ; 33   |#define MAX_INT     0x7FFFFF
                            10153 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10154 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10155 ; 36   |#define MAX_ULONG   (-1) 
                            10156 ; 37   |
                            10157 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10158 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10159 ; 40   |
                            10160 ; 41   |
                            10161 ; 42   |#define BYTE    unsigned char       // btVarName
                            10162 ; 43   |#define CHAR    signed char         // cVarName
                            10163 ; 44   |#define USHORT  unsigned short      // usVarName
                            10164 ; 45   |#define SHORT   unsigned short      // sVarName
                            10165 ; 46   |#define WORD    unsigned int        // wVarName
                            10166 ; 47   |#define INT     signed int          // iVarName
                            10167 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10168 ; 49   |#define LONG    signed long         // lVarName
                            10169 ; 50   |#define BOOL    unsigned int        // bVarName
                            10170 ; 51   |#define FRACT   _fract              // frVarName
                            10171 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10172 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10173 ; 54   |#define FLOAT   float               // fVarName
                            10174 ; 55   |#define DBL     double              // dVarName
                            10175 ; 56   |#define ENUM    enum                // eVarName
                            10176 ; 57   |#define CMX     _complex            // cmxVarName
                            10177 ; 58   |typedef WORD UCS3;                   // 
                            10178 ; 59   |
                            10179 ; 60   |#define UINT16  unsigned short
                            10180 ; 61   |#define UINT8   unsigned char   
                            10181 ; 62   |#define UINT32  unsigned long
                            10182 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10183 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            10184 ; 65   |#define WCHAR   UINT16
                            10185 ; 66   |
                            10186 ; 67   |//UINT128 is 16 bytes or 6 words
                            10187 ; 68   |typedef struct UINT128_3500 {   
                            10188 ; 69   |    int val[6];     
                            10189 ; 70   |} UINT128_3500;
                            10190 ; 71   |
                            10191 ; 72   |#define UINT128   UINT128_3500
                            10192 ; 73   |
                            10193 ; 74   |// Little endian word packed byte strings:   
                            10194 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10195 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10196 ; 77   |// Little endian word packed byte strings:   
                            10197 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10198 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10199 ; 80   |
                            10200 ; 81   |// Declare Memory Spaces To Use When Coding
                            10201 ; 82   |// A. Sector Buffers
                            10202 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10203 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10204 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10205 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10206 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10207 ; 88   |// B. Media DDI Memory
                            10208 ; 89   |#define MEDIA_DDI_MEM _Y
                            10209 ; 90   |
                            10210 ; 91   |
                            10211 ; 92   |
                            10212 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10213 ; 94   |// Examples of circular pointers:
                            10214 ; 95   |//    INT CIRC cpiVarName
                            10215 ; 96   |//    DWORD CIRC cpdwVarName
                            10216 ; 97   |
                            10217 ; 98   |#define RETCODE INT                 // rcVarName
                            10218 ; 99   |
                            10219 ; 100  |// generic bitfield structure
                            10220 ; 101  |struct Bitfield {
                            10221 ; 102  |    unsigned int B0  :1;
                            10222 ; 103  |    unsigned int B1  :1;
                            10223 ; 104  |    unsigned int B2  :1;
                            10224 ; 105  |    unsigned int B3  :1;
                            10225 ; 106  |    unsigned int B4  :1;
                            10226 ; 107  |    unsigned int B5  :1;
                            10227 ; 108  |    unsigned int B6  :1;
                            10228 ; 109  |    unsigned int B7  :1;
                            10229 ; 110  |    unsigned int B8  :1;
                            10230 ; 111  |    unsigned int B9  :1;
                            10231 ; 112  |    unsigned int B10 :1;
                            10232 ; 113  |    unsigned int B11 :1;
                            10233 ; 114  |    unsigned int B12 :1;
                            10234 ; 115  |    unsigned int B13 :1;
                            10235 ; 116  |    unsigned int B14 :1;
                            10236 ; 117  |    unsigned int B15 :1;
                            10237 ; 118  |    unsigned int B16 :1;
                            10238 ; 119  |    unsigned int B17 :1;
                            10239 ; 120  |    unsigned int B18 :1;
                            10240 ; 121  |    unsigned int B19 :1;
                            10241 ; 122  |    unsigned int B20 :1;
                            10242 ; 123  |    unsigned int B21 :1;
                            10243 ; 124  |    unsigned int B22 :1;
                            10244 ; 125  |    unsigned int B23 :1;
                            10245 ; 126  |};
                            10246 ; 127  |
                            10247 ; 128  |union BitInt {
                            10248 ; 129  |        struct Bitfield B;
                            10249 ; 130  |        int        I;
                            10250 ; 131  |};
                            10251 ; 132  |
                            10252 ; 133  |#define MAX_MSG_LENGTH 10
                            10253 ; 134  |struct CMessage
                            10254 ; 135  |{
                            10255 ; 136  |        unsigned int m_uLength;
                            10256 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10257 ; 138  |};
                            10258 ; 139  |
                            10259 ; 140  |typedef struct {
                            10260 ; 141  |    WORD m_wLength;
                            10261 ; 142  |    WORD m_wMessage;
                            10262 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10263 ; 144  |} Message;
                            10264 ; 145  |
                            10265 ; 146  |struct MessageQueueDescriptor
                            10266 ; 147  |{
                            10267 ; 148  |        int *m_pBase;
                            10268 ; 149  |        int m_iModulo;
                            10269 ; 150  |        int m_iSize;
                            10270 ; 151  |        int *m_pHead;
                            10271 ; 152  |        int *m_pTail;
                            10272 ; 153  |};
                            10273 ; 154  |
                            10274 ; 155  |struct ModuleEntry
                            10275 ; 156  |{
                            10276 ; 157  |    int m_iSignaledEventMask;
                            10277 ; 158  |    int m_iWaitEventMask;
                            10278 ; 159  |    int m_iResourceOfCode;
                            10279 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10280 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            10281 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10282 ; 163  |    int m_uTimeOutHigh;
                            10283 ; 164  |    int m_uTimeOutLow;
                            10284 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10285 ; 166  |};
                            10286 ; 167  |
                            10287 ; 168  |union WaitMask{
                            10288 ; 169  |    struct B{
                            10289 ; 170  |        unsigned int m_bNone     :1;
                            10290 ; 171  |        unsigned int m_bMessage  :1;
                            10291 ; 172  |        unsigned int m_bTimer    :1;
                            10292 ; 173  |        unsigned int m_bButton   :1;
                            10293 ; 174  |    } B;
                            10294 ; 175  |    int I;
                            10295 ; 176  |} ;
                            10296 ; 177  |
                            10297 ; 178  |
                            10298 ; 179  |struct Button {
                            10299 ; 180  |        WORD wButtonEvent;
                            10300 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10301 ; 182  |};
                            10302 ; 183  |
                            10303 ; 184  |struct Message {
                            10304 ; 185  |        WORD wMsgLength;
                            10305 ; 186  |        WORD wMsgCommand;
                            10306 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10307 ; 188  |};
                            10308 ; 189  |
                            10309 ; 190  |union EventTypes {
                            10310 ; 191  |        struct CMessage msg;
                            10311 ; 192  |        struct Button Button ;
                            10312 ; 193  |        struct Message Message;
                            10313 ; 194  |};
                            10314 ; 195  |
                            10315 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10316 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10317 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10318 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10319 ; 200  |
                            10320 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10321 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10322 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10323 ; 204  |
                            10324 ; 205  |#if DEBUG
                            10325 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10326 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10327 ; 208  |#else 
                            10328 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            10329 ; 210  |#define DebugBuildAssert(x)    
                            10330 ; 211  |#endif
                            10331 ; 212  |
                            10332 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10333 ; 214  |//  #pragma asm
                            10334 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10335 ; 216  |//  #pragma endasm
                            10336 ; 217  |
                            10337 ; 218  |
                            10338 ; 219  |#ifdef COLOR_262K
                            10339 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            10340 ; 221  |#elif defined(COLOR_65K)
                            10341 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            10342 ; 223  |#else
                            10343 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            10344 ; 225  |#endif
                            10345 ; 226  |    
                            10346 ; 227  |#endif // #ifndef _TYPES_H
                            10347 
                            10349 
                            10350 ; 8    |
                            10351 ; 9    |
                            10352 ; 10   |
                            10353 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10354 ; 12   |
                            10355 ; 13   |//   SYSTEM STMP Registers 
                            10356 ; 14   |//      Last Edited 2.19.2003 M. May
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10357 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10358 ; 16   |
                            10359 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                            10360 ; 18   |
                            10361 ; 19   |
                            10362 ; 20   |
                            10363 ; 21   |
                            10364 ; 22   |
                            10365 ; 23   |
                            10366 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            10367 ; 25   |
                            10368 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                            10369 ; 27   |
                            10370 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                            10371 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                            10372 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                            10373 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                            10374 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                            10375 ; 33   |
                            10376 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                            10377 ; 35   |
                            10378 ; 36   |
                            10379 ; 37   |
                            10380 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                            10381 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                            10382 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                            10383 ; 41   |
                            10384 ; 42   |
                            10385 ; 43   |
                            10386 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBU_BITPOS)        
                            10387 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL0_PLEVBO_BITPOS) 
                            10388 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NLEV_BITPOS)  
                            10389 ; 47   |
                            10390 ; 48   |
                            10391 ; 49   |
                            10392 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                            10393 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                            10394 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                            10395 ; 53   |
                            10396 ; 54   |
                            10397 ; 55   |
                            10398 ; 56   |
                            10399 ; 57   |
                            10400 ; 58   |typedef union               
                            10401 ; 59   |{
                            10402 ; 60   |    struct {
                            10403 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                            10404 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                            10405 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                            10406 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                            10407 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                            10408 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                            10409 ; 67   |    } B;
                            10410 ; 68   |    unsigned int I;
                            10411 ; 69   |} dcdc1_ctrl0_type;
                            10412 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* DcDc#1 Limit Level Register */
                            10413 ; 71   |
                            10414 ; 72   |
                            10415 ; 73   |
                            10416 ; 74   |
                            10417 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                            10418 ; 76   |
                            10419 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                            10420 ; 78   |
                            10421 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                            10422 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                            10423 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                            10424 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                            10425 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                            10426 ; 84   |
                            10427 ; 85   |
                            10428 ; 86   |
                            10429 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                            10430 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                            10431 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                            10432 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                            10433 ; 91   |
                            10434 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS)        
                            10435 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS) 
                            10436 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FFOR_BITPOS)  
                            10437 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CTRL1_PFMCTRL_BITPOS)   
                            10438 ; 96   |
                            10439 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                            10440 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                            10441 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                            10442 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                            10443 ; 101  |
                            10444 ; 102  |
                            10445 ; 103  |typedef union               
                            10446 ; 104  |{
                            10447 ; 105  |    struct {
                            10448 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                            10449 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                            10450 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10451 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                            10452 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                            10453 ; 111  |    } B;
                            10454 ; 112  |    unsigned int I;
                            10455 ; 113  |} dcdc1_ctrl1_type;
                            10456 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* DcDc#1 Ctrl #1 Register */
                            10457 ; 115  |
                            10458 ; 116  |
                            10459 ; 117  |
                            10460 ; 118  |
                            10461 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                            10462 ; 120  |
                            10463 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                            10464 ; 122  |
                            10465 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                            10466 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                            10467 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                            10468 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                            10469 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                            10470 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                            10471 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                            10472 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                            10473 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                            10474 ; 132  |
                            10475 ; 133  |
                            10476 ; 134  |
                            10477 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                            10478 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                            10479 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                            10480 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                            10481 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                            10482 ; 140  |
                            10483 ; 141  |
                            10484 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                            10485 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                            10486 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                            10487 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                            10488 ; 146  |
                            10489 ; 147  |
                            10490 ; 148  |
                            10491 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)     
                            10492 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK) 
                            10493 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK)  
                            10494 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK)  
                            10495 ; 153  |
                            10496 ; 154  |
                            10497 ; 155  |typedef union               
                            10498 ; 156  |{
                            10499 ; 157  |    struct {
                            10500 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                            10501 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                            10502 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                            10503 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                            10504 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                            10505 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                            10506 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                            10507 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                            10508 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                            10509 ; 167  |    } B;
                            10510 ; 168  |    unsigned int I;
                            10511 ; 169  |} dcdc_vddio_type;
                            10512 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* DcDc VDDIO Register */
                            10513 ; 171  |
                            10514 ; 172  |
                            10515 ; 173  |
                            10516 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            10517 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                            10518 ; 176  |
                            10519 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                            10520 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                            10521 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                            10522 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                            10523 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                            10524 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                            10525 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                            10526 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                            10527 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                            10528 ; 186  |
                            10529 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                            10530 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                            10531 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                            10532 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                            10533 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                            10534 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                            10535 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                            10536 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                            10537 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                            10538 ; 196  |
                            10539 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)     
                            10540 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                            10541 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)  
                            10542 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)  
                            10543 ; 201  |
                            10544 ; 202  |typedef union               
                            10545 ; 203  |{
                            10546 ; 204  |    struct {
                            10547 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                            10548 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                            10549 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                            10550 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                            10551 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                            10552 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                            10553 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                            10554 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                            10555 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                            10556 ; 214  |    } B;
                            10557 ; 215  |   unsigned int I;
                            10558 ; 216  |        unsigned U;
                            10559 ; 217  |} dcdc_vddd_type;
                            10560 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc VDDD Register */
                            10561 ; 219  |
                            10562 ; 220  |
                            10563 ; 221  |
                            10564 ; 222  |
                            10565 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                            10566 ; 224  |
                            10567 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                            10568 ; 226  |
                            10569 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10570 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10571 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10572 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10573 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10574 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10575 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10576 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10577 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10578 ; 236  |
                            10579 ; 237  |
                            10580 ; 238  |
                            10581 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10582 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10583 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10584 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10585 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10586 ; 244  |
                            10587 ; 245  |
                            10588 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10589 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10590 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10591 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<<HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10592 ; 250  |
                            10593 ; 251  |
                            10594 ; 252  |
                            10595 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)     
                            10596 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10597 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)  
                            10598 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)  
                            10599 ; 257  |
                            10600 ; 258  |
                            10601 ; 259  |typedef union               
                            10602 ; 260  |{
                            10603 ; 261  |    struct {
                            10604 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10605 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10606 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10607 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10608 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10609 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10610 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10611 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10612 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10613 ; 271  |    } B;
                            10614 ; 272  |    unsigned int I;
                            10615 ; 273  |} dcdc_vdda_type;
                            10616 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc VDDA Register */
                            10617 ; 275  |
                            10618 ; 276  |
                            10619 ; 277  |
                            10620 ; 278  |
                            10621 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10622 ; 280  |
                            10623 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10624 ; 282  |
                            10625 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10626 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10627 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10628 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10629 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10630 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10631 ; 289  |
                            10632 ; 290  |
                            10633 ; 291  |
                            10634 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10635 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10636 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10637 ; 295  |
                            10638 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBU_BITPOS)        
                            10639 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL0_PLEVBO_BITPOS) 
                            10640 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NLEV_BITPOS)  
                            10641 ; 299  |
                            10642 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10643 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10644 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10645 ; 303  |
                            10646 ; 304  |
                            10647 ; 305  |typedef union               
                            10648 ; 306  |{
                            10649 ; 307  |    struct {
                            10650 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10651 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10652 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10653 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10654 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                            10655 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10656 ; 314  |    } B;
                            10657 ; 315  |    unsigned int I;
                            10658 ; 316  |} dcdc2_ctrl0_type; 
                            10659 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* DcDc#2 Limit Level Register */
                            10660 ; 318  |
                            10661 ; 319  |
                            10662 ; 320  |
                            10663 ; 321  |
                            10664 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10665 ; 323  |
                            10666 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10667 ; 325  |
                            10668 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10669 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10670 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10671 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10672 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10673 ; 331  |
                            10674 ; 332  |
                            10675 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10676 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10677 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10678 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10679 ; 337  |
                            10680 ; 338  |
                            10681 ; 339  |
                            10682 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS)        
                            10683 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS) 
                            10684 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FFOR_BITPOS)  
                            10685 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CTRL1_PFMCTRL_BITPOS)  
                            10686 ; 344  |
                            10687 ; 345  |
                            10688 ; 346  |
                            10689 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10690 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10691 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10692 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10693 ; 351  |
                            10694 ; 352  |
                            10695 ; 353  |typedef union               
                            10696 ; 354  |{
                            10697 ; 355  |    struct {
                            10698 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10699 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10700 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10701 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10702 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10703 ; 361  |    } B;
                            10704 ; 362  |    unsigned int I;
                            10705 ; 363  |} dcdc2_ctrl1_type;
                            10706 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* DcDc#2 Ctrl Register #1 */
                            10707 ; 365  |
                            10708 ; 366  |
                            10709 ; 367  |
                            10710 ; 368  |
                            10711 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10712 ; 370  |
                            10713 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10714 ; 372  |
                            10715 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10716 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10717 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10718 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10719 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10720 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                            10721 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10722 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10723 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10724 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10725 ; 383  |
                            10726 ; 384  |
                            10727 ; 385  |
                            10728 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10729 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10730 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10731 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10732 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10733 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10734 ; 392  |
                            10735 ; 393  |
                            10736 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWRUP_BITPOS)        
                            10737 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC1_START_COUNT_BITPOS)        
                            10738 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BITPOS) 
                            10739 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWRUP_BITPOS)        
                            10740 ; 398  |
                            10741 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SPEED_OSC2_START_COUNT_BITPOS)        
                            10742 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BITPOS) 
                            10743 ; 401  |
                            10744 ; 402  |
                            10745 ; 403  |
                            10746 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10747 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10748 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10749 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10750 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10751 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10752 ; 410  |
                            10753 ; 411  |
                            10754 ; 412  |typedef union               
                            10755 ; 413  |{
                            10756 ; 414  |    struct {
                            10757 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10758 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10759 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10760 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10761 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10762 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10763 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10764 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10765 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10766 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                            10767 ; 425  |    } B;
                            10768 ; 426  |    unsigned int I;
                            10769 ; 427  |} speed_type;
                            10770 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measurement Register */
                            10771 ; 429  |
                            10772 ; 430  |
                            10773 ; 431  |
                            10774 ; 432  |
                            10775 ; 433  |
                            10776 ; 434  |
                            10777 ; 435  |
                            10778 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10779 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10780 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10781 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10782 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10783 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10784 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10785 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10786 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10787 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10788 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                            10789 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10790 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10791 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10792 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10793 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10794 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10795 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10796 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10797 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10798 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10799 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10800 ; 458  |
                            10801 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10802 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10803 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10804 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10805 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10806 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10807 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10808 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10809 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10810 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10811 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10812 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10813 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10814 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10815 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10816 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10817 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10818 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10819 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10820 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10821 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10822 ; 480  |
                            10823 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)
                            10824 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)
                            10825 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1)<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10826 ; 484  |
                            10827 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10828 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10829 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10830 ; 488  |
                            10831 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the change should happen
                            10832 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10833 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10834 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)+((1<<HW_DCDC_TBR_DC
                                  DC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10835 ; 493  |
                            10836 ; 494  |typedef union               
                            10837 ; 495  |{
                            10838 ; 496  |    struct {
                            10839 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10840 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10841 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10842 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10843 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10844 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10845 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10846 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10847 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10848 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10849 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10850 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10851 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10852 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10853 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10854 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10855 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10856 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10857 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10858 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10859 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            10860 ; 518  |    } B;
                            10861 ; 519  |    unsigned int I;
                            10862 ; 520  |} usb_dcdctbr_type;
                            10863 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADDR+8))    /* Analog test bit register*/
                            10864 ; 522  |
                            10865 ; 523  |
                            10866 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            10867 ; 525  |
                            10868 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            10869 ; 527  |
                            10870 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            10871 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            10872 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            10873 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            10874 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            10875 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            10876 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            10877 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            10878 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                            10879 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            10880 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            10881 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            10882 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            10883 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            10884 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            10885 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            10886 ; 544  |
                            10887 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            10888 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            10889 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            10890 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            10891 ; 549  |
                            10892 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            10893 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            10894 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            10895 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            10896 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            10897 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            10898 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            10899 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            10900 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            10901 ; 559  |
                            10902 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            10903 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWD_BITPOS)        
                            10904 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_RES_BITPOS) 
                            10905 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_NIMH_BITPOS) 
                            10906 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                            10907 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            10908 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            10909 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            10910 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            10911 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            10912 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            10913 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            10914 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            10915 ; 573  |
                            10916 ; 574  |
                            10917 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK)     
                            10918 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            10919 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            10920 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            10921 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            10922 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK)     
                            10923 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK)     
                            10924 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK) 
                            10925 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK) 
                            10926 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK) 
                            10927 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK) 
                            10928 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK) 
                            10929 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK) 
                            10930 ; 588  |
                            10931 ; 589  |typedef union               
                            10932 ; 590  |{
                            10933 ; 591  |    struct {
                            10934 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            10935 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            10936 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            10937 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            10938 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            10939 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            10940 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH;
                            10941 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH;
                            10942 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            10943 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            10944 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            10945 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            10946 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            10947 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                            10948 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            10949 ; 607  |    } B;
                            10950 ; 608  |    unsigned int I;
                            10951 ; 609  |} usb_pwr_charge_type;
                            10952 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17))    /* Analog Persistent Config Register */
                            10953 ; 611  |
                            10954 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            10955 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            10956 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            10957 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            10958 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            10959 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            10960 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            10961 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            10962 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            10963 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            10964 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            10965 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            10966 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            10967 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            10968 ; 626  |
                            10969 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            10970 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                            10971 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            10972 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            10973 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            10974 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            10975 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                            10976 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            10977 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            10978 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            10979 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            10980 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            10981 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            10982 ; 640  |
                            10983 ; 641  |typedef union               
                            10984 ; 642  |{
                            10985 ; 643  |    struct {       
                            10986 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            10987 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            10988 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            10989 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            10990 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            10991 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            10992 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            10993 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            10994 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            10995 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            10996 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            10997 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                            10998 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            10999 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            11000 ; 658  |    } B;
                            11001 ; 659  |    int I;
                            11002 ; 660  |} usb_dcdcpersist_type;
                            11003 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASEADDR+15))    /* Analog test bit register*/
                            11004 ; 662  |
                            11005 ; 663  |
                            11006 ; 664  |
                            11007 ; 665  |#endif
                            11008 ; 666  |
                            11009 ; 667  |
                            11010 ; 668  |
                            11011 
                            11013 
                            11014 ; 21   |#include "regsemc.h"
                            11015 
                            11017 
                            11018 ; 1    |#if !(defined(__REGS_EMC_INC))
                            11019 ; 2    |#define __REGS_EMC_INC 1
                            11020 ; 3    |
                            11021 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            11022 ; 5    |//   Module base addresses
                            11023 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11024 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            11025 ; 8    |
                            11026 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            11027 ; 10   |//  EMC Registers
                            11028 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            11029 ; 12   |
                            11030 ; 13   |
                            11031 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            11032 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            11033 ; 16   |
                            11034 ; 17   |typedef union               /*Flash Control Register*/
                            11035 ; 18   |{
                            11036 ; 19   |    struct
                            11037 ; 20   |    {
                            11038 ; 21   |    int KICK        :1;
                            11039 ; 22   |    int RW          :1;
                            11040 ; 23   |    int TCIE        :1;
                            11041 ; 24   |    int IRQP        :1;
                            11042 ; 25   |    unsigned MMD    :2;
                            11043 ; 26   |    unsigned NB     :11;
                            11044 ; 27   |    unsigned RSVD   :4;
                            11045 ; 28   |    int SRST        :1;
                            11046 ; 29   |    } B;
                            11047 ; 30   |    int I;
                            11048 ; 31   |} flcr_type;
                            11049 ; 32   |
                            11050 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            11051 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            11052 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            11053 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            11054 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            11055 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            11056 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            11057 ; 40   |
                            11058 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            11059 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            11060 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            11061 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            11062 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            11063 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            11064 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            11065 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            11066 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            11067 ; 50   |
                            11068 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            11069 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            11070 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            11071 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            11072 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            11073 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            11074 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            11075 ; 58   |
                            11076 ; 59   |
                            11077 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            11078 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            11079 ; 62   |
                            11080 ; 63   |typedef union           /* Flash Start Address Low*/
                            11081 ; 64   |{
                            11082 ; 65   |    struct
                            11083 ; 66   |    {
                            11084 ; 67   |    unsigned XA     : 24;
                            11085 ; 68   |    } B;
                            11086 ; 69   |    int I;
                            11087 ; 70   |} flsalr_type;
                            11088 ; 71   |
                            11089 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            11090 ; 73   |
                            11091 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            11092 ; 75   |
                            11093 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            11094 ; 77   |
                            11095 ; 78   |
                            11096 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            11097 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            11098 ; 81   |
                            11099 ; 82   |typedef union           /* Flash Start Address High*/
                            11100 ; 83   |{
                            11101 ; 84   |    struct
                            11102 ; 85   |    {
                            11103 ; 86   |    unsigned XA     :8;
                            11104 ; 87   |    unsigned DA     :16;
                            11105 ; 88   |    } B;
                            11106 ; 89   |    int I;
                            11107 ; 90   |} flsahr_type;
                            11108 ; 91   |
                            11109 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            11110 ; 93   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11111 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            11112 ; 95   |
                            11113 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            11114 ; 97   |
                            11115 ; 98   |
                            11116 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            11117 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            11118 ; 101  |
                            11119 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            11120 ; 103  |{
                            11121 ; 104  |    struct
                            11122 ; 105  |    {
                            11123 ; 106  |        int WP          :1;
                            11124 ; 107  |        int CDP         :1;
                            11125 ; 108  |        unsigned SM     :2;
                            11126 ; 109  |        int XATTR       :1;
                            11127 ; 110  |        int CRST        :1;
                            11128 ; 111  |        int XWT         :1;
                            11129 ; 112  |        int RI          :1;
                            11130 ; 113  |        int IFCE        :1;
                            11131 ; 114  |        int ISCE        :1;
                            11132 ; 115  |        int INCE        :1;
                            11133 ; 116  |        int IFCS        :1;
                            11134 ; 117  |        int ISCS        :1;
                            11135 ; 118  |        int INCS        :1;
                            11136 ; 119  |        unsigned CFAI   :2;
                            11137 ; 120  |        int XDDI        :1;
                            11138 ; 121  |        unsigned CS     :2;
                            11139 ; 122  |        int CRE         :1;
                            11140 ; 123  |        unsigned VS     :2;
                            11141 ; 124  |        int DASP        :1;
                            11142 ; 125  |        int MODE16      :1; 
                            11143 ; 126  |    } B;
                            11144 ; 127  |    int I;
                            11145 ; 128  |} flcfcr_type;
                            11146 ; 129  |
                            11147 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            11148 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            11149 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            11150 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            11151 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            11152 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            11153 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            11154 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            11155 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            11156 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            11157 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            11158 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            11159 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            11160 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            11161 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                            11162 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            11163 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            11164 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            11165 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            11166 ; 149  |
                            11167 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            11168 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            11169 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            11170 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            11171 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            11172 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            11173 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            11174 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            11175 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            11176 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            11177 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            11178 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            11179 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            11180 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            11181 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            11182 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            11183 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            11184 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            11185 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            11186 ; 169  |
                            11187 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            11188 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            11189 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            11190 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            11191 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            11192 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            11193 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            11194 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            11195 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            11196 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            11197 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            11198 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            11199 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            11200 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            11201 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            11202 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            11203 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            11204 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            11205 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            11206 ; 189  |
                            11207 ; 190  |
                            11208 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            11209 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            11210 ; 193  |
                            11211 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            11212 ; 195  |{
                            11213 ; 196  |    struct
                            11214 ; 197  |    {
                            11215 ; 198  |        unsigned TRWSU  :5;
                            11216 ; 199  |        unsigned TRPW   :7;
                            11217 ; 200  |        unsigned TWPW   :7;
                            11218 ; 201  |        unsigned TRWH   :5;
                            11219 ; 202  |    } B;
                            11220 ; 203  |    int I;
                            11221 ; 204  |} flcftmr1r_type;
                            11222 ; 205  |
                            11223 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                            11224 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            11225 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            11226 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            11227 ; 210  |
                            11228 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            11229 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            11230 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            11231 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            11232 ; 215  |
                            11233 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            11234 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            11235 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            11236 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            11237 ; 220  |
                            11238 ; 221  |
                            11239 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            11240 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            11241 ; 224  |
                            11242 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            11243 ; 226  |{
                            11244 ; 227  |    struct
                            11245 ; 228  |    {
                            11246 ; 229  |        unsigned TWW    :4;
                            11247 ; 230  |        unsigned TWTO   :10;
                            11248 ; 231  |        unsigned THW    :5; 
                            11249 ; 232  |        unsigned TRAQ   :5;
                            11250 ; 233  |    } B;
                            11251 ; 234  |    int I;
                            11252 ; 235  |} flcftmr2r_type;
                            11253 ; 236  |
                            11254 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            11255 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            11256 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            11257 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            11258 ; 241  |
                            11259 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            11260 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            11261 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            11262 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            11263 ; 246  |
                            11264 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            11265 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            11266 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            11267 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            11268 ; 251  |
                            11269 ; 252  |
                            11270 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            11271 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            11272 ; 255  |
                            11273 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            11274 ; 257  |{
                            11275 ; 258  |    struct
                            11276 ; 259  |    {
                            11277 ; 260  |        unsigned CS     :2;
                            11278 ; 261  |        int SE          :1;
                            11279 ; 262  |        int WP          :1;
                            11280 ; 263  |        int SIZE        :1;
                            11281 ; 264  |        int ICMD        :8;
                            11282 ; 265  |        int TOIE        :1;
                            11283 ; 266  |        int BPIE        :1;
                            11284 ; 267  |        int TOIRQ       :1;
                            11285 ; 268  |        int BPIRQ       :1;
                            11286 ; 269  |    } B;
                            11287 ; 270  |    int I;
                            11288 ; 271  |} flsmcr_type;
                            11289 ; 272  |
                            11290 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            11291 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            11292 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            11293 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            11294 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            11295 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            11296 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            11297 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            11298 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            11299 ; 282  |
                            11300 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            11301 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            11302 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            11303 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            11304 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            11305 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            11306 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            11307 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            11308 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            11309 ; 292  |
                            11310 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            11311 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            11312 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            11313 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            11314 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            11315 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            11316 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            11317 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            11318 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            11319 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            11320 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            11321 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            11322 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            11323 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            11324 ; 307  |
                            11325 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            11326 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            11327 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            11328 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            11329 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            11330 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            11331 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            11332 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            11333 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            11334 ; 317  |
                            11335 ; 318  |
                            11336 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            11337 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            11338 ; 321  |
                            11339 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            11340 ; 323  |{
                            11341 ; 324  |    struct
                            11342 ; 325  |    {
                            11343 ; 326  |        unsigned TRWSU  :5;
                            11344 ; 327  |        unsigned TRPW   :6;
                            11345 ; 328  |        unsigned TWPW   :6;
                            11346 ; 329  |        unsigned TRWH   :5;
                            11347 ; 330  |    } B;
                            11348 ; 331  |    int I;
                            11349 ; 332  |} flsmtmr1r_type;
                            11350 ; 333  |
                            11351 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            11352 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            11353 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            11354 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            11355 ; 338  |
                            11356 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            11357 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            11358 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            11359 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            11360 ; 343  |
                            11361 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11362 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            11363 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            11364 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            11365 ; 348  |
                            11366 ; 349  |
                            11367 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            11368 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            11369 ; 352  |
                            11370 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            11371 ; 354  |{
                            11372 ; 355  |    struct
                            11373 ; 356  |    {
                            11374 ; 357  |        unsigned TWT    :6;
                            11375 ; 358  |        unsigned TWTO   :18;
                            11376 ; 359  |    } B;
                            11377 ; 360  |    int I;
                            11378 ; 361  |} flsmtmr2r_type;
                            11379 ; 362  |
                            11380 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            11381 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            11382 ; 365  |
                            11383 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            11384 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            11385 ; 368  |
                            11386 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            11387 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            11388 ; 371  |
                            11389 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            11390 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            11391 ; 374  |typedef union 
                            11392 ; 375  |{
                            11393 ; 376  |  struct
                            11394 ; 377  |  {
                            11395 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            11396 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers */
                            11397 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers */
                            11398 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            11399 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            11400 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            11401 ; 384  |    int PAD0          :17;    
                            11402 ; 385  |  } B;
                            11403 ; 386  |  int I;
                            11404 ; 387  |} flcr2_type;
                            11405 ; 388  |
                            11406 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            11407 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                            11408 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            11409 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            11410 ; 393  |
                            11411 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Control Register */
                            11412 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash Start Address Low Register */
                            11413 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash Start Address High Register */
                            11414 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            11415 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Control Register2 */
                            11416 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash CompactFlash Control Register*/
                            11417 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Compact Flash Timer1 Register*/
                            11418 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Compact Flash Timer2 Register*/
                            11419 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash SmartMedia Control Register*/
                            11420 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash SmartMedia Timer1 Register*/
                            11421 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash SmartMedia Timer2 Register*/
                            11422 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            11423 ; 406  |
                            11424 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            11425 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            11426 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            11427 ; 410  |
                            11428 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            11429 ; 412  |
                            11430 ; 413  |#endif
                            11431 ; 414  |
                            11432 
                            11434 
                            11435 ; 22   |#include "regsgpio.h"
                            11436 
                            11438 
                            11439 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            11440 ; 2    |#define __REGS_GPIO_INC 1
                            11441 ; 3    |
                            11442 ; 4    |#include "types.h"
                            11443 
                            11445 
                            11446 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11447 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11448 ; 3    |//
                            11449 ; 4    |// Filename: types.h
                            11450 ; 5    |// Description: Standard data types
                            11451 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11452 ; 7    |
                            11453 ; 8    |#ifndef _TYPES_H
                            11454 ; 9    |#define _TYPES_H
                            11455 ; 10   |
                            11456 ; 11   |// TODO:  move this outta here!
                            11457 ; 12   |#if !defined(NOERROR)
                            11458 ; 13   |#define NOERROR 0
                            11459 ; 14   |#define SUCCESS 0
                            11460 ; 15   |#endif 
                            11461 ; 16   |#if !defined(SUCCESS)
                            11462 ; 17   |#define SUCCESS  0
                            11463 ; 18   |#endif
                            11464 ; 19   |#if !defined(ERROR)
                            11465 ; 20   |#define ERROR   -1
                            11466 ; 21   |#endif
                            11467 ; 22   |#if !defined(FALSE)
                            11468 ; 23   |#define FALSE 0
                            11469 ; 24   |#endif
                            11470 ; 25   |#if !defined(TRUE)
                            11471 ; 26   |#define TRUE  1
                            11472 ; 27   |#endif
                            11473 ; 28   |
                            11474 ; 29   |#if !defined(NULL)
                            11475 ; 30   |#define NULL 0
                            11476 ; 31   |#endif
                            11477 ; 32   |
                            11478 ; 33   |#define MAX_INT     0x7FFFFF
                            11479 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11480 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11481 ; 36   |#define MAX_ULONG   (-1) 
                            11482 ; 37   |
                            11483 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11484 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11485 ; 40   |
                            11486 ; 41   |
                            11487 ; 42   |#define BYTE    unsigned char       // btVarName
                            11488 ; 43   |#define CHAR    signed char         // cVarName
                            11489 ; 44   |#define USHORT  unsigned short      // usVarName
                            11490 ; 45   |#define SHORT   unsigned short      // sVarName
                            11491 ; 46   |#define WORD    unsigned int        // wVarName
                            11492 ; 47   |#define INT     signed int          // iVarName
                            11493 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11494 ; 49   |#define LONG    signed long         // lVarName
                            11495 ; 50   |#define BOOL    unsigned int        // bVarName
                            11496 ; 51   |#define FRACT   _fract              // frVarName
                            11497 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11498 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11499 ; 54   |#define FLOAT   float               // fVarName
                            11500 ; 55   |#define DBL     double              // dVarName
                            11501 ; 56   |#define ENUM    enum                // eVarName
                            11502 ; 57   |#define CMX     _complex            // cmxVarName
                            11503 ; 58   |typedef WORD UCS3;                   // 
                            11504 ; 59   |
                            11505 ; 60   |#define UINT16  unsigned short
                            11506 ; 61   |#define UINT8   unsigned char   
                            11507 ; 62   |#define UINT32  unsigned long
                            11508 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11509 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            11510 ; 65   |#define WCHAR   UINT16
                            11511 ; 66   |
                            11512 ; 67   |//UINT128 is 16 bytes or 6 words
                            11513 ; 68   |typedef struct UINT128_3500 {   
                            11514 ; 69   |    int val[6];     
                            11515 ; 70   |} UINT128_3500;
                            11516 ; 71   |
                            11517 ; 72   |#define UINT128   UINT128_3500
                            11518 ; 73   |
                            11519 ; 74   |// Little endian word packed byte strings:   
                            11520 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11521 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11522 ; 77   |// Little endian word packed byte strings:   
                            11523 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11524 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11525 ; 80   |
                            11526 ; 81   |// Declare Memory Spaces To Use When Coding
                            11527 ; 82   |// A. Sector Buffers
                            11528 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11529 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11530 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11531 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11532 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11533 ; 88   |// B. Media DDI Memory
                            11534 ; 89   |#define MEDIA_DDI_MEM _Y
                            11535 ; 90   |
                            11536 ; 91   |
                            11537 ; 92   |
                            11538 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11539 ; 94   |// Examples of circular pointers:
                            11540 ; 95   |//    INT CIRC cpiVarName
                            11541 ; 96   |//    DWORD CIRC cpdwVarName
                            11542 ; 97   |
                            11543 ; 98   |#define RETCODE INT                 // rcVarName
                            11544 ; 99   |
                            11545 ; 100  |// generic bitfield structure
                            11546 ; 101  |struct Bitfield {
                            11547 ; 102  |    unsigned int B0  :1;
                            11548 ; 103  |    unsigned int B1  :1;
                            11549 ; 104  |    unsigned int B2  :1;
                            11550 ; 105  |    unsigned int B3  :1;
                            11551 ; 106  |    unsigned int B4  :1;
                            11552 ; 107  |    unsigned int B5  :1;
                            11553 ; 108  |    unsigned int B6  :1;
                            11554 ; 109  |    unsigned int B7  :1;
                            11555 ; 110  |    unsigned int B8  :1;
                            11556 ; 111  |    unsigned int B9  :1;
                            11557 ; 112  |    unsigned int B10 :1;
                            11558 ; 113  |    unsigned int B11 :1;
                            11559 ; 114  |    unsigned int B12 :1;
                            11560 ; 115  |    unsigned int B13 :1;
                            11561 ; 116  |    unsigned int B14 :1;
                            11562 ; 117  |    unsigned int B15 :1;
                            11563 ; 118  |    unsigned int B16 :1;
                            11564 ; 119  |    unsigned int B17 :1;
                            11565 ; 120  |    unsigned int B18 :1;
                            11566 ; 121  |    unsigned int B19 :1;
                            11567 ; 122  |    unsigned int B20 :1;
                            11568 ; 123  |    unsigned int B21 :1;
                            11569 ; 124  |    unsigned int B22 :1;
                            11570 ; 125  |    unsigned int B23 :1;
                            11571 ; 126  |};
                            11572 ; 127  |
                            11573 ; 128  |union BitInt {
                            11574 ; 129  |        struct Bitfield B;
                            11575 ; 130  |        int        I;
                            11576 ; 131  |};
                            11577 ; 132  |
                            11578 ; 133  |#define MAX_MSG_LENGTH 10
                            11579 ; 134  |struct CMessage
                            11580 ; 135  |{
                            11581 ; 136  |        unsigned int m_uLength;
                            11582 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11583 ; 138  |};
                            11584 ; 139  |
                            11585 ; 140  |typedef struct {
                            11586 ; 141  |    WORD m_wLength;
                            11587 ; 142  |    WORD m_wMessage;
                            11588 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11589 ; 144  |} Message;
                            11590 ; 145  |
                            11591 ; 146  |struct MessageQueueDescriptor
                            11592 ; 147  |{
                            11593 ; 148  |        int *m_pBase;
                            11594 ; 149  |        int m_iModulo;
                            11595 ; 150  |        int m_iSize;
                            11596 ; 151  |        int *m_pHead;
                            11597 ; 152  |        int *m_pTail;
                            11598 ; 153  |};
                            11599 ; 154  |
                            11600 ; 155  |struct ModuleEntry
                            11601 ; 156  |{
                            11602 ; 157  |    int m_iSignaledEventMask;
                            11603 ; 158  |    int m_iWaitEventMask;
                            11604 ; 159  |    int m_iResourceOfCode;
                            11605 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11606 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            11607 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11608 ; 163  |    int m_uTimeOutHigh;
                            11609 ; 164  |    int m_uTimeOutLow;
                            11610 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11611 ; 166  |};
                            11612 ; 167  |
                            11613 ; 168  |union WaitMask{
                            11614 ; 169  |    struct B{
                            11615 ; 170  |        unsigned int m_bNone     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11616 ; 171  |        unsigned int m_bMessage  :1;
                            11617 ; 172  |        unsigned int m_bTimer    :1;
                            11618 ; 173  |        unsigned int m_bButton   :1;
                            11619 ; 174  |    } B;
                            11620 ; 175  |    int I;
                            11621 ; 176  |} ;
                            11622 ; 177  |
                            11623 ; 178  |
                            11624 ; 179  |struct Button {
                            11625 ; 180  |        WORD wButtonEvent;
                            11626 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11627 ; 182  |};
                            11628 ; 183  |
                            11629 ; 184  |struct Message {
                            11630 ; 185  |        WORD wMsgLength;
                            11631 ; 186  |        WORD wMsgCommand;
                            11632 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11633 ; 188  |};
                            11634 ; 189  |
                            11635 ; 190  |union EventTypes {
                            11636 ; 191  |        struct CMessage msg;
                            11637 ; 192  |        struct Button Button ;
                            11638 ; 193  |        struct Message Message;
                            11639 ; 194  |};
                            11640 ; 195  |
                            11641 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11642 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11643 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11644 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11645 ; 200  |
                            11646 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11647 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11648 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11649 ; 204  |
                            11650 ; 205  |#if DEBUG
                            11651 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11652 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11653 ; 208  |#else 
                            11654 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            11655 ; 210  |#define DebugBuildAssert(x)    
                            11656 ; 211  |#endif
                            11657 ; 212  |
                            11658 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11659 ; 214  |//  #pragma asm
                            11660 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11661 ; 216  |//  #pragma endasm
                            11662 ; 217  |
                            11663 ; 218  |
                            11664 ; 219  |#ifdef COLOR_262K
                            11665 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            11666 ; 221  |#elif defined(COLOR_65K)
                            11667 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            11668 ; 223  |#else
                            11669 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            11670 ; 225  |#endif
                            11671 ; 226  |    
                            11672 ; 227  |#endif // #ifndef _TYPES_H
                            11673 
                            11675 
                            11676 ; 5    |
                            11677 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11678 ; 7    |//  Interrupt Collector Registers
                            11679 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11680 ; 9    |
                            11681 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11682 ; 11   |
                            11683 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11684 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11685 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11686 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11687 ; 16   |
                            11688 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11689 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11690 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11691 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11692 ; 21   |
                            11693 ; 22   |#define HW_GPB_GPENR 0
                            11694 ; 23   |#define HW_GPB_GPDOR 1
                            11695 ; 24   |#define HW_GPB_GPDIR 2
                            11696 ; 25   |#define HW_GPB_GPDOER 3
                            11697 ; 26   |#define HW_GPB_GPIPENR 4
                            11698 ; 27   |#define HW_GPB_GPIENR 5
                            11699 ; 28   |#define HW_GPB_GPILVLR 6
                            11700 ; 29   |#define HW_GPB_GPIPOLR 7
                            11701 ; 30   |#define HW_GPB_GPISTATR 8
                            11702 ; 31   |#define HW_GPB_GPPWR 9
                            11703 ; 32   |#define HW_GPB_GP8MA 10
                            11704 ; 33   |
                            11705 ; 34   |
                            11706 ; 35   |
                            11707 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11708 ; 37   |//  GPIO Register Bit Positions
                            11709 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11710 ; 39   |{
                            11711 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11712 ; 41   |    unsigned int I;
                            11713 ; 42   |    unsigned int U;
                            11714 ; 43   |} gpr_type;
                            11715 ; 44   |
                            11716 ; 45   |#define HW_GP_B0_BITPOS 0
                            11717 ; 46   |#define HW_GP_B1_BITPOS 1
                            11718 ; 47   |#define HW_GP_B2_BITPOS 2
                            11719 ; 48   |#define HW_GP_B3_BITPOS 3
                            11720 ; 49   |#define HW_GP_B4_BITPOS 4
                            11721 ; 50   |#define HW_GP_B5_BITPOS 5
                            11722 ; 51   |#define HW_GP_B6_BITPOS 6
                            11723 ; 52   |#define HW_GP_B7_BITPOS 7
                            11724 ; 53   |#define HW_GP_B8_BITPOS 8
                            11725 ; 54   |#define HW_GP_B9_BITPOS 9
                            11726 ; 55   |#define HW_GP_B10_BITPOS 10
                            11727 ; 56   |#define HW_GP_B11_BITPOS 11
                            11728 ; 57   |#define HW_GP_B12_BITPOS 12
                            11729 ; 58   |#define HW_GP_B13_BITPOS 13
                            11730 ; 59   |#define HW_GP_B14_BITPOS 14
                            11731 ; 60   |#define HW_GP_B15_BITPOS 15
                            11732 ; 61   |#define HW_GP_B16_BITPOS 16
                            11733 ; 62   |#define HW_GP_B17_BITPOS 17
                            11734 ; 63   |#define HW_GP_B18_BITPOS 18
                            11735 ; 64   |#define HW_GP_B19_BITPOS 19
                            11736 ; 65   |#define HW_GP_B20_BITPOS 20
                            11737 ; 66   |#define HW_GP_B21_BITPOS 21
                            11738 ; 67   |#define HW_GP_B22_BITPOS 22
                            11739 ; 68   |#define HW_GP_B23_BITPOS 23
                            11740 ; 69   |
                            11741 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11742 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11743 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11744 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11745 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11746 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11747 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11748 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11749 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11750 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11751 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11752 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11753 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11754 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11755 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11756 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11757 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11758 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11759 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11760 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11761 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11762 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11763 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11764 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                            11765 ; 94   |
                            11766 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11767 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11768 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11769 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11770 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11771 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11772 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11773 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11774 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11775 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11776 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11777 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11778 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11779 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11780 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11781 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11782 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11783 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11784 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11785 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11786 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11787 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11788 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11789 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11790 ; 119  |
                            11791 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11792 ; 121  |//  GPIO 8mA Register Bit Positions
                            11793 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11794 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11795 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11796 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11797 ; 126  |
                            11798 ; 127  |
                            11799 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11800 ; 129  |//  Logical GPIO numbers
                            11801 ; 130  |#define HW_GPIO_000 0
                            11802 ; 131  |#define HW_GPIO_001 1
                            11803 ; 132  |#define HW_GPIO_002 2
                            11804 ; 133  |#define HW_GPIO_003 3
                            11805 ; 134  |#define HW_GPIO_004 4
                            11806 ; 135  |#define HW_GPIO_005 5
                            11807 ; 136  |#define HW_GPIO_006 6
                            11808 ; 137  |#define HW_GPIO_007 7
                            11809 ; 138  |#define HW_GPIO_008 8
                            11810 ; 139  |#define HW_GPIO_009 9
                            11811 ; 140  |#define HW_GPIO_010 10
                            11812 ; 141  |#define HW_GPIO_011 11
                            11813 ; 142  |#define HW_GPIO_012 12
                            11814 ; 143  |#define HW_GPIO_013 13
                            11815 ; 144  |#define HW_GPIO_014 14
                            11816 ; 145  |#define HW_GPIO_015 15
                            11817 ; 146  |#define HW_GPIO_016 16
                            11818 ; 147  |#define HW_GPIO_017 17
                            11819 ; 148  |#define HW_GPIO_018 18
                            11820 ; 149  |#define HW_GPIO_019 19
                            11821 ; 150  |#define HW_GPIO_020 20
                            11822 ; 151  |#define HW_GPIO_021 21
                            11823 ; 152  |#define HW_GPIO_022 22
                            11824 ; 153  |#define HW_GPIO_023 23
                            11825 ; 154  |#define HW_GPIO_024 24
                            11826 ; 155  |#define HW_GPIO_025 25
                            11827 ; 156  |#define HW_GPIO_026 26
                            11828 ; 157  |#define HW_GPIO_027 27
                            11829 ; 158  |#define HW_GPIO_028 28
                            11830 ; 159  |#define HW_GPIO_029 29
                            11831 ; 160  |#define HW_GPIO_030 30
                            11832 ; 161  |#define HW_GPIO_031 31
                            11833 ; 162  |#define HW_GPIO_032 32
                            11834 ; 163  |#define HW_GPIO_033 33
                            11835 ; 164  |#define HW_GPIO_034 34
                            11836 ; 165  |#define HW_GPIO_035 35
                            11837 ; 166  |#define HW_GPIO_036 36
                            11838 ; 167  |#define HW_GPIO_037 37
                            11839 ; 168  |#define HW_GPIO_038 38
                            11840 ; 169  |#define HW_GPIO_039 39
                            11841 ; 170  |#define HW_GPIO_040 40
                            11842 ; 171  |#define HW_GPIO_041 41
                            11843 ; 172  |#define HW_GPIO_042 42
                            11844 ; 173  |#define HW_GPIO_043 43
                            11845 ; 174  |#define HW_GPIO_044 44
                            11846 ; 175  |#define HW_GPIO_045 45
                            11847 ; 176  |#define HW_GPIO_046 46
                            11848 ; 177  |#define HW_GPIO_047 47
                            11849 ; 178  |#define HW_GPIO_048 48
                            11850 ; 179  |#define HW_GPIO_049 49
                            11851 ; 180  |#define HW_GPIO_050 50
                            11852 ; 181  |#define HW_GPIO_051 51
                            11853 ; 182  |#define HW_GPIO_052 52
                            11854 ; 183  |#define HW_GPIO_053 53
                            11855 ; 184  |#define HW_GPIO_054 54
                            11856 ; 185  |#define HW_GPIO_055 55
                            11857 ; 186  |#define HW_GPIO_056 56
                            11858 ; 187  |#define HW_GPIO_057 57
                            11859 ; 188  |#define HW_GPIO_058 58
                            11860 ; 189  |#define HW_GPIO_059 59
                            11861 ; 190  |#define HW_GPIO_060 60
                            11862 ; 191  |#define HW_GPIO_061 61
                            11863 ; 192  |#define HW_GPIO_062 62
                            11864 ; 193  |#define HW_GPIO_063 63
                            11865 ; 194  |#define HW_GPIO_064 64
                            11866 ; 195  |#define HW_GPIO_065 65
                            11867 ; 196  |#define HW_GPIO_066 66
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11868 ; 197  |#define HW_GPIO_067 67
                            11869 ; 198  |#define HW_GPIO_068 68
                            11870 ; 199  |#define HW_GPIO_069 69
                            11871 ; 200  |#define HW_GPIO_070 70
                            11872 ; 201  |#define HW_GPIO_071 71
                            11873 ; 202  |#define HW_GPIO_072 72
                            11874 ; 203  |#define HW_GPIO_073 73
                            11875 ; 204  |#define HW_GPIO_074 74
                            11876 ; 205  |#define HW_GPIO_075 75
                            11877 ; 206  |#define HW_GPIO_076 76
                            11878 ; 207  |#define HW_GPIO_077 77
                            11879 ; 208  |#define HW_GPIO_078 78
                            11880 ; 209  |#define HW_GPIO_079 79
                            11881 ; 210  |#define HW_GPIO_080 80
                            11882 ; 211  |#define HW_GPIO_081 81
                            11883 ; 212  |#define HW_GPIO_082 82
                            11884 ; 213  |#define HW_GPIO_083 83
                            11885 ; 214  |#define HW_GPIO_084 84
                            11886 ; 215  |#define HW_GPIO_085 85
                            11887 ; 216  |#define HW_GPIO_086 86
                            11888 ; 217  |#define HW_GPIO_087 87
                            11889 ; 218  |#define HW_GPIO_088 88
                            11890 ; 219  |#define HW_GPIO_089 89
                            11891 ; 220  |#define HW_GPIO_090 90
                            11892 ; 221  |#define HW_GPIO_091 91
                            11893 ; 222  |#define HW_GPIO_092 92
                            11894 ; 223  |#define HW_GPIO_093 93
                            11895 ; 224  |#define HW_GPIO_094 94
                            11896 ; 225  |#define HW_GPIO_095 95
                            11897 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            11898 ; 227  |
                            11899 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO 0 Enable Register   */
                            11900 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 0 Data Out Register */
                            11901 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 0 Dait In Register  */
                            11902 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO 0 Dait Out Enable Register  */
                            11903 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 0 Interrupt Pin Enable Register */
                            11904 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO 0 Interrupt Enable Register */
                            11905 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 0 Interrupt Level Register  */
                            11906 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 0 Interrupt Polarity Register   */
                            11907 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 0 Interrupt Status Register */
                            11908 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11909 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            11910 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* GPIO 1 Enable Register   */
                            11911 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 1 Data Out Register */
                            11912 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 1 Dait In Register  */
                            11913 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO 1 Dait Out Enable Register  */
                            11914 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 1 Interrupt Pin Enable Register */
                            11915 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO 1 Interrupt Enable Register */
                            11916 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 1 Interrupt Level Register  */
                            11917 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 1 Interrupt Polarity Register   */
                            11918 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 1 Interrupt Status Register */
                            11919 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11920 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            11921 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            11922 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            11923 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            11924 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            11925 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            11926 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            11927 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            11928 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            11929 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            11930 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11931 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            11932 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* GPIO 2 Enable Register   */
                            11933 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 2 Data Out Register */
                            11934 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 2 Dait In Register  */
                            11935 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO 2 Dait Out Enable Register  */
                            11936 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPIO 2 Interrupt Pin Enable Register */
                            11937 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO 2 Interrupt Enable Register */
                            11938 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPIO 2 Interrupt Level Register  */
                            11939 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPIO 2 Interrupt Polarity Register   */
                            11940 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GPIO 2 Interrupt Status Register */
                            11941 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 0 Power Register */
                            11942 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            11943 ; 272  |
                            11944 ; 273  |#endif
                            11945 ; 274  |
                            11946 
                            11948 
                            11949 ; 23   |#include "regsi2c.h"
                            11950 
                            11952 
                            11953 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11954 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11955 ; 3    |// Filename: regsI2C.inc
                            11956 ; 4    |// Description: Register definitions for GPFLASH interface
                            11957 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11958 ; 6    |// The following naming conventions are followed in this file.
                            11959 ; 7    |// All registers are named using the format...
                            11960 ; 8    |//     HW_<module>_<regname>
                            11961 ; 9    |// where <module> is the module name which can be any of the following...
                            11962 ; 10   |//     USB20
                            11963 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11964 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11965 ; 13   |// that module)
                            11966 ; 14   |// <regname> is the specific register within that module
                            11967 ; 15   |// We also define the following...
                            11968 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11969 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11970 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11971 ; 19   |// which does something else, and
                            11972 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11973 ; 21   |// which does something else.
                            11974 ; 22   |// Other rules
                            11975 ; 23   |//     All caps
                            11976 ; 24   |//     Numeric identifiers start at 0
                            11977 ; 25   |#if !(defined(regsi2cinc))
                            11978 ; 26   |#define regsi2cinc 1
                            11979 ; 27   |
                            11980 ; 28   |#include "types.h"
                            11981 
                            11983 
                            11984 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11985 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11986 ; 3    |//
                            11987 ; 4    |// Filename: types.h
                            11988 ; 5    |// Description: Standard data types
                            11989 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11990 ; 7    |
                            11991 ; 8    |#ifndef _TYPES_H
                            11992 ; 9    |#define _TYPES_H
                            11993 ; 10   |
                            11994 ; 11   |// TODO:  move this outta here!
                            11995 ; 12   |#if !defined(NOERROR)
                            11996 ; 13   |#define NOERROR 0
                            11997 ; 14   |#define SUCCESS 0
                            11998 ; 15   |#endif 
                            11999 ; 16   |#if !defined(SUCCESS)
                            12000 ; 17   |#define SUCCESS  0
                            12001 ; 18   |#endif
                            12002 ; 19   |#if !defined(ERROR)
                            12003 ; 20   |#define ERROR   -1
                            12004 ; 21   |#endif
                            12005 ; 22   |#if !defined(FALSE)
                            12006 ; 23   |#define FALSE 0
                            12007 ; 24   |#endif
                            12008 ; 25   |#if !defined(TRUE)
                            12009 ; 26   |#define TRUE  1
                            12010 ; 27   |#endif
                            12011 ; 28   |
                            12012 ; 29   |#if !defined(NULL)
                            12013 ; 30   |#define NULL 0
                            12014 ; 31   |#endif
                            12015 ; 32   |
                            12016 ; 33   |#define MAX_INT     0x7FFFFF
                            12017 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12018 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12019 ; 36   |#define MAX_ULONG   (-1) 
                            12020 ; 37   |
                            12021 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12022 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12023 ; 40   |
                            12024 ; 41   |
                            12025 ; 42   |#define BYTE    unsigned char       // btVarName
                            12026 ; 43   |#define CHAR    signed char         // cVarName
                            12027 ; 44   |#define USHORT  unsigned short      // usVarName
                            12028 ; 45   |#define SHORT   unsigned short      // sVarName
                            12029 ; 46   |#define WORD    unsigned int        // wVarName
                            12030 ; 47   |#define INT     signed int          // iVarName
                            12031 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12032 ; 49   |#define LONG    signed long         // lVarName
                            12033 ; 50   |#define BOOL    unsigned int        // bVarName
                            12034 ; 51   |#define FRACT   _fract              // frVarName
                            12035 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12036 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12037 ; 54   |#define FLOAT   float               // fVarName
                            12038 ; 55   |#define DBL     double              // dVarName
                            12039 ; 56   |#define ENUM    enum                // eVarName
                            12040 ; 57   |#define CMX     _complex            // cmxVarName
                            12041 ; 58   |typedef WORD UCS3;                   // 
                            12042 ; 59   |
                            12043 ; 60   |#define UINT16  unsigned short
                            12044 ; 61   |#define UINT8   unsigned char   
                            12045 ; 62   |#define UINT32  unsigned long
                            12046 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12047 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12048 ; 65   |#define WCHAR   UINT16
                            12049 ; 66   |
                            12050 ; 67   |//UINT128 is 16 bytes or 6 words
                            12051 ; 68   |typedef struct UINT128_3500 {   
                            12052 ; 69   |    int val[6];     
                            12053 ; 70   |} UINT128_3500;
                            12054 ; 71   |
                            12055 ; 72   |#define UINT128   UINT128_3500
                            12056 ; 73   |
                            12057 ; 74   |// Little endian word packed byte strings:   
                            12058 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12059 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12060 ; 77   |// Little endian word packed byte strings:   
                            12061 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12062 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12063 ; 80   |
                            12064 ; 81   |// Declare Memory Spaces To Use When Coding
                            12065 ; 82   |// A. Sector Buffers
                            12066 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12067 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12068 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12069 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12070 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12071 ; 88   |// B. Media DDI Memory
                            12072 ; 89   |#define MEDIA_DDI_MEM _Y
                            12073 ; 90   |
                            12074 ; 91   |
                            12075 ; 92   |
                            12076 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12077 ; 94   |// Examples of circular pointers:
                            12078 ; 95   |//    INT CIRC cpiVarName
                            12079 ; 96   |//    DWORD CIRC cpdwVarName
                            12080 ; 97   |
                            12081 ; 98   |#define RETCODE INT                 // rcVarName
                            12082 ; 99   |
                            12083 ; 100  |// generic bitfield structure
                            12084 ; 101  |struct Bitfield {
                            12085 ; 102  |    unsigned int B0  :1;
                            12086 ; 103  |    unsigned int B1  :1;
                            12087 ; 104  |    unsigned int B2  :1;
                            12088 ; 105  |    unsigned int B3  :1;
                            12089 ; 106  |    unsigned int B4  :1;
                            12090 ; 107  |    unsigned int B5  :1;
                            12091 ; 108  |    unsigned int B6  :1;
                            12092 ; 109  |    unsigned int B7  :1;
                            12093 ; 110  |    unsigned int B8  :1;
                            12094 ; 111  |    unsigned int B9  :1;
                            12095 ; 112  |    unsigned int B10 :1;
                            12096 ; 113  |    unsigned int B11 :1;
                            12097 ; 114  |    unsigned int B12 :1;
                            12098 ; 115  |    unsigned int B13 :1;
                            12099 ; 116  |    unsigned int B14 :1;
                            12100 ; 117  |    unsigned int B15 :1;
                            12101 ; 118  |    unsigned int B16 :1;
                            12102 ; 119  |    unsigned int B17 :1;
                            12103 ; 120  |    unsigned int B18 :1;
                            12104 ; 121  |    unsigned int B19 :1;
                            12105 ; 122  |    unsigned int B20 :1;
                            12106 ; 123  |    unsigned int B21 :1;
                            12107 ; 124  |    unsigned int B22 :1;
                            12108 ; 125  |    unsigned int B23 :1;
                            12109 ; 126  |};
                            12110 ; 127  |
                            12111 ; 128  |union BitInt {
                            12112 ; 129  |        struct Bitfield B;
                            12113 ; 130  |        int        I;
                            12114 ; 131  |};
                            12115 ; 132  |
                            12116 ; 133  |#define MAX_MSG_LENGTH 10
                            12117 ; 134  |struct CMessage
                            12118 ; 135  |{
                            12119 ; 136  |        unsigned int m_uLength;
                            12120 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12121 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12122 ; 139  |
                            12123 ; 140  |typedef struct {
                            12124 ; 141  |    WORD m_wLength;
                            12125 ; 142  |    WORD m_wMessage;
                            12126 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12127 ; 144  |} Message;
                            12128 ; 145  |
                            12129 ; 146  |struct MessageQueueDescriptor
                            12130 ; 147  |{
                            12131 ; 148  |        int *m_pBase;
                            12132 ; 149  |        int m_iModulo;
                            12133 ; 150  |        int m_iSize;
                            12134 ; 151  |        int *m_pHead;
                            12135 ; 152  |        int *m_pTail;
                            12136 ; 153  |};
                            12137 ; 154  |
                            12138 ; 155  |struct ModuleEntry
                            12139 ; 156  |{
                            12140 ; 157  |    int m_iSignaledEventMask;
                            12141 ; 158  |    int m_iWaitEventMask;
                            12142 ; 159  |    int m_iResourceOfCode;
                            12143 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12144 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12145 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12146 ; 163  |    int m_uTimeOutHigh;
                            12147 ; 164  |    int m_uTimeOutLow;
                            12148 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12149 ; 166  |};
                            12150 ; 167  |
                            12151 ; 168  |union WaitMask{
                            12152 ; 169  |    struct B{
                            12153 ; 170  |        unsigned int m_bNone     :1;
                            12154 ; 171  |        unsigned int m_bMessage  :1;
                            12155 ; 172  |        unsigned int m_bTimer    :1;
                            12156 ; 173  |        unsigned int m_bButton   :1;
                            12157 ; 174  |    } B;
                            12158 ; 175  |    int I;
                            12159 ; 176  |} ;
                            12160 ; 177  |
                            12161 ; 178  |
                            12162 ; 179  |struct Button {
                            12163 ; 180  |        WORD wButtonEvent;
                            12164 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12165 ; 182  |};
                            12166 ; 183  |
                            12167 ; 184  |struct Message {
                            12168 ; 185  |        WORD wMsgLength;
                            12169 ; 186  |        WORD wMsgCommand;
                            12170 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12171 ; 188  |};
                            12172 ; 189  |
                            12173 ; 190  |union EventTypes {
                            12174 ; 191  |        struct CMessage msg;
                            12175 ; 192  |        struct Button Button ;
                            12176 ; 193  |        struct Message Message;
                            12177 ; 194  |};
                            12178 ; 195  |
                            12179 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12180 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12181 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12182 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12183 ; 200  |
                            12184 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12185 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12186 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12187 ; 204  |
                            12188 ; 205  |#if DEBUG
                            12189 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12190 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12191 ; 208  |#else 
                            12192 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12193 ; 210  |#define DebugBuildAssert(x)    
                            12194 ; 211  |#endif
                            12195 ; 212  |
                            12196 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12197 ; 214  |//  #pragma asm
                            12198 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12199 ; 216  |//  #pragma endasm
                            12200 ; 217  |
                            12201 ; 218  |
                            12202 ; 219  |#ifdef COLOR_262K
                            12203 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            12204 ; 221  |#elif defined(COLOR_65K)
                            12205 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12206 ; 223  |#else
                            12207 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12208 ; 225  |#endif
                            12209 ; 226  |    
                            12210 ; 227  |#endif // #ifndef _TYPES_H
                            12211 
                            12213 
                            12214 ; 29   |
                            12215 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            12216 ; 31   |////   I2C STMP Registers
                            12217 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                            12218 ; 33   |
                            12219 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            12220 ; 35   |
                            12221 ; 36   |
                            12222 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            12223 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            12224 ; 39   |
                            12225 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            12226 ; 41   |
                            12227 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            12228 ; 43   |
                            12229 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            12230 ; 45   |
                            12231 ; 46   |typedef union               /* I2C Clock Divider Register */
                            12232 ; 47   |{
                            12233 ; 48   |    struct {
                            12234 ; 49   |        int                :1; 
                            12235 ; 50   |        unsigned FACT      :8;
                            12236 ; 51   |    } B;
                            12237 ; 52   |    int I;
                            12238 ; 53   |    unsigned U;
                            12239 ; 54   |} i2cdivr_type;
                            12240 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Registers        */
                            12241 ; 56   |
                            12242 ; 57   |
                            12243 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            12244 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            12245 ; 60   |
                            12246 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            12247 ; 62   |
                            12248 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            12249 ; 64   |
                            12250 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            12251 ; 66   |
                            12252 ; 67   |typedef union               /* I2C Data Register */
                            12253 ; 68   |{
                            12254 ; 69   |    struct {
                            12255 ; 70   |         unsigned DATA :24; 
                            12256 ; 71   |    } B;
                            12257 ; 72   |    int I;
                            12258 ; 73   |    unsigned U;
                            12259 ; 74   |} i2cdatr_type;
                            12260 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers (I2CDAT)      */
                            12261 ; 76   |
                            12262 ; 77   |
                            12263 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            12264 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            12265 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            12266 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            12267 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            12268 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            12269 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            12270 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            12271 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            12272 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            12273 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            12274 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            12275 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            12276 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            12277 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                            12278 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            12279 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            12280 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            12281 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            12282 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            12283 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            12284 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            12285 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            12286 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            12287 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            12288 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            12289 ; 104  |
                            12290 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            12291 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            12292 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            12293 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            12294 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            12295 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            12296 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            12297 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            12298 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            12299 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            12300 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            12301 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            12302 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            12303 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            12304 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            12305 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            12306 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            12307 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            12308 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            12309 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            12310 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            12311 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            12312 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            12313 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            12314 ; 129  |
                            12315 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            12316 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            12317 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            12318 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            12319 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            12320 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            12321 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            12322 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            12323 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            12324 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            12325 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            12326 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            12327 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            12328 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            12329 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            12330 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            12331 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            12332 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            12333 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            12334 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            12335 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            12336 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            12337 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            12338 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            12339 ; 154  |
                            12340 ; 155  |typedef union               /* I2C Control Register         */
                            12341 ; 156  |{
                            12342 ; 157  |    struct {
                            12343 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            12344 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            12345 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            12346 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            12347 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            12348 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            12349 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            12350 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            12351 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            12352 ; 167  |       unsigned WL     :2; /* Word Length              */
                            12353 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            12354 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            12355 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            12356 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            12357 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            12358 ; 173  |        int LWORD       :1; /* Last Word                */
                            12359 ; 174  |        int SUBA        :1; /* Sub Address              */
                            12360 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            12361 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            12362 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            12363 ; 178  |    } B;
                            12364 ; 179  |    int I;
                            12365 ; 180  |    unsigned U;
                            12366 ; 181  |} i2ccsr_type;
                            12367 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status Register (I2CCSR) */
                            12368 ; 183  |
                            12369 ; 184  |#endif
                            12370 
                            12372 
                            12373 ; 24   |#include "regsi2s.h"
                            12374 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12376 
                            12377 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12378 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            12379 ; 3    |// Filename: regsi2s.inc
                            12380 ; 4    |// Description: Register definitions for I2S interface
                            12381 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12382 ; 6    |// The following naming conventions are followed in this file.
                            12383 ; 7    |// All registers are named using the format...
                            12384 ; 8    |//     HW_<module>_<regname>
                            12385 ; 9    |// where <module> is the module name which can be any of the following...
                            12386 ; 10   |//     USB20
                            12387 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            12388 ; 12   |// module name includes a number starting from 0 for the first instance of
                            12389 ; 13   |// that module)
                            12390 ; 14   |// <regname> is the specific register within that module
                            12391 ; 15   |// We also define the following...
                            12392 ; 16   |//     HW_<module>_<regname>_BITPOS
                            12393 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12394 ; 18   |//     HW_<module>_<regname>_SETMASK
                            12395 ; 19   |// which does something else, and
                            12396 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            12397 ; 21   |// which does something else.
                            12398 ; 22   |// Other rules
                            12399 ; 23   |//     All caps
                            12400 ; 24   |//     Numeric identifiers start at 0
                            12401 ; 25   |#if !(defined(regsi2sinc))
                            12402 ; 26   |#define regsi2sinc 1
                            12403 ; 27   |
                            12404 ; 28   |#include "types.h"
                            12405 
                            12407 
                            12408 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12409 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12410 ; 3    |//
                            12411 ; 4    |// Filename: types.h
                            12412 ; 5    |// Description: Standard data types
                            12413 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12414 ; 7    |
                            12415 ; 8    |#ifndef _TYPES_H
                            12416 ; 9    |#define _TYPES_H
                            12417 ; 10   |
                            12418 ; 11   |// TODO:  move this outta here!
                            12419 ; 12   |#if !defined(NOERROR)
                            12420 ; 13   |#define NOERROR 0
                            12421 ; 14   |#define SUCCESS 0
                            12422 ; 15   |#endif 
                            12423 ; 16   |#if !defined(SUCCESS)
                            12424 ; 17   |#define SUCCESS  0
                            12425 ; 18   |#endif
                            12426 ; 19   |#if !defined(ERROR)
                            12427 ; 20   |#define ERROR   -1
                            12428 ; 21   |#endif
                            12429 ; 22   |#if !defined(FALSE)
                            12430 ; 23   |#define FALSE 0
                            12431 ; 24   |#endif
                            12432 ; 25   |#if !defined(TRUE)
                            12433 ; 26   |#define TRUE  1
                            12434 ; 27   |#endif
                            12435 ; 28   |
                            12436 ; 29   |#if !defined(NULL)
                            12437 ; 30   |#define NULL 0
                            12438 ; 31   |#endif
                            12439 ; 32   |
                            12440 ; 33   |#define MAX_INT     0x7FFFFF
                            12441 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12442 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12443 ; 36   |#define MAX_ULONG   (-1) 
                            12444 ; 37   |
                            12445 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12446 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12447 ; 40   |
                            12448 ; 41   |
                            12449 ; 42   |#define BYTE    unsigned char       // btVarName
                            12450 ; 43   |#define CHAR    signed char         // cVarName
                            12451 ; 44   |#define USHORT  unsigned short      // usVarName
                            12452 ; 45   |#define SHORT   unsigned short      // sVarName
                            12453 ; 46   |#define WORD    unsigned int        // wVarName
                            12454 ; 47   |#define INT     signed int          // iVarName
                            12455 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12456 ; 49   |#define LONG    signed long         // lVarName
                            12457 ; 50   |#define BOOL    unsigned int        // bVarName
                            12458 ; 51   |#define FRACT   _fract              // frVarName
                            12459 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12460 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12461 ; 54   |#define FLOAT   float               // fVarName
                            12462 ; 55   |#define DBL     double              // dVarName
                            12463 ; 56   |#define ENUM    enum                // eVarName
                            12464 ; 57   |#define CMX     _complex            // cmxVarName
                            12465 ; 58   |typedef WORD UCS3;                   // 
                            12466 ; 59   |
                            12467 ; 60   |#define UINT16  unsigned short
                            12468 ; 61   |#define UINT8   unsigned char   
                            12469 ; 62   |#define UINT32  unsigned long
                            12470 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12471 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            12472 ; 65   |#define WCHAR   UINT16
                            12473 ; 66   |
                            12474 ; 67   |//UINT128 is 16 bytes or 6 words
                            12475 ; 68   |typedef struct UINT128_3500 {   
                            12476 ; 69   |    int val[6];     
                            12477 ; 70   |} UINT128_3500;
                            12478 ; 71   |
                            12479 ; 72   |#define UINT128   UINT128_3500
                            12480 ; 73   |
                            12481 ; 74   |// Little endian word packed byte strings:   
                            12482 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12483 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12484 ; 77   |// Little endian word packed byte strings:   
                            12485 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12486 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12487 ; 80   |
                            12488 ; 81   |// Declare Memory Spaces To Use When Coding
                            12489 ; 82   |// A. Sector Buffers
                            12490 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12491 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12492 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12493 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12494 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12495 ; 88   |// B. Media DDI Memory
                            12496 ; 89   |#define MEDIA_DDI_MEM _Y
                            12497 ; 90   |
                            12498 ; 91   |
                            12499 ; 92   |
                            12500 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12501 ; 94   |// Examples of circular pointers:
                            12502 ; 95   |//    INT CIRC cpiVarName
                            12503 ; 96   |//    DWORD CIRC cpdwVarName
                            12504 ; 97   |
                            12505 ; 98   |#define RETCODE INT                 // rcVarName
                            12506 ; 99   |
                            12507 ; 100  |// generic bitfield structure
                            12508 ; 101  |struct Bitfield {
                            12509 ; 102  |    unsigned int B0  :1;
                            12510 ; 103  |    unsigned int B1  :1;
                            12511 ; 104  |    unsigned int B2  :1;
                            12512 ; 105  |    unsigned int B3  :1;
                            12513 ; 106  |    unsigned int B4  :1;
                            12514 ; 107  |    unsigned int B5  :1;
                            12515 ; 108  |    unsigned int B6  :1;
                            12516 ; 109  |    unsigned int B7  :1;
                            12517 ; 110  |    unsigned int B8  :1;
                            12518 ; 111  |    unsigned int B9  :1;
                            12519 ; 112  |    unsigned int B10 :1;
                            12520 ; 113  |    unsigned int B11 :1;
                            12521 ; 114  |    unsigned int B12 :1;
                            12522 ; 115  |    unsigned int B13 :1;
                            12523 ; 116  |    unsigned int B14 :1;
                            12524 ; 117  |    unsigned int B15 :1;
                            12525 ; 118  |    unsigned int B16 :1;
                            12526 ; 119  |    unsigned int B17 :1;
                            12527 ; 120  |    unsigned int B18 :1;
                            12528 ; 121  |    unsigned int B19 :1;
                            12529 ; 122  |    unsigned int B20 :1;
                            12530 ; 123  |    unsigned int B21 :1;
                            12531 ; 124  |    unsigned int B22 :1;
                            12532 ; 125  |    unsigned int B23 :1;
                            12533 ; 126  |};
                            12534 ; 127  |
                            12535 ; 128  |union BitInt {
                            12536 ; 129  |        struct Bitfield B;
                            12537 ; 130  |        int        I;
                            12538 ; 131  |};
                            12539 ; 132  |
                            12540 ; 133  |#define MAX_MSG_LENGTH 10
                            12541 ; 134  |struct CMessage
                            12542 ; 135  |{
                            12543 ; 136  |        unsigned int m_uLength;
                            12544 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12545 ; 138  |};
                            12546 ; 139  |
                            12547 ; 140  |typedef struct {
                            12548 ; 141  |    WORD m_wLength;
                            12549 ; 142  |    WORD m_wMessage;
                            12550 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12551 ; 144  |} Message;
                            12552 ; 145  |
                            12553 ; 146  |struct MessageQueueDescriptor
                            12554 ; 147  |{
                            12555 ; 148  |        int *m_pBase;
                            12556 ; 149  |        int m_iModulo;
                            12557 ; 150  |        int m_iSize;
                            12558 ; 151  |        int *m_pHead;
                            12559 ; 152  |        int *m_pTail;
                            12560 ; 153  |};
                            12561 ; 154  |
                            12562 ; 155  |struct ModuleEntry
                            12563 ; 156  |{
                            12564 ; 157  |    int m_iSignaledEventMask;
                            12565 ; 158  |    int m_iWaitEventMask;
                            12566 ; 159  |    int m_iResourceOfCode;
                            12567 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12568 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            12569 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12570 ; 163  |    int m_uTimeOutHigh;
                            12571 ; 164  |    int m_uTimeOutLow;
                            12572 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12573 ; 166  |};
                            12574 ; 167  |
                            12575 ; 168  |union WaitMask{
                            12576 ; 169  |    struct B{
                            12577 ; 170  |        unsigned int m_bNone     :1;
                            12578 ; 171  |        unsigned int m_bMessage  :1;
                            12579 ; 172  |        unsigned int m_bTimer    :1;
                            12580 ; 173  |        unsigned int m_bButton   :1;
                            12581 ; 174  |    } B;
                            12582 ; 175  |    int I;
                            12583 ; 176  |} ;
                            12584 ; 177  |
                            12585 ; 178  |
                            12586 ; 179  |struct Button {
                            12587 ; 180  |        WORD wButtonEvent;
                            12588 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12589 ; 182  |};
                            12590 ; 183  |
                            12591 ; 184  |struct Message {
                            12592 ; 185  |        WORD wMsgLength;
                            12593 ; 186  |        WORD wMsgCommand;
                            12594 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12595 ; 188  |};
                            12596 ; 189  |
                            12597 ; 190  |union EventTypes {
                            12598 ; 191  |        struct CMessage msg;
                            12599 ; 192  |        struct Button Button ;
                            12600 ; 193  |        struct Message Message;
                            12601 ; 194  |};
                            12602 ; 195  |
                            12603 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12604 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12605 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12606 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12607 ; 200  |
                            12608 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12609 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12610 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12611 ; 204  |
                            12612 ; 205  |#if DEBUG
                            12613 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12614 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12615 ; 208  |#else 
                            12616 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            12617 ; 210  |#define DebugBuildAssert(x)    
                            12618 ; 211  |#endif
                            12619 ; 212  |
                            12620 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12621 ; 214  |//  #pragma asm
                            12622 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12623 ; 216  |//  #pragma endasm
                            12624 ; 217  |
                            12625 ; 218  |
                            12626 ; 219  |#ifdef COLOR_262K
                            12627 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12628 ; 221  |#elif defined(COLOR_65K)
                            12629 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            12630 ; 223  |#else
                            12631 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            12632 ; 225  |#endif
                            12633 ; 226  |    
                            12634 ; 227  |#endif // #ifndef _TYPES_H
                            12635 
                            12637 
                            12638 ; 29   |
                            12639 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12640 ; 31   |////  I2S Registers (SAI)
                            12641 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12642 ; 33   |
                            12643 ; 34   |
                            12644 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12645 ; 36   |
                            12646 ; 37   |
                            12647 ; 38   |
                            12648 ; 39   |
                            12649 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12650 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12651 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12652 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12653 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12654 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12655 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12656 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12657 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12658 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12659 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12660 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12661 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12662 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12663 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12664 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12665 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12666 ; 57   |
                            12667 ; 58   |
                            12668 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12669 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12670 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12671 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12672 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12673 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12674 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12675 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12676 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12677 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            12678 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12679 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12680 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12681 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12682 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12683 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12684 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12685 ; 76   |
                            12686 ; 77   |
                            12687 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12688 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12689 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12690 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12691 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                            12692 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12693 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12694 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12695 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12696 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12697 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12698 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12699 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                            12700 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12701 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12702 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                            12703 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                            12704 ; 95   |
                            12705 ; 96   |
                            12706 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12707 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12708 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12709 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12710 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12711 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12712 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12713 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12714 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12715 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12716 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12717 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12718 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12719 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12720 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12721 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12722 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12723 ; 114  |
                            12724 ; 115  |typedef union
                            12725 ; 116  |{
                            12726 ; 117  |    struct {
                            12727 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12728 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12729 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12730 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12731 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12732 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12733 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12734 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12735 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12736 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12737 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                            12738 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12739 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12740 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12741 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            12742 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12743 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12744 ; 135  |    } B;
                            12745 ; 136  |    int I;
                            12746 ; 137  |    unsigned U;
                            12747 ; 138  |} saircsr_type;
                            12748 ; 139  |
                            12749 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive CSR         */
                            12750 ; 141  |
                            12751 ; 142  |typedef union
                            12752 ; 143  |{
                            12753 ; 144  |    struct {
                            12754 ; 145  |        unsigned SAI :24;
                            12755 ; 146  |    } B;
                            12756 ; 147  |    int I;
                            12757 ; 148  |    unsigned U;
                            12758 ; 149  |} saixr_type;
                            12759 ; 150  |
                            12760 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received data reg 0 */
                            12761 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received data reg 1 */
                            12762 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received data reg 2 */
                            12763 ; 154  |
                            12764 ; 155  |
                            12765 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12766 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12767 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12768 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12769 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12770 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12771 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12772 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12773 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12774 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12775 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12776 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12777 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12778 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12779 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12780 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12781 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12782 ; 173  |
                            12783 ; 174  |
                            12784 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12785 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12786 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12787 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12788 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12789 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12790 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12791 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12792 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12793 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12794 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12795 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12796 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12797 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12798 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12799 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12800 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12801 ; 192  |
                            12802 ; 193  |
                            12803 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12804 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12805 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12806 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12807 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                            12808 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12809 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            12810 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12811 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12812 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12813 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12814 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12815 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                            12816 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12817 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12818 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                            12819 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                            12820 ; 211  |
                            12821 ; 212  |
                            12822 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12823 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12824 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12825 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12826 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12827 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12828 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12829 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12830 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12831 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12832 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12833 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12834 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12835 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12836 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12837 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12838 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12839 ; 230  |
                            12840 ; 231  |
                            12841 ; 232  |typedef union
                            12842 ; 233  |{
                            12843 ; 234  |    struct {
                            12844 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12845 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12846 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12847 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12848 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12849 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12850 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction 
                            12851 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12852 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12853 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12854 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justification
                            12855 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12856 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12857 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12858 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12859 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            12860 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            12861 ; 252  |    } B;
                            12862 ; 253  |    int I;
                            12863 ; 254  |    unsigned U;
                            12864 ; 255  |} saitcsr_type;
                            12865 ; 256  |
                            12866 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR      */
                            12867 ; 258  |
                            12868 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit data reg 0 */
                            12869 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit data reg 1 */
                            12870 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit data reg 2 */
                            12871 ; 262  |
                            12872 ; 263  |#endif
                            12873 
                            12875 
                            12876 ; 25   |#include "regsicoll.h"
                            12877 
                            12879 
                            12880 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            12881 ; 2    |#define __REGS_ICOLL_INC 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12882 ; 3    |
                            12883 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            12884 ; 5    |//  Interrupt Collector Registers
                            12885 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            12886 ; 7    |
                            12887 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            12888 ; 9    |
                            12889 ; 10   |
                            12890 ; 11   |
                            12891 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            12892 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            12893 ; 14   |
                            12894 ; 15   |typedef union
                            12895 ; 16   |{
                            12896 ; 17   |    struct {
                            12897 ; 18   |        int SEN0        :1;
                            12898 ; 19   |        int SEN1        :1;
                            12899 ; 20   |        int SEN2        :1;
                            12900 ; 21   |        int SEN3        :1;
                            12901 ; 22   |        int SEN4        :1;
                            12902 ; 23   |        int SEN5        :1;
                            12903 ; 24   |        int SEN6        :1;
                            12904 ; 25   |        int SEN7        :1;
                            12905 ; 26   |        int SEN8        :1;
                            12906 ; 27   |        int SEN9        :1;
                            12907 ; 28   |        int SEN10       :1;
                            12908 ; 29   |        int SEN11       :1;
                            12909 ; 30   |        int SEN12       :1;
                            12910 ; 31   |        int SEN13       :1;
                            12911 ; 32   |        int SEN14       :1;
                            12912 ; 33   |        int SEN15       :1;
                            12913 ; 34   |        int SEN16       :1;
                            12914 ; 35   |        int SEN17       :1;
                            12915 ; 36   |        int SEN18       :1;
                            12916 ; 37   |        int SEN19       :1;
                            12917 ; 38   |        int SEN20       :1;
                            12918 ; 39   |        int SEN21       :1;
                            12919 ; 40   |        int SEN22       :1;
                            12920 ; 41   |        int SEN23       :1;
                            12921 ; 42   |    } B;
                            12922 ; 43   |    int I;
                            12923 ; 44   |} iclenable0_type;
                            12924 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt Priority Register Core   */
                            12925 ; 46   |
                            12926 ; 47   |
                            12927 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            12928 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            12929 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            12930 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            12931 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            12932 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            12933 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            12934 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            12935 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            12936 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                            12937 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            12938 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            12939 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            12940 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            12941 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            12942 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            12943 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            12944 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            12945 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            12946 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            12947 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            12948 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            12949 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            12950 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            12951 ; 72   |
                            12952 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            12953 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            12954 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            12955 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            12956 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            12957 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            12958 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            12959 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            12960 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            12961 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            12962 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            12963 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            12964 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            12965 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            12966 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            12967 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            12968 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            12969 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            12970 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            12971 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            12972 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            12973 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            12974 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            12975 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            12976 ; 97   |
                            12977 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            12978 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            12979 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            12980 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            12981 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            12982 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            12983 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            12984 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            12985 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            12986 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            12987 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            12988 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            12989 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            12990 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            12991 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            12992 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            12993 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            12994 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            12995 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            12996 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            12997 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            12998 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                            12999 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            13000 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            13001 ; 122  |
                            13002 ; 123  |
                            13003 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            13004 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            13005 ; 126  |typedef union
                            13006 ; 127  |{
                            13007 ; 128  |    struct {
                            13008 ; 129  |        
                            13009 ; 130  |        int SEN24       :1;
                            13010 ; 131  |        int SEN25       :1;
                            13011 ; 132  |        int SEN26       :1;
                            13012 ; 133  |        int SEN27       :1;
                            13013 ; 134  |        int SEN28       :1;
                            13014 ; 135  |        int SEN29       :1;
                            13015 ; 136  |        int SEN30       :1;
                            13016 ; 137  |        int SEN31       :1;
                            13017 ; 138  |        int SEN32       :1;
                            13018 ; 139  |        int SEN33       :1;
                            13019 ; 140  |    } B;
                            13020 ; 141  |    int I;
                            13021 ; 142  |} iclenable1_type;
                            13022 ; 143  |
                            13023 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interrupt Priority Register Core    */
                            13024 ; 145  |
                            13025 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            13026 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            13027 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            13028 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            13029 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            13030 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            13031 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            13032 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            13033 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            13034 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            13035 ; 156  |
                            13036 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            13037 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            13038 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            13039 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            13040 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            13041 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            13042 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            13043 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            13044 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            13045 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            13046 ; 167  |
                            13047 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            13048 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            13049 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            13050 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            13051 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            13052 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            13053 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            13054 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            13055 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            13056 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            13057 ; 178  |
                            13058 ; 179  |
                            13059 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            13060 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            13061 ; 182  |typedef union
                            13062 ; 183  |{
                            13063 ; 184  |    struct {
                            13064 ; 185  |        int SST0        :1;
                            13065 ; 186  |        int SST1        :1;
                            13066 ; 187  |        int SST2        :1;
                            13067 ; 188  |        int SST3        :1;
                            13068 ; 189  |        int SST4        :1;
                            13069 ; 190  |        int SST5        :1;
                            13070 ; 191  |        int SST6        :1;
                            13071 ; 192  |        int SST7        :1;
                            13072 ; 193  |        int SST8        :1;
                            13073 ; 194  |        int SST9        :1;
                            13074 ; 195  |        int SST10       :1;
                            13075 ; 196  |        int SST11       :1;
                            13076 ; 197  |        int SST12       :1;
                            13077 ; 198  |        int SST13       :1;
                            13078 ; 199  |        int SST14       :1;
                            13079 ; 200  |        int SST15       :1;
                            13080 ; 201  |        int SST16       :1;
                            13081 ; 202  |        int SST17       :1;
                            13082 ; 203  |        int SST18       :1;
                            13083 ; 204  |        int SST19       :1;
                            13084 ; 205  |        int SST20       :1;
                            13085 ; 206  |        int SST21       :1;
                            13086 ; 207  |        int SST22       :1;
                            13087 ; 208  |        int SST23       :1;
                            13088 ; 209  |    } B;
                            13089 ; 210  |    int I;
                            13090 ; 211  |} iclstatus0_type;
                            13091 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interrupt Priority Register Core */
                            13092 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            13093 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            13094 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            13095 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            13096 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            13097 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            13098 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            13099 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            13100 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            13101 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            13102 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            13103 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            13104 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            13105 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            13106 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            13107 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            13108 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            13109 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            13110 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            13111 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            13112 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            13113 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            13114 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            13115 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            13116 ; 237  |
                            13117 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            13118 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            13119 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            13120 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            13121 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            13122 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            13123 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            13124 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            13125 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            13126 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            13127 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            13128 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            13129 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            13130 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            13131 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            13132 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13133 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            13134 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            13135 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            13136 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            13137 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            13138 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            13139 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            13140 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            13141 ; 262  |
                            13142 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            13143 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            13144 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            13145 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            13146 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            13147 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            13148 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            13149 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            13150 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            13151 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            13152 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            13153 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            13154 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            13155 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            13156 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            13157 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            13158 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            13159 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            13160 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            13161 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            13162 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            13163 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            13164 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            13165 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            13166 ; 287  |
                            13167 ; 288  |
                            13168 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            13169 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            13170 ; 291  |typedef union
                            13171 ; 292  |{
                            13172 ; 293  |    struct {
                            13173 ; 294  |        int SST24       :1;
                            13174 ; 295  |        int SST25       :1;
                            13175 ; 296  |        int SST26       :1;
                            13176 ; 297  |        int SST27       :1;
                            13177 ; 298  |        int SST28       :1;
                            13178 ; 299  |        int SST29       :1;
                            13179 ; 300  |        int SST30       :1;
                            13180 ; 301  |        int SST31       :1;
                            13181 ; 302  |        int SST32       :1;
                            13182 ; 303  |        int SST33       :1;
                            13183 ; 304  |    } B;
                            13184 ; 305  |    int I;
                            13185 ; 306  |} iclstatus1_type;
                            13186 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interrupt Priority Register Core */
                            13187 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            13188 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            13189 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            13190 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            13191 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            13192 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            13193 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            13194 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            13195 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            13196 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            13197 ; 318  |
                            13198 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            13199 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            13200 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            13201 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            13202 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            13203 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            13204 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            13205 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            13206 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            13207 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            13208 ; 329  |
                            13209 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            13210 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            13211 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            13212 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            13213 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            13214 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            13215 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            13216 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            13217 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            13218 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            13219 ; 340  |
                            13220 ; 341  |
                            13221 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            13222 ; 343  |//  Interrupt Collector Priority Defs
                            13223 ; 344  |typedef union
                            13224 ; 345  |{
                            13225 ; 346  |    struct {
                            13226 ; 347  |        unsigned S0P    :3;
                            13227 ; 348  |        unsigned S1P    :3;
                            13228 ; 349  |        unsigned S2P    :3;
                            13229 ; 350  |        unsigned S3P    :3;
                            13230 ; 351  |        unsigned S4P    :3;
                            13231 ; 352  |        unsigned S5P    :3;
                            13232 ; 353  |        unsigned S6P    :3;
                            13233 ; 354  |        unsigned S7P    :3;
                            13234 ; 355  |    } B;
                            13235 ; 356  |    int I;
                            13236 ; 357  |
                            13237 ; 358  |} iclprior0_type;
                            13238 ; 359  |
                            13239 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrupt Collector Register 0 Priority   */
                            13240 ; 361  |
                            13241 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            13242 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            13243 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            13244 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            13245 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            13246 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            13247 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            13248 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            13249 ; 370  |
                            13250 ; 371  |
                            13251 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            13252 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            13253 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            13254 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            13255 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            13256 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            13257 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            13258 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            13259 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            13260 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            13261 ; 382  |
                            13262 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            13263 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            13264 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            13265 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            13266 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            13267 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            13268 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            13269 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            13270 ; 391  |
                            13271 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            13272 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            13273 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            13274 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            13275 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            13276 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            13277 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            13278 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            13279 ; 400  |
                            13280 ; 401  |
                            13281 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            13282 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            13283 ; 404  |typedef union
                            13284 ; 405  |{
                            13285 ; 406  |    struct {
                            13286 ; 407  |        unsigned S8P    :3;
                            13287 ; 408  |        unsigned S9P    :3;
                            13288 ; 409  |        unsigned S10P   :3;
                            13289 ; 410  |        unsigned S11P   :3;
                            13290 ; 411  |        unsigned S12P   :3;
                            13291 ; 412  |        unsigned S13P   :3;
                            13292 ; 413  |        unsigned S14P   :3;
                            13293 ; 414  |        unsigned S15P   :3;
                            13294 ; 415  |    } B;
                            13295 ; 416  |    int I;
                            13296 ; 417  |} iclprior1_type;
                            13297 ; 418  |
                            13298 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrupt Collector Register 1 Priority   */
                            13299 ; 420  |
                            13300 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            13301 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            13302 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            13303 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            13304 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            13305 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            13306 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            13307 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            13308 ; 429  |
                            13309 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            13310 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            13311 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            13312 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            13313 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            13314 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            13315 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            13316 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            13317 ; 438  |
                            13318 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            13319 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            13320 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            13321 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            13322 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            13323 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            13324 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            13325 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            13326 ; 447  |
                            13327 ; 448  |
                            13328 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            13329 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            13330 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            13331 ; 452  |{
                            13332 ; 453  |    struct {
                            13333 ; 454  |        unsigned S16P   :3;
                            13334 ; 455  |        unsigned S17P   :3;
                            13335 ; 456  |        unsigned S18P   :3;
                            13336 ; 457  |        unsigned S19P   :3;
                            13337 ; 458  |        unsigned S20P   :3;
                            13338 ; 459  |        unsigned S21P   :3;
                            13339 ; 460  |        unsigned S22P   :3;
                            13340 ; 461  |        unsigned S23P   :3;
                            13341 ; 462  |    } B;
                            13342 ; 463  |    int I;
                            13343 ; 464  |} iclprior2_type;
                            13344 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrupt Collector Register 2 Priority   */
                            13345 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            13346 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            13347 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            13348 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            13349 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            13350 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            13351 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            13352 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            13353 ; 474  |
                            13354 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            13355 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            13356 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            13357 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            13358 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            13359 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            13360 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            13361 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            13362 ; 483  |
                            13363 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            13364 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            13365 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            13366 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            13367 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            13368 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            13369 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            13370 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            13371 ; 492  |
                            13372 ; 493  |
                            13373 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            13374 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            13375 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            13376 ; 497  |{
                            13377 ; 498  |    struct {
                            13378 ; 499  |        unsigned S24P   :3;
                            13379 ; 500  |        unsigned S25P   :3;
                            13380 ; 501  |        unsigned S26P   :3;
                            13381 ; 502  |        unsigned S27P   :3;
                            13382 ; 503  |        unsigned S28P   :3;
                            13383 ; 504  |        unsigned S29P   :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13384 ; 505  |        unsigned S30P   :3;
                            13385 ; 506  |        unsigned S31P   :3;
                            13386 ; 507  |    } B;
                            13387 ; 508  |    int I;
                            13388 ; 509  |} iclprior3_type;
                            13389 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrupt Collector Register 3 Priority   */
                            13390 ; 511  |
                            13391 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            13392 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            13393 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            13394 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            13395 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            13396 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            13397 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            13398 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            13399 ; 520  |
                            13400 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            13401 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            13402 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            13403 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            13404 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            13405 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            13406 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            13407 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            13408 ; 529  |
                            13409 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            13410 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            13411 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            13412 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            13413 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            13414 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            13415 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            13416 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            13417 ; 538  |
                            13418 ; 539  |
                            13419 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            13420 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            13421 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            13422 ; 543  |{
                            13423 ; 544  |    struct {
                            13424 ; 545  |        unsigned S32P   :3;
                            13425 ; 546  |        unsigned S33P   :3;
                            13426 ; 547  |    } B;
                            13427 ; 548  |    int I;
                            13428 ; 549  |} iclprior4_type;
                            13429 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt Collector Register 4 Priority   */
                            13430 ; 551  |
                            13431 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            13432 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            13433 ; 554  |
                            13434 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            13435 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            13436 ; 557  |
                            13437 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            13438 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            13439 ; 560  |
                            13440 ; 561  |
                            13441 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            13442 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13443 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            13444 ; 565  |{
                            13445 ; 566  |    struct {
                            13446 ; 567  |        unsigned S0S    :2;
                            13447 ; 568  |        unsigned S1S    :2;
                            13448 ; 569  |        unsigned S2S    :2;
                            13449 ; 570  |        unsigned S3S    :2;
                            13450 ; 571  |        unsigned S4S    :2;
                            13451 ; 572  |        unsigned S5S    :2;
                            13452 ; 573  |        unsigned S6S    :2;
                            13453 ; 574  |        unsigned S7S    :2;
                            13454 ; 575  |        unsigned S8S    :2;
                            13455 ; 576  |        unsigned S9S    :2;
                            13456 ; 577  |        unsigned S10S   :2;
                            13457 ; 578  |        unsigned S11S   :2;
                            13458 ; 579  |    } B;
                            13459 ; 580  |    int I;
                            13460 ; 581  |} iclsteer0_type;
                            13461 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrupt Collector Steering Register 0   */
                            13462 ; 583  |
                            13463 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            13464 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            13465 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            13466 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            13467 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            13468 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            13469 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            13470 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            13471 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            13472 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            13473 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            13474 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            13475 ; 596  |
                            13476 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            13477 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            13478 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            13479 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            13480 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            13481 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            13482 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            13483 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            13484 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            13485 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            13486 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            13487 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            13488 ; 609  |
                            13489 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            13490 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            13491 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            13492 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            13493 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            13494 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            13495 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            13496 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            13497 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            13498 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            13499 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            13500 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            13501 ; 622  |
                            13502 ; 623  |
                            13503 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            13504 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            13505 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            13506 ; 627  |{
                            13507 ; 628  |    struct {
                            13508 ; 629  |        unsigned S12S   :2;
                            13509 ; 630  |        unsigned S13S   :2;
                            13510 ; 631  |        unsigned S14S   :2;
                            13511 ; 632  |        unsigned S15S   :2;
                            13512 ; 633  |        unsigned S16S   :2;
                            13513 ; 634  |        unsigned S17S   :2;
                            13514 ; 635  |        unsigned S18S   :2;
                            13515 ; 636  |        unsigned S19S   :2;
                            13516 ; 637  |        unsigned S20S   :2;
                            13517 ; 638  |        unsigned S21S   :2;
                            13518 ; 639  |        unsigned S22S   :2;
                            13519 ; 640  |        unsigned S23S   :2;
                            13520 ; 641  |    } B;
                            13521 ; 642  |    int I;
                            13522 ; 643  |} iclsteer1_type;
                            13523 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrupt Collector Steering Register 1   */
                            13524 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            13525 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            13526 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            13527 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            13528 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            13529 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            13530 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            13531 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            13532 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            13533 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            13534 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            13535 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            13536 ; 657  |
                            13537 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            13538 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            13539 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            13540 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            13541 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            13542 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            13543 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            13544 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            13545 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            13546 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            13547 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            13548 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            13549 ; 670  |
                            13550 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            13551 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            13552 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            13553 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            13554 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            13555 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            13556 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            13557 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            13558 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            13559 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            13560 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            13561 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            13562 ; 683  |
                            13563 ; 684  |
                            13564 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            13565 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            13566 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            13567 ; 688  |{
                            13568 ; 689  |    struct {
                            13569 ; 690  |        unsigned S24S   :2;
                            13570 ; 691  |        unsigned S25S   :2;
                            13571 ; 692  |        unsigned S26S   :2;
                            13572 ; 693  |        unsigned S27S   :2;
                            13573 ; 694  |        unsigned S28S   :2;
                            13574 ; 695  |        unsigned S29S   :2;
                            13575 ; 696  |        unsigned S30S   :2;
                            13576 ; 697  |        unsigned S31S   :2;
                            13577 ; 698  |        unsigned S32S   :2;
                            13578 ; 699  |        unsigned S33S   :2;
                            13579 ; 700  |    } B;
                            13580 ; 701  |    int I;
                            13581 ; 702  |} iclsteer2_type;
                            13582 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interrupt Collector Steering Register 2  */
                            13583 ; 704  |
                            13584 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13585 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13586 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13587 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13588 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13589 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13590 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13591 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13592 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13593 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13594 ; 715  |
                            13595 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13596 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13597 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13598 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13599 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13600 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13601 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13602 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13603 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13604 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13605 ; 726  |
                            13606 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13607 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            13608 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13609 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13610 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13611 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13612 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13613 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13614 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13615 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13616 ; 737  |
                            13617 ; 738  |
                            13618 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13619 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13620 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13621 ; 742  |{
                            13622 ; 743  |    struct {
                            13623 ; 744  |        int S0FV        :1;
                            13624 ; 745  |        int S1FV        :1;
                            13625 ; 746  |        int S2FV        :1;
                            13626 ; 747  |        int S3FV        :1;
                            13627 ; 748  |        int S4FV        :1;
                            13628 ; 749  |        int S5FV        :1;
                            13629 ; 750  |        int S6FV        :1;
                            13630 ; 751  |        int S7FV        :1;
                            13631 ; 752  |        int S8FV        :1;
                            13632 ; 753  |        int S9FV        :1;
                            13633 ; 754  |        int S10FV       :1;
                            13634 ; 755  |        int S11FV       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13635 ; 756  |        int S12FV       :1;
                            13636 ; 757  |        int S13FV       :1;
                            13637 ; 758  |        int S14FV       :1;
                            13638 ; 759  |        int S15FV       :1;
                            13639 ; 760  |        int S16FV       :1;
                            13640 ; 761  |        int S17FV       :1;
                            13641 ; 762  |        int S18FV       :1;
                            13642 ; 763  |        int S19FV       :1;
                            13643 ; 764  |        int S20FV       :1;
                            13644 ; 765  |        int S21FV       :1;
                            13645 ; 766  |        int S22FV       :1;
                            13646 ; 767  |        int S23FV       :1;
                            13647 ; 768  |    } B;
                            13648 ; 769  |    int I;
                            13649 ; 770  |} iclforce0_type;
                            13650 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interrupt Collector Debug Force Register 0   */
                            13651 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13652 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13653 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13654 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13655 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13656 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13657 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13658 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13659 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13660 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13661 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13662 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13663 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13664 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13665 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13666 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13667 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13668 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            13669 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13670 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13671 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13672 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13673 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13674 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13675 ; 796  |
                            13676 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13677 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13678 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13679 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13680 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13681 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13682 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13683 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            13684 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13685 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13686 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13687 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13688 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13689 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13690 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13691 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13692 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13693 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13694 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13695 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13696 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13697 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13698 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13699 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13700 ; 821  |
                            13701 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13702 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13703 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13704 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13705 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13706 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13707 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13708 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13709 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13710 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13711 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13712 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13713 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13714 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13715 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13716 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13717 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13718 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13719 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13720 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13721 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13722 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13723 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13724 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13725 ; 846  |
                            13726 ; 847  |
                            13727 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13728 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13729 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13730 ; 851  |{
                            13731 ; 852  |    struct {
                            13732 ; 853  |        int S24FV       :1;
                            13733 ; 854  |        int S25FV       :1;
                            13734 ; 855  |        int S26FV       :1;
                            13735 ; 856  |        int S27FV       :1;
                            13736 ; 857  |        int S28FV       :1;
                            13737 ; 858  |        int S29FV       :1;
                            13738 ; 859  |        int S30FV       :1;
                            13739 ; 860  |        int S31FV       :1;
                            13740 ; 861  |        int S32FV       :1;
                            13741 ; 862  |        int S33FV       :1;
                            13742 ; 863  |    } B;
                            13743 ; 864  |    int I;
                            13744 ; 865  |} iclforce1_type;
                            13745 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interrupt Collector Debug Force Register 1   */
                            13746 ; 867  |
                            13747 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            13748 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13749 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13750 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13751 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13752 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13753 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13754 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13755 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13756 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13757 ; 878  |
                            13758 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13759 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13760 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13761 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13762 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13763 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13764 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13765 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13766 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13767 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13768 ; 889  |
                            13769 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13770 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13771 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13772 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13773 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13774 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13775 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13776 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13777 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13778 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13779 ; 900  |
                            13780 ; 901  |
                            13781 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13782 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13783 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13784 ; 905  |{
                            13785 ; 906  |    struct {
                            13786 ; 907  |        int S0FE        :1;
                            13787 ; 908  |        int S1FE        :1;
                            13788 ; 909  |        int S2FE        :1;
                            13789 ; 910  |        int S3FE        :1;
                            13790 ; 911  |        int S4FE        :1;
                            13791 ; 912  |        int S5FE        :1;
                            13792 ; 913  |        int S6FE        :1;
                            13793 ; 914  |        int S7FE        :1;
                            13794 ; 915  |        int S8FE        :1;
                            13795 ; 916  |        int S9FE        :1;
                            13796 ; 917  |        int S10FE       :1;
                            13797 ; 918  |        int S11FE       :1;
                            13798 ; 919  |        int S12FE       :1;
                            13799 ; 920  |        int S13FE       :1;
                            13800 ; 921  |        int S14FE       :1;
                            13801 ; 922  |        int S15FE       :1;
                            13802 ; 923  |        int S16FE       :1;
                            13803 ; 924  |        int S17FE       :1;
                            13804 ; 925  |        int S18FE       :1;
                            13805 ; 926  |        int S19FE       :1;
                            13806 ; 927  |        int S20FE       :1;
                            13807 ; 928  |        int S21FE       :1;
                            13808 ; 929  |        int S22FE       :1;
                            13809 ; 930  |        int S23FE       :1;
                            13810 ; 931  |    } B;
                            13811 ; 932  |    int I;
                            13812 ; 933  |} iclfenable0_type;
                            13813 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Interrupt Collector Force Enable Register 0    */
                            13814 ; 935  |
                            13815 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            13816 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13817 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13818 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13819 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13820 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13821 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13822 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13823 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13824 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13825 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13826 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13827 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13828 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13829 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13830 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13831 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13832 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13833 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13834 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13835 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13836 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13837 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13838 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13839 ; 960  |
                            13840 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13841 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13842 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13843 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13844 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13845 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13846 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13847 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13848 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13849 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13850 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13851 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13852 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            13853 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13854 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13855 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13856 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13857 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13858 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13859 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            13860 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            13861 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            13862 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            13863 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            13864 ; 985  |
                            13865 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            13866 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            13867 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            13868 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            13869 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            13870 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            13871 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            13872 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            13873 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            13874 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            13875 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            13876 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            13877 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            13878 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            13879 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            13880 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            13881 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            13882 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            13883 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            13884 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            13885 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13886 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            13887 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            13888 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            13889 ; 1010 |
                            13890 ; 1011 |
                            13891 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            13892 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            13893 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            13894 ; 1015 |{
                            13895 ; 1016 |    struct {
                            13896 ; 1017 |        int S24FE       :1;
                            13897 ; 1018 |        int S25FE       :1;
                            13898 ; 1019 |        int S26FE       :1;
                            13899 ; 1020 |        int S27FE       :1;
                            13900 ; 1021 |        int S28FE       :1;
                            13901 ; 1022 |        int S29FE       :1;
                            13902 ; 1023 |        int S30FE       :1;
                            13903 ; 1024 |        int S31FE       :1;
                            13904 ; 1025 |        int S32FE       :1;
                            13905 ; 1026 |        int S33FE       :1;
                            13906 ; 1027 |    } B;
                            13907 ; 1028 |    int I;
                            13908 ; 1029 |} iclfenable1_type;
                            13909 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Interrupt Collector Force Enable Register 1    */
                            13910 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            13911 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            13912 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            13913 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            13914 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            13915 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            13916 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            13917 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            13918 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            13919 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            13920 ; 1041 |
                            13921 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            13922 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            13923 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            13924 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            13925 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            13926 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            13927 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            13928 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            13929 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            13930 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            13931 ; 1052 |
                            13932 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            13933 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            13934 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            13935 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            13936 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            13937 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            13938 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            13939 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            13940 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            13941 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            13942 ; 1063 |
                            13943 ; 1064 |
                            13944 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            13945 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            13946 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            13947 ; 1068 |{
                            13948 ; 1069 |    struct {
                            13949 ; 1070 |        unsigned RQ     :7;
                            13950 ; 1071 |        unsigned IVA    :7;
                            13951 ; 1072 |        unsigned IVB    :7;
                            13952 ; 1073 |    } B;
                            13953 ; 1074 |    int I;
                            13954 ; 1075 |} iclobsvz0_type;
                            13955 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interrupt Collector Observation Register 0   */
                            13956 ; 1077 |
                            13957 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            13958 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            13959 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            13960 ; 1081 |
                            13961 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            13962 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            13963 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            13964 ; 1085 |
                            13965 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            13966 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            13967 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            13968 ; 1089 |
                            13969 ; 1090 |
                            13970 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            13971 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            13972 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            13973 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            13974 ; 1095 |
                            13975 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            13976 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            13977 ; 1098 |
                            13978 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            13979 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            13980 ; 1101 |
                            13981 ; 1102 |
                            13982 ; 1103 |
                            13983 ; 1104 |
                            13984 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            13985 ; 1106 |//  Interrupt Vectors
                            13986 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            13987 ; 1108 |// Reset Vector
                            13988 ; 1109 |#define HW_IVECRESET 0x0000           
                            13989 ; 1110 |// Stack Error
                            13990 ; 1111 |#define HW_IVECSTERR 0x0002           
                            13991 ; 1112 |// Trace
                            13992 ; 1113 |#define HW_IVECTRAC 0x0004           
                            13993 ; 1114 |// SWI
                            13994 ; 1115 |#define HW_IVECSWI 0x0006           
                            13995 ; 1116 |// ~IRQA
                            13996 ; 1117 |#define HW_IVECIRQA 0x0008           
                            13997 ; 1118 |// ~IRQB - BROWNOUT
                            13998 ; 1119 |#define HW_IVECIRQB 0x000A           
                            13999 ; 1120 |// Fatal Error
                            14000 ; 1121 |#define HW_IVECERROR 0x000C           
                            14001 ; 1122 |// SPI
                            14002 ; 1123 |#define HW_IVECSPI 0x000E           
                            14003 ; 1124 |// I2S TX Data Empty
                            14004 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            14005 ; 1126 |// I2S TX Underflow
                            14006 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            14007 ; 1128 |// I2S RX Data Full
                            14008 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            14009 ; 1130 |// I2S RX Overflow
                            14010 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            14011 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors here
                            14012 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors here
                            14013 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors here
                            14014 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            14015 ; 1136 |// GPIO1
                            14016 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            14017 ; 1138 |// GPIO2
                            14018 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            14019 ; 1140 |// GPIO0
                            14020 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            14021 ; 1142 |// TIMER0
                            14022 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            14023 ; 1144 |// TIMER1
                            14024 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            14025 ; 1146 |// TIMER2
                            14026 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            14027 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors here
                            14028 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors here
                            14029 ; 1150 |// I2C RX Data Ready
                            14030 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            14031 ; 1152 |// I2C RX Overflow
                            14032 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            14033 ; 1154 |// I2C TX Data Empty
                            14034 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            14035 ; 1156 |// I2C TX Underflow
                            14036 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            14037 ; 1158 |// Illegal Instruction
                            14038 ; 1159 |#define HW_IVECILI 0x0038           
                            14039 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors here
                            14040 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            14041 ; 1162 |#define HW_IVECDACE 0x003C           
                            14042 ; 1163 |// DAC Underflow ISR
                            14043 ; 1164 |#define HW_IVECDACUF 0x003E           
                            14044 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors here
                            14045 ; 1166 |// ADC Full ISR
                            14046 ; 1167 |#define HW_IVECADCF 0x0042           
                            14047 ; 1168 |// ADC Overflow ISR
                            14048 ; 1169 |#define HW_IVECADCOF 0x0044           
                            14049 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors here
                            14050 ; 1171 |// TIMER3
                            14051 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            14052 ; 1173 |// GPIO3
                            14053 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            14054 ; 1175 |// SDRAM
                            14055 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            14056 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors here
                            14057 ; 1178 |// 5 volt power connected
                            14058 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            14059 ; 1180 |// USB Controller
                            14060 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            14061 ; 1182 |// USB Wakeup 
                            14062 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            14063 ; 1184 |// 5 volt power disconnected
                            14064 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            14065 ; 1186 |// enhanced SPI
                            14066 ; 1187 |#define HW_IVECESPI 0x0058           
                            14067 ; 1188 |// filter coprocessor
                            14068 ; 1189 |#define HW_IVECFILCO 0x005A           
                            14069 ; 1190 |// low res ADC #1
                            14070 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            14071 ; 1192 |// real time clock alarm
                            14072 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            14073 ; 1194 |// low res ADC #2
                            14074 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            14075 ; 1196 |// flash hardware ECC
                            14076 ; 1197 |#define HW_IVECHWECC 0x0062           
                            14077 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors here
                            14078 ; 1199 |// CDSYNC Interrupt
                            14079 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            14080 ; 1201 |// CDSYNC Exception
                            14081 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            14082 ; 1203 |// RS
                            14083 ; 1204 |#define HW_IVECRS 0x006A           
                            14084 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors here
                            14085 ; 1206 |// Flash Done ISR
                            14086 ; 1207 |#define HW_IVECFD 0x006E           
                            14087 ; 1208 |// CompactFlash ISR
                            14088 ; 1209 |#define HW_IVECCF 0x0070           
                            14089 ; 1210 |// SmartMedia Timeout ISR
                            14090 ; 1211 |#define HW_IVECSMTO 0x0072           
                            14091 ; 1212 |// SmartMedia Invalid Programming
                            14092 ; 1213 |#define HW_IVECSMIP 0x0074           
                            14093 ; 1214 |// CompactFlash No Card ISR
                            14094 ; 1215 |#define HW_IVECCFNC 0x0076           
                            14095 ; 1216 |// CompactFlash Status Change ISR
                            14096 ; 1217 |#define HW_IVECCFSC 0x0078           
                            14097 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors here
                            14098 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors here
                            14099 ; 1220 |// CDI
                            14100 ; 1221 |#define HW_IVECCDI 0x007E           
                            14101 ; 1222 |
                            14102 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            14103 ; 1224 |//  Interrupt Vectors
                            14104 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            14105 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            14106 ; 1227 |#define VECTOR(address,isr) \ 
                            14107 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            14108 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            14109 ; 1230 |
                            14110 ; 1231 |
                            14111 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            14112 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            14113 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            14114 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            14115 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            14116 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            14117 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            14118 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            14119 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            14120 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            14121 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            14122 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            14123 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            14124 ; 1245 |
                            14125 ; 1246 |// Interrupt Disabled
                            14126 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            14127 ; 1248 |// Interrupt Priority Level 0
                            14128 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            14129 ; 1250 |// Interrupt Priority Level 1
                            14130 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            14131 ; 1252 |// Interrupt Priority Level 2
                            14132 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            14133 ; 1254 |
                            14134 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            14135 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            14136 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14137 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            14138 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            14139 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            14140 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            14141 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            14142 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            14143 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            14144 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            14145 ; 1266 |
                            14146 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            14147 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            14148 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            14149 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            14150 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            14151 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            14152 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            14153 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            14154 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            14155 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            14156 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            14157 ; 1278 |
                            14158 ; 1279 |// Interrupt Priority register
                            14159 ; 1280 |typedef union               
                            14160 ; 1281 |{
                            14161 ; 1282 |    struct {
                            14162 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            14163 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            14164 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            14165 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            14166 ; 1287 |        int                 :4; /* Reserved */
                            14167 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            14168 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            14169 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            14170 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            14171 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            14172 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            14173 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            14174 ; 1295 |    } B;
                            14175 ; 1296 |
                            14176 ; 1297 |    int I;
                            14177 ; 1298 |
                            14178 ; 1299 |} ipr_type;
                            14179 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            14180 ; 1301 |
                            14181 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            14182 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            14183 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            14184 ; 1305 |
                            14185 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            14186 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            14187 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            14188 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            14189 ; 1310 |
                            14190 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            14191 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            14192 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            14193 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            14194 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            14195 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            14196 ; 1317 |
                            14197 ; 1318 |#endif
                            14198 ; 1319 |
                            14199 
                            14201 
                            14202 ; 26   |#include "regslradc.h"
                            14203 
                            14205 
                            14206 ; 1    |#if !(defined(regslradcinc))
                            14207 ; 2    |
                            14208 ; 3    |#define regslradcinc 1
                            14209 ; 4    |
                            14210 ; 5    |#include "types.h"
                            14211 
                            14213 
                            14214 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14215 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14216 ; 3    |//
                            14217 ; 4    |// Filename: types.h
                            14218 ; 5    |// Description: Standard data types
                            14219 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14220 ; 7    |
                            14221 ; 8    |#ifndef _TYPES_H
                            14222 ; 9    |#define _TYPES_H
                            14223 ; 10   |
                            14224 ; 11   |// TODO:  move this outta here!
                            14225 ; 12   |#if !defined(NOERROR)
                            14226 ; 13   |#define NOERROR 0
                            14227 ; 14   |#define SUCCESS 0
                            14228 ; 15   |#endif 
                            14229 ; 16   |#if !defined(SUCCESS)
                            14230 ; 17   |#define SUCCESS  0
                            14231 ; 18   |#endif
                            14232 ; 19   |#if !defined(ERROR)
                            14233 ; 20   |#define ERROR   -1
                            14234 ; 21   |#endif
                            14235 ; 22   |#if !defined(FALSE)
                            14236 ; 23   |#define FALSE 0
                            14237 ; 24   |#endif
                            14238 ; 25   |#if !defined(TRUE)
                            14239 ; 26   |#define TRUE  1
                            14240 ; 27   |#endif
                            14241 ; 28   |
                            14242 ; 29   |#if !defined(NULL)
                            14243 ; 30   |#define NULL 0
                            14244 ; 31   |#endif
                            14245 ; 32   |
                            14246 ; 33   |#define MAX_INT     0x7FFFFF
                            14247 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14248 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14249 ; 36   |#define MAX_ULONG   (-1) 
                            14250 ; 37   |
                            14251 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14252 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14253 ; 40   |
                            14254 ; 41   |
                            14255 ; 42   |#define BYTE    unsigned char       // btVarName
                            14256 ; 43   |#define CHAR    signed char         // cVarName
                            14257 ; 44   |#define USHORT  unsigned short      // usVarName
                            14258 ; 45   |#define SHORT   unsigned short      // sVarName
                            14259 ; 46   |#define WORD    unsigned int        // wVarName
                            14260 ; 47   |#define INT     signed int          // iVarName
                            14261 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14262 ; 49   |#define LONG    signed long         // lVarName
                            14263 ; 50   |#define BOOL    unsigned int        // bVarName
                            14264 ; 51   |#define FRACT   _fract              // frVarName
                            14265 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14266 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14267 ; 54   |#define FLOAT   float               // fVarName
                            14268 ; 55   |#define DBL     double              // dVarName
                            14269 ; 56   |#define ENUM    enum                // eVarName
                            14270 ; 57   |#define CMX     _complex            // cmxVarName
                            14271 ; 58   |typedef WORD UCS3;                   // 
                            14272 ; 59   |
                            14273 ; 60   |#define UINT16  unsigned short
                            14274 ; 61   |#define UINT8   unsigned char   
                            14275 ; 62   |#define UINT32  unsigned long
                            14276 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14277 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            14278 ; 65   |#define WCHAR   UINT16
                            14279 ; 66   |
                            14280 ; 67   |//UINT128 is 16 bytes or 6 words
                            14281 ; 68   |typedef struct UINT128_3500 {   
                            14282 ; 69   |    int val[6];     
                            14283 ; 70   |} UINT128_3500;
                            14284 ; 71   |
                            14285 ; 72   |#define UINT128   UINT128_3500
                            14286 ; 73   |
                            14287 ; 74   |// Little endian word packed byte strings:   
                            14288 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14289 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14290 ; 77   |// Little endian word packed byte strings:   
                            14291 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14292 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14293 ; 80   |
                            14294 ; 81   |// Declare Memory Spaces To Use When Coding
                            14295 ; 82   |// A. Sector Buffers
                            14296 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14297 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14298 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14299 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14300 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14301 ; 88   |// B. Media DDI Memory
                            14302 ; 89   |#define MEDIA_DDI_MEM _Y
                            14303 ; 90   |
                            14304 ; 91   |
                            14305 ; 92   |
                            14306 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14307 ; 94   |// Examples of circular pointers:
                            14308 ; 95   |//    INT CIRC cpiVarName
                            14309 ; 96   |//    DWORD CIRC cpdwVarName
                            14310 ; 97   |
                            14311 ; 98   |#define RETCODE INT                 // rcVarName
                            14312 ; 99   |
                            14313 ; 100  |// generic bitfield structure
                            14314 ; 101  |struct Bitfield {
                            14315 ; 102  |    unsigned int B0  :1;
                            14316 ; 103  |    unsigned int B1  :1;
                            14317 ; 104  |    unsigned int B2  :1;
                            14318 ; 105  |    unsigned int B3  :1;
                            14319 ; 106  |    unsigned int B4  :1;
                            14320 ; 107  |    unsigned int B5  :1;
                            14321 ; 108  |    unsigned int B6  :1;
                            14322 ; 109  |    unsigned int B7  :1;
                            14323 ; 110  |    unsigned int B8  :1;
                            14324 ; 111  |    unsigned int B9  :1;
                            14325 ; 112  |    unsigned int B10 :1;
                            14326 ; 113  |    unsigned int B11 :1;
                            14327 ; 114  |    unsigned int B12 :1;
                            14328 ; 115  |    unsigned int B13 :1;
                            14329 ; 116  |    unsigned int B14 :1;
                            14330 ; 117  |    unsigned int B15 :1;
                            14331 ; 118  |    unsigned int B16 :1;
                            14332 ; 119  |    unsigned int B17 :1;
                            14333 ; 120  |    unsigned int B18 :1;
                            14334 ; 121  |    unsigned int B19 :1;
                            14335 ; 122  |    unsigned int B20 :1;
                            14336 ; 123  |    unsigned int B21 :1;
                            14337 ; 124  |    unsigned int B22 :1;
                            14338 ; 125  |    unsigned int B23 :1;
                            14339 ; 126  |};
                            14340 ; 127  |
                            14341 ; 128  |union BitInt {
                            14342 ; 129  |        struct Bitfield B;
                            14343 ; 130  |        int        I;
                            14344 ; 131  |};
                            14345 ; 132  |
                            14346 ; 133  |#define MAX_MSG_LENGTH 10
                            14347 ; 134  |struct CMessage
                            14348 ; 135  |{
                            14349 ; 136  |        unsigned int m_uLength;
                            14350 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14351 ; 138  |};
                            14352 ; 139  |
                            14353 ; 140  |typedef struct {
                            14354 ; 141  |    WORD m_wLength;
                            14355 ; 142  |    WORD m_wMessage;
                            14356 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14357 ; 144  |} Message;
                            14358 ; 145  |
                            14359 ; 146  |struct MessageQueueDescriptor
                            14360 ; 147  |{
                            14361 ; 148  |        int *m_pBase;
                            14362 ; 149  |        int m_iModulo;
                            14363 ; 150  |        int m_iSize;
                            14364 ; 151  |        int *m_pHead;
                            14365 ; 152  |        int *m_pTail;
                            14366 ; 153  |};
                            14367 ; 154  |
                            14368 ; 155  |struct ModuleEntry
                            14369 ; 156  |{
                            14370 ; 157  |    int m_iSignaledEventMask;
                            14371 ; 158  |    int m_iWaitEventMask;
                            14372 ; 159  |    int m_iResourceOfCode;
                            14373 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14374 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            14375 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14376 ; 163  |    int m_uTimeOutHigh;
                            14377 ; 164  |    int m_uTimeOutLow;
                            14378 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14379 ; 166  |};
                            14380 ; 167  |
                            14381 ; 168  |union WaitMask{
                            14382 ; 169  |    struct B{
                            14383 ; 170  |        unsigned int m_bNone     :1;
                            14384 ; 171  |        unsigned int m_bMessage  :1;
                            14385 ; 172  |        unsigned int m_bTimer    :1;
                            14386 ; 173  |        unsigned int m_bButton   :1;
                            14387 ; 174  |    } B;
                            14388 ; 175  |    int I;
                            14389 ; 176  |} ;
                            14390 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14391 ; 178  |
                            14392 ; 179  |struct Button {
                            14393 ; 180  |        WORD wButtonEvent;
                            14394 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14395 ; 182  |};
                            14396 ; 183  |
                            14397 ; 184  |struct Message {
                            14398 ; 185  |        WORD wMsgLength;
                            14399 ; 186  |        WORD wMsgCommand;
                            14400 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14401 ; 188  |};
                            14402 ; 189  |
                            14403 ; 190  |union EventTypes {
                            14404 ; 191  |        struct CMessage msg;
                            14405 ; 192  |        struct Button Button ;
                            14406 ; 193  |        struct Message Message;
                            14407 ; 194  |};
                            14408 ; 195  |
                            14409 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14410 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14411 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14412 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14413 ; 200  |
                            14414 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14415 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14416 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14417 ; 204  |
                            14418 ; 205  |#if DEBUG
                            14419 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14420 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14421 ; 208  |#else 
                            14422 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            14423 ; 210  |#define DebugBuildAssert(x)    
                            14424 ; 211  |#endif
                            14425 ; 212  |
                            14426 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14427 ; 214  |//  #pragma asm
                            14428 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14429 ; 216  |//  #pragma endasm
                            14430 ; 217  |
                            14431 ; 218  |
                            14432 ; 219  |#ifdef COLOR_262K
                            14433 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            14434 ; 221  |#elif defined(COLOR_65K)
                            14435 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            14436 ; 223  |#else
                            14437 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            14438 ; 225  |#endif
                            14439 ; 226  |    
                            14440 ; 227  |#endif // #ifndef _TYPES_H
                            14441 
                            14443 
                            14444 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14445 ; 7    |
                            14446 ; 8    |//   SYSTEM STMP Registers 
                            14447 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            14448 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14449 ; 11   |
                            14450 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            14451 ; 13   |
                            14452 ; 14   |
                            14453 ; 15   |
                            14454 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            14455 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            14456 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            14457 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            14458 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14459 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            14460 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            14461 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            14462 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            14463 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            14464 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            14465 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            14466 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            14467 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            14468 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            14469 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            14470 ; 32   |
                            14471 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            14472 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14473 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            14474 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            14475 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            14476 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            14477 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            14478 ; 40   |
                            14479 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BATT_CTRL_INPUT_OFFSET_BITPOS)        
                            14480 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BATT_CTRL_HALF_CMP_PWR_BITPOS)        
                            14481 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_CTRL_INPUT_DIV2_BITPOS) 
                            14482 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_BITPOS) 
                            14483 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS) 
                            14484 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CLK_DIV_BITPOS)        
                            14485 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_REF_VAL_BITPOS)        
                            14486 ; 48   |
                            14487 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            14488 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            14489 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            14490 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            14491 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            14492 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            14493 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            14494 ; 56   |
                            14495 ; 57   |typedef union               
                            14496 ; 58   |{
                            14497 ; 59   |    struct {
                            14498 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            14499 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            14500 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            14501 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            14502 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            14503 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            14504 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            14505 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            14506 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            14507 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            14508 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH;
                            14509 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH;
                            14510 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDTH;
                            14511 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_WIDTH;
                            14512 ; 74   |    } B;
                            14513 ; 75   |   unsigned int I;
                            14514 ; 76   |        unsigned int U;
                            14515 ; 77   |} lradc_ctrl_type;
                            14516 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Battery LRADC Control Register */
                            14517 ; 79   |
                            14518 ; 80   |
                            14519 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            14520 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            14521 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            14522 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            14523 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            14524 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            14525 ; 87   |
                            14526 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            14527 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            14528 ; 90   |
                            14529 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            14530 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)-1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            14531 ; 93   |
                            14532 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK)     
                            14533 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK)     
                            14534 ; 96   |
                            14535 ; 97   |
                            14536 ; 98   |typedef union               
                            14537 ; 99   |{
                            14538 ; 100  |    struct {
                            14539 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            14540 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            14541 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            14542 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            14543 ; 105  |    } B;
                            14544 ; 106  |    unsigned int I;
                            14545 ; 107  |} lradc_thrsh_type;
                            14546 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* Battery LRADC Threshold Register */
                            14547 ; 109  |
                            14548 ; 110  |
                            14549 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            14550 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            14551 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            14552 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            14553 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            14554 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            14555 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            14556 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            14557 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            14558 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            14559 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            14560 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            14561 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            14562 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            14563 ; 125  |
                            14564 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            14565 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            14566 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            14567 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            14568 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14569 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14570 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14571 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14572 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            14573 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14574 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14575 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14576 ; 138  |
                            14577 ; 139  |
                            14578 ; 140  |
                            14579 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT1_BITPOS)
                            14580 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_EQ_EVENT0_BITPOS)
                            14581 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT1_BITPOS)
                            14582 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_GT_EVENT0_BITPOS)
                            14583 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT1_BITPOS)
                            14584 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_LT_EVENT0_BITPOS)
                            14585 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_RSVD0_BITPOS)
                            14586 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_RESULT_DATA_OUT_BITPOS)
                            14587 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_RSVD1_BITPOS)
                            14588 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT0_BITPOS)
                            14589 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BATT_RESULT_IRQ_EVENT1_BITPOS)
                            14590 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_RSVD2_BITPOS)
                            14591 ; 153  |
                            14592 ; 154  |
                            14593 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14594 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14595 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14596 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14597 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14598 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14599 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14600 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14601 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14602 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14603 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14604 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14605 ; 167  |
                            14606 ; 168  |typedef union               
                            14607 ; 169  |{
                            14608 ; 170  |    struct {
                            14609 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            14610 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14611 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14612 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14613 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14614 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14615 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14616 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14617 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14618 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_IRQ_EVENT0_WIDTH;
                            14619 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_IRQ_EVENT1_WIDTH;                      
                            14620 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESULT_RSVD2_WIDTH;
                            14621 ; 183  |    } B;
                            14622 ; 184  |    unsigned int I;
                            14623 ; 185  |} lradc_result_type;
                            14624 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /* Battery LRADC Result Register */
                            14625 ; 187  |
                            14626 ; 188  |
                            14627 ; 189  |
                            14628 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14629 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14630 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14631 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14632 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14633 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14634 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14635 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14636 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14637 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14638 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14639 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14640 ; 202  |
                            14641 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14642 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14643 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14644 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14645 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14646 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14647 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14648 ; 210  |
                            14649 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14650 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14651 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14652 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_CLEAR_BITPOS) 
                            14653 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_BITPOS) 
                            14654 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_CTRL_CLK_DIV_BITPOS)        
                            14655 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_CTRL_REF_VAL_BITPOS)        
                            14656 ; 218  |
                            14657 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)     
                            14658 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)     
                            14659 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14660 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14661 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14662 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14663 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14664 ; 226  |
                            14665 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* LRADC1 Control Register */
                            14666 ; 228  |
                            14667 ; 229  |
                            14668 ; 230  |
                            14669 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14670 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14671 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14672 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14673 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14674 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14675 ; 237  |
                            14676 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14677 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14678 ; 240  |
                            14679 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14680 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14681 ; 243  |
                            14682 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK)     
                            14683 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK)     
                            14684 ; 246  |
                            14685 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /* LRADC1 Threshold Register */
                            14686 ; 248  |
                            14687 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14688 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14689 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14690 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14691 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            14692 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14693 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14694 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14695 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14696 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14697 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14698 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14699 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14700 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14701 ; 263  |
                            14702 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14703 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14704 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14705 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14706 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14707 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14708 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14709 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14710 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14711 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14712 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14713 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14714 ; 276  |
                            14715 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14716 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14717 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14718 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14719 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14720 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14721 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD0_BITPOS)
                            14722 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC1_RESULT_DATA_OUT_BITPOS)
                            14723 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD1_BITPOS)
                            14724 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14725 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14726 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_RESULT_RSVD2_BITPOS)
                            14727 ; 289  |
                            14728 ; 290  |
                            14729 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14730 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14731 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14732 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14733 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14734 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14735 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14736 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14737 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14738 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14739 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14740 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14741 ; 303  |
                            14742 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))    /* LRADC1 Result Register */
                            14743 ; 305  |
                            14744 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14745 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14746 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14747 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14748 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14749 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14750 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14751 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14752 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14753 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14754 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14755 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            14756 ; 318  |
                            14757 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14758 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14759 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14760 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14761 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14762 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14763 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            14764 ; 326  |
                            14765 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14766 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14767 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14768 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14769 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_PWD_BITPOS) 
                            14770 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14771 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14772 ; 334  |
                            14773 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK)     
                            14774 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK)     
                            14775 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK) 
                            14776 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14777 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14778 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)     
                            14779 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)     
                            14780 ; 342  |
                            14781 ; 343  |
                            14782 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* LRADC2_CTRL Control Register */
                            14783 ; 345  |
                            14784 ; 346  |
                            14785 ; 347  |
                            14786 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14787 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14788 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14789 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14790 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14791 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14792 ; 354  |
                            14793 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14794 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14795 ; 357  |
                            14796 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14797 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1)<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14798 ; 360  |
                            14799 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK)     
                            14800 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK)     
                            14801 ; 363  |
                            14802 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /* LRADC2 Threshold Register */
                            14803 ; 365  |
                            14804 ; 366  |
                            14805 ; 367  |
                            14806 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14807 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            14808 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14809 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14810 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14811 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14812 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14813 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14814 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14815 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14816 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14817 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14818 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14819 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14820 ; 382  |
                            14821 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14822 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14823 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            14824 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14825 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14826 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14827 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14828 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14829 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14830 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14831 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14832 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14833 ; 395  |
                            14834 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14835 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14836 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14837 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14838 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14839 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14840 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD0_BITPOS)
                            14841 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LRADC2_RESULT_DATA_OUT_BITPOS)
                            14842 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD1_BITPOS)
                            14843 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14844 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14845 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_RESULT_RSVD2_BITPOS)
                            14846 ; 408  |
                            14847 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14848 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14849 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14850 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14851 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14852 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14853 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14854 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14855 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14856 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14857 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            14858 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14859 ; 421  |
                            14860 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))    /* LRADC2 Result Register */
                            14861 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14862 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14863 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14864 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14865 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14866 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14867 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14868 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_DIV2_SETMASK
                            14869 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            14870 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            14871 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            14872 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            14873 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            14874 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            14875 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            14876 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            14877 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK          
                            14878 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementation
                            14879 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            14880 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            14881 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            14882 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            14883 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            14884 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            14885 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            14886 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            14887 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            14888 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            14889 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            14890 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            14891 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            14892 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            14893 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14894 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            14895 ; 457  |
                            14896 ; 458  |//Needed by button.asm
                            14897 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            14898 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            14899 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            14900 ; 462  |
                            14901 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14902 ; 464  |
                            14903 ; 465  |#endif
                            14904 ; 466  |
                            14905 ; 467  |
                            14906 
                            14908 
                            14909 ; 27   |#include "regspwm.h"
                            14910 
                            14912 
                            14913 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14914 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            14915 ; 3    |// Filename: regspwm.inc
                            14916 ; 4    |// Description: Register definitions for PWM interface
                            14917 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14918 ; 6    |// The following naming conventions are followed in this file.
                            14919 ; 7    |// All registers are named using the format...
                            14920 ; 8    |//     HW_<module>_<regname>
                            14921 ; 9    |// where <module> is the module name which can be any of the following...
                            14922 ; 10   |//     USB20
                            14923 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14924 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14925 ; 13   |// that module)
                            14926 ; 14   |// <regname> is the specific register within that module
                            14927 ; 15   |// We also define the following...
                            14928 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14929 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14930 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14931 ; 19   |// which does something else, and
                            14932 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14933 ; 21   |// which does something else.
                            14934 ; 22   |// Other rules
                            14935 ; 23   |//     All caps
                            14936 ; 24   |//     Numeric identifiers start at 0
                            14937 ; 25   |#if !(defined(regspwminc))
                            14938 ; 26   |#define regspwminc 1
                            14939 ; 27   |
                            14940 ; 28   |#include "types.h"
                            14941 
                            14943 
                            14944 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14945 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14946 ; 3    |//
                            14947 ; 4    |// Filename: types.h
                            14948 ; 5    |// Description: Standard data types
                            14949 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14950 ; 7    |
                            14951 ; 8    |#ifndef _TYPES_H
                            14952 ; 9    |#define _TYPES_H
                            14953 ; 10   |
                            14954 ; 11   |// TODO:  move this outta here!
                            14955 ; 12   |#if !defined(NOERROR)
                            14956 ; 13   |#define NOERROR 0
                            14957 ; 14   |#define SUCCESS 0
                            14958 ; 15   |#endif 
                            14959 ; 16   |#if !defined(SUCCESS)
                            14960 ; 17   |#define SUCCESS  0
                            14961 ; 18   |#endif
                            14962 ; 19   |#if !defined(ERROR)
                            14963 ; 20   |#define ERROR   -1
                            14964 ; 21   |#endif
                            14965 ; 22   |#if !defined(FALSE)
                            14966 ; 23   |#define FALSE 0
                            14967 ; 24   |#endif
                            14968 ; 25   |#if !defined(TRUE)
                            14969 ; 26   |#define TRUE  1
                            14970 ; 27   |#endif
                            14971 ; 28   |
                            14972 ; 29   |#if !defined(NULL)
                            14973 ; 30   |#define NULL 0
                            14974 ; 31   |#endif
                            14975 ; 32   |
                            14976 ; 33   |#define MAX_INT     0x7FFFFF
                            14977 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14978 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14979 ; 36   |#define MAX_ULONG   (-1) 
                            14980 ; 37   |
                            14981 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14982 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14983 ; 40   |
                            14984 ; 41   |
                            14985 ; 42   |#define BYTE    unsigned char       // btVarName
                            14986 ; 43   |#define CHAR    signed char         // cVarName
                            14987 ; 44   |#define USHORT  unsigned short      // usVarName
                            14988 ; 45   |#define SHORT   unsigned short      // sVarName
                            14989 ; 46   |#define WORD    unsigned int        // wVarName
                            14990 ; 47   |#define INT     signed int          // iVarName
                            14991 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14992 ; 49   |#define LONG    signed long         // lVarName
                            14993 ; 50   |#define BOOL    unsigned int        // bVarName
                            14994 ; 51   |#define FRACT   _fract              // frVarName
                            14995 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14996 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14997 ; 54   |#define FLOAT   float               // fVarName
                            14998 ; 55   |#define DBL     double              // dVarName
                            14999 ; 56   |#define ENUM    enum                // eVarName
                            15000 ; 57   |#define CMX     _complex            // cmxVarName
                            15001 ; 58   |typedef WORD UCS3;                   // 
                            15002 ; 59   |
                            15003 ; 60   |#define UINT16  unsigned short
                            15004 ; 61   |#define UINT8   unsigned char   
                            15005 ; 62   |#define UINT32  unsigned long
                            15006 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15007 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15008 ; 65   |#define WCHAR   UINT16
                            15009 ; 66   |
                            15010 ; 67   |//UINT128 is 16 bytes or 6 words
                            15011 ; 68   |typedef struct UINT128_3500 {   
                            15012 ; 69   |    int val[6];     
                            15013 ; 70   |} UINT128_3500;
                            15014 ; 71   |
                            15015 ; 72   |#define UINT128   UINT128_3500
                            15016 ; 73   |
                            15017 ; 74   |// Little endian word packed byte strings:   
                            15018 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15019 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15020 ; 77   |// Little endian word packed byte strings:   
                            15021 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15022 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15023 ; 80   |
                            15024 ; 81   |// Declare Memory Spaces To Use When Coding
                            15025 ; 82   |// A. Sector Buffers
                            15026 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15027 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15028 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15029 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15030 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15031 ; 88   |// B. Media DDI Memory
                            15032 ; 89   |#define MEDIA_DDI_MEM _Y
                            15033 ; 90   |
                            15034 ; 91   |
                            15035 ; 92   |
                            15036 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15037 ; 94   |// Examples of circular pointers:
                            15038 ; 95   |//    INT CIRC cpiVarName
                            15039 ; 96   |//    DWORD CIRC cpdwVarName
                            15040 ; 97   |
                            15041 ; 98   |#define RETCODE INT                 // rcVarName
                            15042 ; 99   |
                            15043 ; 100  |// generic bitfield structure
                            15044 ; 101  |struct Bitfield {
                            15045 ; 102  |    unsigned int B0  :1;
                            15046 ; 103  |    unsigned int B1  :1;
                            15047 ; 104  |    unsigned int B2  :1;
                            15048 ; 105  |    unsigned int B3  :1;
                            15049 ; 106  |    unsigned int B4  :1;
                            15050 ; 107  |    unsigned int B5  :1;
                            15051 ; 108  |    unsigned int B6  :1;
                            15052 ; 109  |    unsigned int B7  :1;
                            15053 ; 110  |    unsigned int B8  :1;
                            15054 ; 111  |    unsigned int B9  :1;
                            15055 ; 112  |    unsigned int B10 :1;
                            15056 ; 113  |    unsigned int B11 :1;
                            15057 ; 114  |    unsigned int B12 :1;
                            15058 ; 115  |    unsigned int B13 :1;
                            15059 ; 116  |    unsigned int B14 :1;
                            15060 ; 117  |    unsigned int B15 :1;
                            15061 ; 118  |    unsigned int B16 :1;
                            15062 ; 119  |    unsigned int B17 :1;
                            15063 ; 120  |    unsigned int B18 :1;
                            15064 ; 121  |    unsigned int B19 :1;
                            15065 ; 122  |    unsigned int B20 :1;
                            15066 ; 123  |    unsigned int B21 :1;
                            15067 ; 124  |    unsigned int B22 :1;
                            15068 ; 125  |    unsigned int B23 :1;
                            15069 ; 126  |};
                            15070 ; 127  |
                            15071 ; 128  |union BitInt {
                            15072 ; 129  |        struct Bitfield B;
                            15073 ; 130  |        int        I;
                            15074 ; 131  |};
                            15075 ; 132  |
                            15076 ; 133  |#define MAX_MSG_LENGTH 10
                            15077 ; 134  |struct CMessage
                            15078 ; 135  |{
                            15079 ; 136  |        unsigned int m_uLength;
                            15080 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15081 ; 138  |};
                            15082 ; 139  |
                            15083 ; 140  |typedef struct {
                            15084 ; 141  |    WORD m_wLength;
                            15085 ; 142  |    WORD m_wMessage;
                            15086 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15087 ; 144  |} Message;
                            15088 ; 145  |
                            15089 ; 146  |struct MessageQueueDescriptor
                            15090 ; 147  |{
                            15091 ; 148  |        int *m_pBase;
                            15092 ; 149  |        int m_iModulo;
                            15093 ; 150  |        int m_iSize;
                            15094 ; 151  |        int *m_pHead;
                            15095 ; 152  |        int *m_pTail;
                            15096 ; 153  |};
                            15097 ; 154  |
                            15098 ; 155  |struct ModuleEntry
                            15099 ; 156  |{
                            15100 ; 157  |    int m_iSignaledEventMask;
                            15101 ; 158  |    int m_iWaitEventMask;
                            15102 ; 159  |    int m_iResourceOfCode;
                            15103 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15104 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15105 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15106 ; 163  |    int m_uTimeOutHigh;
                            15107 ; 164  |    int m_uTimeOutLow;
                            15108 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15109 ; 166  |};
                            15110 ; 167  |
                            15111 ; 168  |union WaitMask{
                            15112 ; 169  |    struct B{
                            15113 ; 170  |        unsigned int m_bNone     :1;
                            15114 ; 171  |        unsigned int m_bMessage  :1;
                            15115 ; 172  |        unsigned int m_bTimer    :1;
                            15116 ; 173  |        unsigned int m_bButton   :1;
                            15117 ; 174  |    } B;
                            15118 ; 175  |    int I;
                            15119 ; 176  |} ;
                            15120 ; 177  |
                            15121 ; 178  |
                            15122 ; 179  |struct Button {
                            15123 ; 180  |        WORD wButtonEvent;
                            15124 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15125 ; 182  |};
                            15126 ; 183  |
                            15127 ; 184  |struct Message {
                            15128 ; 185  |        WORD wMsgLength;
                            15129 ; 186  |        WORD wMsgCommand;
                            15130 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15131 ; 188  |};
                            15132 ; 189  |
                            15133 ; 190  |union EventTypes {
                            15134 ; 191  |        struct CMessage msg;
                            15135 ; 192  |        struct Button Button ;
                            15136 ; 193  |        struct Message Message;
                            15137 ; 194  |};
                            15138 ; 195  |
                            15139 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15140 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15141 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15142 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15143 ; 200  |
                            15144 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15145 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15146 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15147 ; 204  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15148 ; 205  |#if DEBUG
                            15149 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15150 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15151 ; 208  |#else 
                            15152 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15153 ; 210  |#define DebugBuildAssert(x)    
                            15154 ; 211  |#endif
                            15155 ; 212  |
                            15156 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15157 ; 214  |//  #pragma asm
                            15158 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15159 ; 216  |//  #pragma endasm
                            15160 ; 217  |
                            15161 ; 218  |
                            15162 ; 219  |#ifdef COLOR_262K
                            15163 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15164 ; 221  |#elif defined(COLOR_65K)
                            15165 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15166 ; 223  |#else
                            15167 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15168 ; 225  |#endif
                            15169 ; 226  |    
                            15170 ; 227  |#endif // #ifndef _TYPES_H
                            15171 
                            15173 
                            15174 ; 29   |
                            15175 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15176 ; 31   |//   Pulse Width Modulator STMP Registers 
                            15177 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15178 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            15179 ; 34   |
                            15180 ; 35   |
                            15181 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            15182 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            15183 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            15184 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            15185 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            15186 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            15187 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            15188 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            15189 ; 44   |
                            15190 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            15191 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            15192 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            15193 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            15194 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            15195 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            15196 ; 51   |
                            15197 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_BITPOS)
                            15198 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_BITPOS)
                            15199 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_BITPOS)
                            15200 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_BITPOS)
                            15201 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            15202 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_BITPOS)
                            15203 ; 58   |
                            15204 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            15205 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            15206 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            15207 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            15208 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            15209 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            15210 ; 65   |
                            15211 ; 66   |typedef union               
                            15212 ; 67   |{
                            15213 ; 68   |    struct {
                            15214 ; 69   |        int PWM0_EN                    :1;
                            15215 ; 70   |        int PWM1_EN                    :1;
                            15216 ; 71   |        int PWM2_EN                    :1;
                            15217 ; 72   |        int PWM3_EN                    :1;
                            15218 ; 73   |        int RSVD0                      :4;
                            15219 ; 74   |        int CDIV                       :2;
                            15220 ; 75   |        int RSVD1                      :13;
                            15221 ; 76   |        int MSTR_EN                    :1;
                            15222 ; 77   |    } B;
                            15223 ; 78   |    int I;
                            15224 ; 79   |} pwmcsr_type;
                            15225 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control Status Register */
                            15226 ; 81   |
                            15227 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            15228 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            15229 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            15230 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            15231 ; 86   |
                            15232 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            15233 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            15234 ; 89   |
                            15235 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTIVE_BITPOS)
                            15236 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_INACTIVE_BITPOS)
                            15237 ; 92   |
                            15238 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            15239 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            15240 ; 95   |
                            15241 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            15242 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            15243 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            15244 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            15245 ; 100  |
                            15246 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            15247 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            15248 ; 103  |
                            15249 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTIVE_BITPOS)
                            15250 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_INACTIVE_BITPOS)
                            15251 ; 106  |
                            15252 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            15253 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            15254 ; 109  |
                            15255 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            15256 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            15257 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            15258 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            15259 ; 114  |
                            15260 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            15261 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            15262 ; 117  |
                            15263 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTIVE_BITPOS)
                            15264 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_INACTIVE_BITPOS)
                            15265 ; 120  |
                            15266 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            15267 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            15268 ; 123  |
                            15269 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            15270 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            15271 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            15272 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            15273 ; 128  |
                            15274 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            15275 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            15276 ; 131  |
                            15277 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTIVE_BITPOS)
                            15278 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_INACTIVE_BITPOS)
                            15279 ; 134  |
                            15280 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            15281 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            15282 ; 137  |
                            15283 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            15284 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            15285 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            15286 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            15287 ; 142  |
                            15288 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            15289 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            15290 ; 145  |
                            15291 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTIVE_BITPOS)
                            15292 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_INACTIVE_BITPOS)
                            15293 ; 148  |
                            15294 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            15295 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            15296 ; 151  |
                            15297 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            15298 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            15299 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            15300 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            15301 ; 156  |
                            15302 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            15303 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            15304 ; 159  |
                            15305 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTIVE_BITPOS)
                            15306 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_INACTIVE_BITPOS)
                            15307 ; 162  |
                            15308 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            15309 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            15310 ; 165  |
                            15311 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            15312 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            15313 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            15314 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            15315 ; 170  |
                            15316 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            15317 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            15318 ; 173  |
                            15319 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTIVE_BITPOS)
                            15320 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_INACTIVE_BITPOS)
                            15321 ; 176  |
                            15322 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            15323 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            15324 ; 179  |
                            15325 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            15326 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            15327 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            15328 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            15329 ; 184  |
                            15330 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            15331 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            15332 ; 187  |
                            15333 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTIVE_BITPOS)
                            15334 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_INACTIVE_BITPOS)
                            15335 ; 190  |
                            15336 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            15337 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            15338 ; 193  |
                            15339 ; 194  |typedef union               
                            15340 ; 195  |{
                            15341 ; 196  |    struct {
                            15342 ; 197  |       int ACTIVE                    :12;
                            15343 ; 198  |       int INACTIVE                  :12;
                            15344 ; 199  |    } B;
                            15345 ; 200  |    int I;
                            15346 ; 201  |} pwmchan_type;
                            15347 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Channel 0 A Register */
                            15348 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Channel 0 B Register */
                            15349 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Channel 1 A Register */
                            15350 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Channel 1 B Register */
                            15351 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Channel 2 A Register */
                            15352 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Channel 2 B Register */
                            15353 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Channel 3 A Register */
                            15354 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Channel 3 B Register */
                            15355 ; 210  |
                            15356 ; 211  |#endif
                            15357 ; 212  |
                            15358 ; 213  |
                            15359 ; 214  |
                            15360 ; 215  |
                            15361 
                            15363 
                            15364 ; 28   |#include "regsrevision.h"
                            15365 
                            15367 
                            15368 ; 1    |#if !(defined(__HW_REVR))
                            15369 ; 2    |#define __HW_REVR 1
                            15370 ; 3    |
                            15371 ; 4    |
                            15372 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            15373 ; 6    |
                            15374 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            15375 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            15376 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            15377 ; 10   |
                            15378 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            15379 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            15380 ; 13   |
                            15381 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS)
                            15382 ; 15   |
                            15383 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            15384 ; 17   |
                            15385 ; 18   |
                            15386 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            15387 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            15388 ; 21   |//  June15 2004: C struct updated to be correct: 
                            15389 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits.
                            15390 ; 23   |typedef union               
                            15391 ; 24   |{
                            15392 ; 25   |    struct {
                            15393 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            15394 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapping
                            15395 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            15396 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            15397 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            15398 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            15399 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            15400 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            15401 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15402 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            15403 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            15404 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            15405 ; 38   |    } B;
                            15406 ; 39   |
                            15407 ; 40   |    int I;
                            15408 ; 41   |
                            15409 ; 42   |} revr_type;
                            15410 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            15411 ; 44   |
                            15412 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            15413 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            15414 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            15415 ; 48   |
                            15416 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            15417 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE_B0_BITPOS)
                            15418 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            15419 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            15420 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            15421 ; 54   |
                            15422 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            15423 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            15424 ; 57   |
                            15425 ; 58   |#endif //!@def(__HW_REVR)
                            15426 ; 59   |
                            15427 
                            15429 
                            15430 ; 29   |#include "regsrtc.h"
                            15431 
                            15433 
                            15434 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            15435 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15436 ; 3    |// Filename: regsrtc.inc
                            15437 ; 4    |// Description: Register definitions for RTC interface
                            15438 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            15439 ; 6    |// The following naming conventions are followed in this file.
                            15440 ; 7    |// All registers are named using the format...
                            15441 ; 8    |//     HW_<module>_<regname>
                            15442 ; 9    |// where <module> is the module name which can be any of the following...
                            15443 ; 10   |//     USB20
                            15444 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15445 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15446 ; 13   |// that module)
                            15447 ; 14   |// <regname> is the specific register within that module
                            15448 ; 15   |// We also define the following...
                            15449 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15450 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15451 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15452 ; 19   |// which does something else, and
                            15453 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15454 ; 21   |// which does something else.
                            15455 ; 22   |// Other rules
                            15456 ; 23   |//     All caps
                            15457 ; 24   |//     Numeric identifiers start at 0
                            15458 ; 25   |#if !(defined(regsrtcinc))
                            15459 ; 26   |#define regsrtcinc 1
                            15460 ; 27   |
                            15461 ; 28   |#include "types.h"
                            15462 
                            15464 
                            15465 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15466 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15467 ; 3    |//
                            15468 ; 4    |// Filename: types.h
                            15469 ; 5    |// Description: Standard data types
                            15470 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15471 ; 7    |
                            15472 ; 8    |#ifndef _TYPES_H
                            15473 ; 9    |#define _TYPES_H
                            15474 ; 10   |
                            15475 ; 11   |// TODO:  move this outta here!
                            15476 ; 12   |#if !defined(NOERROR)
                            15477 ; 13   |#define NOERROR 0
                            15478 ; 14   |#define SUCCESS 0
                            15479 ; 15   |#endif 
                            15480 ; 16   |#if !defined(SUCCESS)
                            15481 ; 17   |#define SUCCESS  0
                            15482 ; 18   |#endif
                            15483 ; 19   |#if !defined(ERROR)
                            15484 ; 20   |#define ERROR   -1
                            15485 ; 21   |#endif
                            15486 ; 22   |#if !defined(FALSE)
                            15487 ; 23   |#define FALSE 0
                            15488 ; 24   |#endif
                            15489 ; 25   |#if !defined(TRUE)
                            15490 ; 26   |#define TRUE  1
                            15491 ; 27   |#endif
                            15492 ; 28   |
                            15493 ; 29   |#if !defined(NULL)
                            15494 ; 30   |#define NULL 0
                            15495 ; 31   |#endif
                            15496 ; 32   |
                            15497 ; 33   |#define MAX_INT     0x7FFFFF
                            15498 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15499 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15500 ; 36   |#define MAX_ULONG   (-1) 
                            15501 ; 37   |
                            15502 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15503 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15504 ; 40   |
                            15505 ; 41   |
                            15506 ; 42   |#define BYTE    unsigned char       // btVarName
                            15507 ; 43   |#define CHAR    signed char         // cVarName
                            15508 ; 44   |#define USHORT  unsigned short      // usVarName
                            15509 ; 45   |#define SHORT   unsigned short      // sVarName
                            15510 ; 46   |#define WORD    unsigned int        // wVarName
                            15511 ; 47   |#define INT     signed int          // iVarName
                            15512 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15513 ; 49   |#define LONG    signed long         // lVarName
                            15514 ; 50   |#define BOOL    unsigned int        // bVarName
                            15515 ; 51   |#define FRACT   _fract              // frVarName
                            15516 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15517 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15518 ; 54   |#define FLOAT   float               // fVarName
                            15519 ; 55   |#define DBL     double              // dVarName
                            15520 ; 56   |#define ENUM    enum                // eVarName
                            15521 ; 57   |#define CMX     _complex            // cmxVarName
                            15522 ; 58   |typedef WORD UCS3;                   // 
                            15523 ; 59   |
                            15524 ; 60   |#define UINT16  unsigned short
                            15525 ; 61   |#define UINT8   unsigned char   
                            15526 ; 62   |#define UINT32  unsigned long
                            15527 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15528 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            15529 ; 65   |#define WCHAR   UINT16
                            15530 ; 66   |
                            15531 ; 67   |//UINT128 is 16 bytes or 6 words
                            15532 ; 68   |typedef struct UINT128_3500 {   
                            15533 ; 69   |    int val[6];     
                            15534 ; 70   |} UINT128_3500;
                            15535 ; 71   |
                            15536 ; 72   |#define UINT128   UINT128_3500
                            15537 ; 73   |
                            15538 ; 74   |// Little endian word packed byte strings:   
                            15539 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15540 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15541 ; 77   |// Little endian word packed byte strings:   
                            15542 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15543 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15544 ; 80   |
                            15545 ; 81   |// Declare Memory Spaces To Use When Coding
                            15546 ; 82   |// A. Sector Buffers
                            15547 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15548 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15549 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15550 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15551 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15552 ; 88   |// B. Media DDI Memory
                            15553 ; 89   |#define MEDIA_DDI_MEM _Y
                            15554 ; 90   |
                            15555 ; 91   |
                            15556 ; 92   |
                            15557 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15558 ; 94   |// Examples of circular pointers:
                            15559 ; 95   |//    INT CIRC cpiVarName
                            15560 ; 96   |//    DWORD CIRC cpdwVarName
                            15561 ; 97   |
                            15562 ; 98   |#define RETCODE INT                 // rcVarName
                            15563 ; 99   |
                            15564 ; 100  |// generic bitfield structure
                            15565 ; 101  |struct Bitfield {
                            15566 ; 102  |    unsigned int B0  :1;
                            15567 ; 103  |    unsigned int B1  :1;
                            15568 ; 104  |    unsigned int B2  :1;
                            15569 ; 105  |    unsigned int B3  :1;
                            15570 ; 106  |    unsigned int B4  :1;
                            15571 ; 107  |    unsigned int B5  :1;
                            15572 ; 108  |    unsigned int B6  :1;
                            15573 ; 109  |    unsigned int B7  :1;
                            15574 ; 110  |    unsigned int B8  :1;
                            15575 ; 111  |    unsigned int B9  :1;
                            15576 ; 112  |    unsigned int B10 :1;
                            15577 ; 113  |    unsigned int B11 :1;
                            15578 ; 114  |    unsigned int B12 :1;
                            15579 ; 115  |    unsigned int B13 :1;
                            15580 ; 116  |    unsigned int B14 :1;
                            15581 ; 117  |    unsigned int B15 :1;
                            15582 ; 118  |    unsigned int B16 :1;
                            15583 ; 119  |    unsigned int B17 :1;
                            15584 ; 120  |    unsigned int B18 :1;
                            15585 ; 121  |    unsigned int B19 :1;
                            15586 ; 122  |    unsigned int B20 :1;
                            15587 ; 123  |    unsigned int B21 :1;
                            15588 ; 124  |    unsigned int B22 :1;
                            15589 ; 125  |    unsigned int B23 :1;
                            15590 ; 126  |};
                            15591 ; 127  |
                            15592 ; 128  |union BitInt {
                            15593 ; 129  |        struct Bitfield B;
                            15594 ; 130  |        int        I;
                            15595 ; 131  |};
                            15596 ; 132  |
                            15597 ; 133  |#define MAX_MSG_LENGTH 10
                            15598 ; 134  |struct CMessage
                            15599 ; 135  |{
                            15600 ; 136  |        unsigned int m_uLength;
                            15601 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15602 ; 138  |};
                            15603 ; 139  |
                            15604 ; 140  |typedef struct {
                            15605 ; 141  |    WORD m_wLength;
                            15606 ; 142  |    WORD m_wMessage;
                            15607 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15608 ; 144  |} Message;
                            15609 ; 145  |
                            15610 ; 146  |struct MessageQueueDescriptor
                            15611 ; 147  |{
                            15612 ; 148  |        int *m_pBase;
                            15613 ; 149  |        int m_iModulo;
                            15614 ; 150  |        int m_iSize;
                            15615 ; 151  |        int *m_pHead;
                            15616 ; 152  |        int *m_pTail;
                            15617 ; 153  |};
                            15618 ; 154  |
                            15619 ; 155  |struct ModuleEntry
                            15620 ; 156  |{
                            15621 ; 157  |    int m_iSignaledEventMask;
                            15622 ; 158  |    int m_iWaitEventMask;
                            15623 ; 159  |    int m_iResourceOfCode;
                            15624 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15625 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            15626 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15627 ; 163  |    int m_uTimeOutHigh;
                            15628 ; 164  |    int m_uTimeOutLow;
                            15629 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15630 ; 166  |};
                            15631 ; 167  |
                            15632 ; 168  |union WaitMask{
                            15633 ; 169  |    struct B{
                            15634 ; 170  |        unsigned int m_bNone     :1;
                            15635 ; 171  |        unsigned int m_bMessage  :1;
                            15636 ; 172  |        unsigned int m_bTimer    :1;
                            15637 ; 173  |        unsigned int m_bButton   :1;
                            15638 ; 174  |    } B;
                            15639 ; 175  |    int I;
                            15640 ; 176  |} ;
                            15641 ; 177  |
                            15642 ; 178  |
                            15643 ; 179  |struct Button {
                            15644 ; 180  |        WORD wButtonEvent;
                            15645 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15646 ; 182  |};
                            15647 ; 183  |
                            15648 ; 184  |struct Message {
                            15649 ; 185  |        WORD wMsgLength;
                            15650 ; 186  |        WORD wMsgCommand;
                            15651 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15652 ; 188  |};
                            15653 ; 189  |
                            15654 ; 190  |union EventTypes {
                            15655 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15656 ; 192  |        struct Button Button ;
                            15657 ; 193  |        struct Message Message;
                            15658 ; 194  |};
                            15659 ; 195  |
                            15660 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15661 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15662 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15663 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15664 ; 200  |
                            15665 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15666 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15667 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15668 ; 204  |
                            15669 ; 205  |#if DEBUG
                            15670 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15671 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15672 ; 208  |#else 
                            15673 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            15674 ; 210  |#define DebugBuildAssert(x)    
                            15675 ; 211  |#endif
                            15676 ; 212  |
                            15677 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15678 ; 214  |//  #pragma asm
                            15679 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15680 ; 216  |//  #pragma endasm
                            15681 ; 217  |
                            15682 ; 218  |
                            15683 ; 219  |#ifdef COLOR_262K
                            15684 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            15685 ; 221  |#elif defined(COLOR_65K)
                            15686 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            15687 ; 223  |#else
                            15688 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            15689 ; 225  |#endif
                            15690 ; 226  |    
                            15691 ; 227  |#endif // #ifndef _TYPES_H
                            15692 
                            15694 
                            15695 ; 29   |
                            15696 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15697 ; 31   |
                            15698 ; 32   |//   RTC STMP Registers 
                            15699 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15700 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15701 ; 35   |
                            15702 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15703 ; 37   |
                            15704 ; 38   |
                            15705 ; 39   |
                            15706 ; 40   |
                            15707 ; 41   |
                            15708 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15709 ; 43   |
                            15710 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15711 ; 45   |
                            15712 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15713 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15714 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15715 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15716 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15717 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15718 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15719 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15720 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15721 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15722 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15723 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15724 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15725 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15726 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15727 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                                           
                            15728 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15729 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15730 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15731 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15732 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15733 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15734 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15735 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15736 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15737 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15738 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15739 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15740 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15741 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            15742 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15743 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15744 ; 78   |
                            15745 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMINT_BITPOS) 
                            15746 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_ALARMINTEN_BITPOS) 
                            15747 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WATCHDOGEN_BITPOS) 
                            15748 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS) 
                            15749 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STALEREGS_BITPOS) 
                            15750 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS) 
                            15751 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_BITPOS) 
                            15752 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15753 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15754 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15755 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15756 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15757 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS) 
                            15758 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS) 
                            15759 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS) 
                            15760 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BITPOS) 
                            15761 ; 95   |
                            15762 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15763 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15764 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15765 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15766 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15767 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15768 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15769 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            15770 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15771 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                            15772 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15773 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15774 ; 108  |
                            15775 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15776 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15777 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15778 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15779 ; 113  |
                            15780 ; 114  |
                            15781 ; 115  |typedef union               
                            15782 ; 116  |{
                            15783 ; 117  |    struct {
                            15784 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15785 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15786 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            15787 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15788 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15789 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15790 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15791 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15792 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15793 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15794 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15795 ; 129  |    } B;
                            15796 ; 130  |    int I;
                            15797 ; 131  |    unsigned int U;
                            15798 ; 132  |} rtc_csr_type;
                            15799 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Control / Status Register */
                            15800 ; 134  |
                            15801 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15802 ; 136  |
                            15803 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15804 ; 138  |
                            15805 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15806 ; 140  |
                            15807 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15808 ; 142  |
                            15809 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<<HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15810 ; 144  |
                            15811 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                            15812 ; 146  |
                            15813 ; 147  |typedef union               
                            15814 ; 148  |{
                            15815 ; 149  |    struct {
                            15816 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15817 ; 151  |    } B;
                            15818 ; 152  |    int I;
                            15819 ; 153  |    unsigned int U;
                            15820 ; 154  |} rtc_mseconds0_type;
                            15821 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    /* RTC MSECONDS Lower Word Register */
                            15822 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15823 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15824 ; 158  |
                            15825 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15826 ; 160  |
                            15827 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15828 ; 162  |
                            15829 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15830 ; 164  |
                            15831 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1)<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15832 ; 166  |
                            15833 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK)
                            15834 ; 168  |
                            15835 ; 169  |typedef union               
                            15836 ; 170  |{
                            15837 ; 171  |    struct {
                            15838 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15839 ; 173  |    } B;
                            15840 ; 174  |    int I;
                            15841 ; 175  |    unsigned int U;
                            15842 ; 176  |} rtc_mseconds1_type;
                            15843 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    /* RTC MSECONDS Upper Word Register */
                            15844 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15845 ; 179  |
                            15846 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15847 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15848 ; 182  |
                            15849 ; 183  |
                            15850 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15851 ; 185  |
                            15852 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15853 ; 187  |
                            15854 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15855 ; 189  |
                            15856 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15857 ; 191  |
                            15858 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15859 ; 193  |
                            15860 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            15861 ; 195  |
                            15862 ; 196  |typedef union               
                            15863 ; 197  |{
                            15864 ; 198  |    struct {
                            15865 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            15866 ; 200  |    } B;
                            15867 ; 201  |    int I;
                            15868 ; 202  |    unsigned int U;
                            15869 ; 203  |} rtc_watchdog_type;
                            15870 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* RTC Watchdog Timeout Register */
                            15871 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15872 ; 206  |
                            15873 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            15874 ; 208  |
                            15875 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            15876 ; 210  |
                            15877 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            15878 ; 212  |
                            15879 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALARM0_ALARMLOW_BITPOS) 
                            15880 ; 214  |
                            15881 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            15882 ; 216  |
                            15883 ; 217  |typedef union               
                            15884 ; 218  |{
                            15885 ; 219  |    struct {
                            15886 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            15887 ; 221  |    } B;
                            15888 ; 222  |    int I;
                            15889 ; 223  |    unsigned int U;
                            15890 ; 224  |} rtc_alarm0_type;
                            15891 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC ALARM Lower Word Register */
                            15892 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            15893 ; 227  |
                            15894 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            15895 ; 229  |
                            15896 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            15897 ; 231  |
                            15898 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            15899 ; 233  |
                            15900 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_ALARM1_ALARMHIGH_BITPOS) 
                            15901 ; 235  |
                            15902 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            15903 ; 237  |
                            15904 ; 238  |typedef union               
                            15905 ; 239  |{
                            15906 ; 240  |    struct {
                            15907 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15908 ; 242  |    } B;
                            15909 ; 243  |    int I;
                            15910 ; 244  |    unsigned int U;
                            15911 ; 245  |} rtc_alarm1_type;
                            15912 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC ALARM Upper Word Register */
                            15913 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15914 ; 248  |
                            15915 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            15916 ; 250  |
                            15917 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            15918 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            15919 ; 253  |
                            15920 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            15921 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            15922 ; 256  |
                            15923 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            15924 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS) 
                            15925 ; 259  |
                            15926 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            15927 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            15928 ; 262  |
                            15929 ; 263  |typedef union               
                            15930 ; 264  |{
                            15931 ; 265  |    struct {
                            15932 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            15933 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            15934 ; 268  |    } B;
                            15935 ; 269  |    int I;
                            15936 ; 270  |    unsigned int U;
                            15937 ; 271  |} rtc_xtaldivide_type;
                            15938 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* RTC Xtal-clock Pre-Divider Word Register */
                            15939 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            15940 ; 274  |
                            15941 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            15942 ; 276  |
                            15943 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            15944 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            15945 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            15946 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            15947 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            15948 ; 282  |
                            15949 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            15950 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            15951 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            15952 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            15953 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            15954 ; 288  |
                            15955 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            15956 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            15957 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            15958 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<<HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            15959 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT0_RSVD0_BITPOS) 
                            15960 ; 294  |
                            15961 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            15962 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK)
                            15963 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                            15964 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                            15965 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            15966 ; 300  |
                            15967 ; 301  |typedef union               
                            15968 ; 302  |{
                            15969 ; 303  |   struct {
                            15970 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            15971 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            15972 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            15973 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            15974 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            15975 ; 309  |   } B;
                            15976 ; 310  |    int I;
                            15977 ; 311  |    unsigned int U;
                            15978 ; 312  |} rtc_PERSISTENT0_type;
                            15979 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /* RTC PERSISTENT Register0 */
                            15980 ; 314  |
                            15981 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            15982 ; 316  |
                            15983 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            15984 ; 318  |
                            15985 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            15986 ; 320  |
                            15987 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            15988 ; 322  |
                            15989 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_PERSISTENT1_RSVD0_BITPOS) 
                            15990 ; 324  |
                            15991 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            15992 ; 326  |
                            15993 ; 327  |
                            15994 ; 328  |typedef union               
                            15995 ; 329  |{
                            15996 ; 330  |    struct {
                            15997 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            15998 ; 332  |    } B;
                            15999 ; 333  |    int I;
                            16000 ; 334  |    unsigned int U;
                            16001 ; 335  |} rtc_PERSISTENT1_type;
                            16002 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /* RTC PERSISTENT Register1 */
                            16003 ; 337  |
                            16004 ; 338  |
                            16005 ; 339  |#endif
                            16006 ; 340  |
                            16007 ; 341  |
                            16008 ; 342  |
                            16009 ; 343  |
                            16010 ; 344  |
                            16011 ; 345  |
                            16012 ; 346  |
                            16013 ; 347  |
                            16014 ; 348  |
                            16015 ; 349  |
                            16016 ; 350  |
                            16017 ; 351  |
                            16018 ; 352  |
                            16019 ; 353  |
                            16020 
                            16022 
                            16023 ; 30   |#include "regsspare.h"
                            16024 
                            16026 
                            16027 ; 1    |#if !(defined(RESGSSPARE_INC))
                            16028 ; 2    |#define RESGSSPARE_INC 1
                            16029 ; 3    |
                            16030 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            16031 ; 5    |
                            16032 ; 6    |
                            16033 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            16034 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            16035 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            16036 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            16037 ; 11   |
                            16038 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            16039 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            16040 ; 14   |
                            16041 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            16042 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            16043 ; 17   |
                            16044 ; 18   |
                            16045 ; 19   |
                            16046 ; 20   |typedef union               
                            16047 ; 21   |{
                            16048 ; 22   |    struct {
                            16049 ; 23   |        int      I2SS       :1;     
                            16050 ; 24   |        int      USBSELECT  :1;     
                            16051 ; 25   |        unsigned            :6;
                            16052 ; 26   |        int      USBPLUGIN  :1;     
                            16053 ; 27   |        int      PSWITCH    :1;     
                            16054 ; 28   |    } B;
                            16055 ; 29   |
                            16056 ; 30   |    int I;
                            16057 ; 31   |
                            16058 ; 32   |} spare_type;
                            16059 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            16060 ; 34   |
                            16061 ; 35   |
                            16062 ; 36   |
                            16063 ; 37   |#endif
                            16064 
                            16066 
                            16067 ; 31   |#include "regsspi.h"
                            16068 
                            16070 
                            16071 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16072 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            16073 ; 3    |//;; Filename    : regsspi.inc
                            16074 ; 4    |//;; Description : Register definitions for SPI interface
                            16075 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16076 ; 6    |
                            16077 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            16078 ; 8    |// The following naming conventions are followed in this file.
                            16079 ; 9    |// All registers are named using the format...
                            16080 ; 10   |//     HW_<module>_<regname>
                            16081 ; 11   |// where <module> is the module name which can be any of the following...
                            16082 ; 12   |//     USB20
                            16083 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16084 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16085 ; 15   |// that module)
                            16086 ; 16   |// <regname> is the specific register within that module
                            16087 ; 17   |// We also define the following...
                            16088 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16089 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16090 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16091 ; 21   |// which does something else, and
                            16092 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16093 ; 23   |// which does something else.
                            16094 ; 24   |// Other rules
                            16095 ; 25   |//     All caps
                            16096 ; 26   |//     Numeric identifiers start at 0
                            16097 ; 27   |#if !(defined(regsspiinc))
                            16098 ; 28   |#define regsspiinc 1
                            16099 ; 29   |
                            16100 ; 30   |#include "types.h"
                            16101 
                            16103 
                            16104 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16105 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16106 ; 3    |//
                            16107 ; 4    |// Filename: types.h
                            16108 ; 5    |// Description: Standard data types
                            16109 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16110 ; 7    |
                            16111 ; 8    |#ifndef _TYPES_H
                            16112 ; 9    |#define _TYPES_H
                            16113 ; 10   |
                            16114 ; 11   |// TODO:  move this outta here!
                            16115 ; 12   |#if !defined(NOERROR)
                            16116 ; 13   |#define NOERROR 0
                            16117 ; 14   |#define SUCCESS 0
                            16118 ; 15   |#endif 
                            16119 ; 16   |#if !defined(SUCCESS)
                            16120 ; 17   |#define SUCCESS  0
                            16121 ; 18   |#endif
                            16122 ; 19   |#if !defined(ERROR)
                            16123 ; 20   |#define ERROR   -1
                            16124 ; 21   |#endif
                            16125 ; 22   |#if !defined(FALSE)
                            16126 ; 23   |#define FALSE 0
                            16127 ; 24   |#endif
                            16128 ; 25   |#if !defined(TRUE)
                            16129 ; 26   |#define TRUE  1
                            16130 ; 27   |#endif
                            16131 ; 28   |
                            16132 ; 29   |#if !defined(NULL)
                            16133 ; 30   |#define NULL 0
                            16134 ; 31   |#endif
                            16135 ; 32   |
                            16136 ; 33   |#define MAX_INT     0x7FFFFF
                            16137 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16138 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16139 ; 36   |#define MAX_ULONG   (-1) 
                            16140 ; 37   |
                            16141 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16142 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16143 ; 40   |
                            16144 ; 41   |
                            16145 ; 42   |#define BYTE    unsigned char       // btVarName
                            16146 ; 43   |#define CHAR    signed char         // cVarName
                            16147 ; 44   |#define USHORT  unsigned short      // usVarName
                            16148 ; 45   |#define SHORT   unsigned short      // sVarName
                            16149 ; 46   |#define WORD    unsigned int        // wVarName
                            16150 ; 47   |#define INT     signed int          // iVarName
                            16151 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16152 ; 49   |#define LONG    signed long         // lVarName
                            16153 ; 50   |#define BOOL    unsigned int        // bVarName
                            16154 ; 51   |#define FRACT   _fract              // frVarName
                            16155 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16156 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16157 ; 54   |#define FLOAT   float               // fVarName
                            16158 ; 55   |#define DBL     double              // dVarName
                            16159 ; 56   |#define ENUM    enum                // eVarName
                            16160 ; 57   |#define CMX     _complex            // cmxVarName
                            16161 ; 58   |typedef WORD UCS3;                   // 
                            16162 ; 59   |
                            16163 ; 60   |#define UINT16  unsigned short
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16164 ; 61   |#define UINT8   unsigned char   
                            16165 ; 62   |#define UINT32  unsigned long
                            16166 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16167 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16168 ; 65   |#define WCHAR   UINT16
                            16169 ; 66   |
                            16170 ; 67   |//UINT128 is 16 bytes or 6 words
                            16171 ; 68   |typedef struct UINT128_3500 {   
                            16172 ; 69   |    int val[6];     
                            16173 ; 70   |} UINT128_3500;
                            16174 ; 71   |
                            16175 ; 72   |#define UINT128   UINT128_3500
                            16176 ; 73   |
                            16177 ; 74   |// Little endian word packed byte strings:   
                            16178 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16179 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16180 ; 77   |// Little endian word packed byte strings:   
                            16181 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16182 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16183 ; 80   |
                            16184 ; 81   |// Declare Memory Spaces To Use When Coding
                            16185 ; 82   |// A. Sector Buffers
                            16186 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16187 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16188 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16189 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16190 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16191 ; 88   |// B. Media DDI Memory
                            16192 ; 89   |#define MEDIA_DDI_MEM _Y
                            16193 ; 90   |
                            16194 ; 91   |
                            16195 ; 92   |
                            16196 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16197 ; 94   |// Examples of circular pointers:
                            16198 ; 95   |//    INT CIRC cpiVarName
                            16199 ; 96   |//    DWORD CIRC cpdwVarName
                            16200 ; 97   |
                            16201 ; 98   |#define RETCODE INT                 // rcVarName
                            16202 ; 99   |
                            16203 ; 100  |// generic bitfield structure
                            16204 ; 101  |struct Bitfield {
                            16205 ; 102  |    unsigned int B0  :1;
                            16206 ; 103  |    unsigned int B1  :1;
                            16207 ; 104  |    unsigned int B2  :1;
                            16208 ; 105  |    unsigned int B3  :1;
                            16209 ; 106  |    unsigned int B4  :1;
                            16210 ; 107  |    unsigned int B5  :1;
                            16211 ; 108  |    unsigned int B6  :1;
                            16212 ; 109  |    unsigned int B7  :1;
                            16213 ; 110  |    unsigned int B8  :1;
                            16214 ; 111  |    unsigned int B9  :1;
                            16215 ; 112  |    unsigned int B10 :1;
                            16216 ; 113  |    unsigned int B11 :1;
                            16217 ; 114  |    unsigned int B12 :1;
                            16218 ; 115  |    unsigned int B13 :1;
                            16219 ; 116  |    unsigned int B14 :1;
                            16220 ; 117  |    unsigned int B15 :1;
                            16221 ; 118  |    unsigned int B16 :1;
                            16222 ; 119  |    unsigned int B17 :1;
                            16223 ; 120  |    unsigned int B18 :1;
                            16224 ; 121  |    unsigned int B19 :1;
                            16225 ; 122  |    unsigned int B20 :1;
                            16226 ; 123  |    unsigned int B21 :1;
                            16227 ; 124  |    unsigned int B22 :1;
                            16228 ; 125  |    unsigned int B23 :1;
                            16229 ; 126  |};
                            16230 ; 127  |
                            16231 ; 128  |union BitInt {
                            16232 ; 129  |        struct Bitfield B;
                            16233 ; 130  |        int        I;
                            16234 ; 131  |};
                            16235 ; 132  |
                            16236 ; 133  |#define MAX_MSG_LENGTH 10
                            16237 ; 134  |struct CMessage
                            16238 ; 135  |{
                            16239 ; 136  |        unsigned int m_uLength;
                            16240 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16241 ; 138  |};
                            16242 ; 139  |
                            16243 ; 140  |typedef struct {
                            16244 ; 141  |    WORD m_wLength;
                            16245 ; 142  |    WORD m_wMessage;
                            16246 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16247 ; 144  |} Message;
                            16248 ; 145  |
                            16249 ; 146  |struct MessageQueueDescriptor
                            16250 ; 147  |{
                            16251 ; 148  |        int *m_pBase;
                            16252 ; 149  |        int m_iModulo;
                            16253 ; 150  |        int m_iSize;
                            16254 ; 151  |        int *m_pHead;
                            16255 ; 152  |        int *m_pTail;
                            16256 ; 153  |};
                            16257 ; 154  |
                            16258 ; 155  |struct ModuleEntry
                            16259 ; 156  |{
                            16260 ; 157  |    int m_iSignaledEventMask;
                            16261 ; 158  |    int m_iWaitEventMask;
                            16262 ; 159  |    int m_iResourceOfCode;
                            16263 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16264 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16265 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16266 ; 163  |    int m_uTimeOutHigh;
                            16267 ; 164  |    int m_uTimeOutLow;
                            16268 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16269 ; 166  |};
                            16270 ; 167  |
                            16271 ; 168  |union WaitMask{
                            16272 ; 169  |    struct B{
                            16273 ; 170  |        unsigned int m_bNone     :1;
                            16274 ; 171  |        unsigned int m_bMessage  :1;
                            16275 ; 172  |        unsigned int m_bTimer    :1;
                            16276 ; 173  |        unsigned int m_bButton   :1;
                            16277 ; 174  |    } B;
                            16278 ; 175  |    int I;
                            16279 ; 176  |} ;
                            16280 ; 177  |
                            16281 ; 178  |
                            16282 ; 179  |struct Button {
                            16283 ; 180  |        WORD wButtonEvent;
                            16284 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16285 ; 182  |};
                            16286 ; 183  |
                            16287 ; 184  |struct Message {
                            16288 ; 185  |        WORD wMsgLength;
                            16289 ; 186  |        WORD wMsgCommand;
                            16290 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16291 ; 188  |};
                            16292 ; 189  |
                            16293 ; 190  |union EventTypes {
                            16294 ; 191  |        struct CMessage msg;
                            16295 ; 192  |        struct Button Button ;
                            16296 ; 193  |        struct Message Message;
                            16297 ; 194  |};
                            16298 ; 195  |
                            16299 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16300 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16301 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16302 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16303 ; 200  |
                            16304 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16305 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16306 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16307 ; 204  |
                            16308 ; 205  |#if DEBUG
                            16309 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16310 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16311 ; 208  |#else 
                            16312 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16313 ; 210  |#define DebugBuildAssert(x)    
                            16314 ; 211  |#endif
                            16315 ; 212  |
                            16316 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16317 ; 214  |//  #pragma asm
                            16318 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16319 ; 216  |//  #pragma endasm
                            16320 ; 217  |
                            16321 ; 218  |
                            16322 ; 219  |#ifdef COLOR_262K
                            16323 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16324 ; 221  |#elif defined(COLOR_65K)
                            16325 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16326 ; 223  |#else
                            16327 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16328 ; 225  |#endif
                            16329 ; 226  |    
                            16330 ; 227  |#endif // #ifndef _TYPES_H
                            16331 
                            16333 
                            16334 ; 31   |
                            16335 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16336 ; 33   |
                            16337 ; 34   |//   SPI STMP3500 Registers 
                            16338 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            16339 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16340 ; 37   |
                            16341 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            16342 ; 39   |
                            16343 ; 40   |
                            16344 ; 41   |
                            16345 ; 42   |// /////////////////////////////////////////////
                            16346 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            16347 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            16348 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            16349 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            16350 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            16351 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            16352 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            16353 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            16354 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            16355 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            16356 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            16357 ; 54   |
                            16358 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            16359 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            16360 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            16361 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            16362 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            16363 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            16364 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            16365 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            16366 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            16367 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            16368 ; 65   |
                            16369 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            16370 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            16371 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            16372 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            16373 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            16374 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            16375 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            16376 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            16377 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            16378 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            16379 ; 76   |
                            16380 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            16381 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            16382 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            16383 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            16384 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            16385 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            16386 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            16387 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            16388 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            16389 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            16390 ; 87   |
                            16391 ; 88   |typedef union               
                            16392 ; 89   |{
                            16393 ; 90   |    struct {
                            16394 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            16395 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            16396 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            16397 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            16398 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            16399 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            16400 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            16401 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            16402 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            16403 ; 100  |    } B;
                            16404 ; 101  |
                            16405 ; 102  |    int I;
                            16406 ; 103  |    unsigned int U;
                            16407 ; 104  |} spcsr_type;
                            16408 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / Status Register */
                            16409 ; 106  |
                            16410 ; 107  |// /////////////////////////////////////////////
                            16411 ; 108  |// //  SPI Data Register Bit Definitions
                            16412 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            16413 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            16414 ; 111  |
                            16415 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16416 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            16417 ; 114  |
                            16418 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            16419 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            16420 ; 117  |
                            16421 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            16422 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            16423 ; 120  |
                            16424 ; 121  |typedef union               
                            16425 ; 122  |{
                            16426 ; 123  |    struct {
                            16427 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            16428 ; 125  |    } B;
                            16429 ; 126  |
                            16430 ; 127  |    int I;
                            16431 ; 128  |    unsigned int U;
                            16432 ; 129  |} spdr_type;
                            16433 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Register */
                            16434 ; 131  |
                            16435 ; 132  |
                            16436 ; 133  |#endif
                            16437 ; 134  |
                            16438 ; 135  |
                            16439 
                            16441 
                            16442 ; 32   |#include "regsswizzle.h"
                            16443 
                            16445 
                            16446 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16447 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            16448 ; 3    |//;; Filename    : regsswizzle.inc
                            16449 ; 4    |//;; Description : Register definitions for Swizzle interface
                            16450 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16451 ; 6    |
                            16452 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            16453 ; 8    |// The following naming conventions are followed in this file.
                            16454 ; 9    |// All registers are named using the format...
                            16455 ; 10   |//     HW_<module>_<regname>
                            16456 ; 11   |// where <module> is the module name which can be any of the following...
                            16457 ; 12   |//     USB20
                            16458 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16459 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16460 ; 15   |// that module)
                            16461 ; 16   |// <regname> is the specific register within that module
                            16462 ; 17   |// We also define the following...
                            16463 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16464 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16465 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16466 ; 21   |// which does something else, and
                            16467 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16468 ; 23   |// which does something else.
                            16469 ; 24   |// Other rules
                            16470 ; 25   |//     All caps
                            16471 ; 26   |//     Numeric identifiers start at 0
                            16472 ; 27   |#if !(defined(regsswizzleinc))
                            16473 ; 28   |#define regsswizzleinc 1
                            16474 ; 29   |
                            16475 ; 30   |#include "types.h"
                            16476 
                            16478 
                            16479 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16480 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16481 ; 3    |//
                            16482 ; 4    |// Filename: types.h
                            16483 ; 5    |// Description: Standard data types
                            16484 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16485 ; 7    |
                            16486 ; 8    |#ifndef _TYPES_H
                            16487 ; 9    |#define _TYPES_H
                            16488 ; 10   |
                            16489 ; 11   |// TODO:  move this outta here!
                            16490 ; 12   |#if !defined(NOERROR)
                            16491 ; 13   |#define NOERROR 0
                            16492 ; 14   |#define SUCCESS 0
                            16493 ; 15   |#endif 
                            16494 ; 16   |#if !defined(SUCCESS)
                            16495 ; 17   |#define SUCCESS  0
                            16496 ; 18   |#endif
                            16497 ; 19   |#if !defined(ERROR)
                            16498 ; 20   |#define ERROR   -1
                            16499 ; 21   |#endif
                            16500 ; 22   |#if !defined(FALSE)
                            16501 ; 23   |#define FALSE 0
                            16502 ; 24   |#endif
                            16503 ; 25   |#if !defined(TRUE)
                            16504 ; 26   |#define TRUE  1
                            16505 ; 27   |#endif
                            16506 ; 28   |
                            16507 ; 29   |#if !defined(NULL)
                            16508 ; 30   |#define NULL 0
                            16509 ; 31   |#endif
                            16510 ; 32   |
                            16511 ; 33   |#define MAX_INT     0x7FFFFF
                            16512 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16513 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16514 ; 36   |#define MAX_ULONG   (-1) 
                            16515 ; 37   |
                            16516 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16517 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16518 ; 40   |
                            16519 ; 41   |
                            16520 ; 42   |#define BYTE    unsigned char       // btVarName
                            16521 ; 43   |#define CHAR    signed char         // cVarName
                            16522 ; 44   |#define USHORT  unsigned short      // usVarName
                            16523 ; 45   |#define SHORT   unsigned short      // sVarName
                            16524 ; 46   |#define WORD    unsigned int        // wVarName
                            16525 ; 47   |#define INT     signed int          // iVarName
                            16526 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16527 ; 49   |#define LONG    signed long         // lVarName
                            16528 ; 50   |#define BOOL    unsigned int        // bVarName
                            16529 ; 51   |#define FRACT   _fract              // frVarName
                            16530 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16531 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16532 ; 54   |#define FLOAT   float               // fVarName
                            16533 ; 55   |#define DBL     double              // dVarName
                            16534 ; 56   |#define ENUM    enum                // eVarName
                            16535 ; 57   |#define CMX     _complex            // cmxVarName
                            16536 ; 58   |typedef WORD UCS3;                   // 
                            16537 ; 59   |
                            16538 ; 60   |#define UINT16  unsigned short
                            16539 ; 61   |#define UINT8   unsigned char   
                            16540 ; 62   |#define UINT32  unsigned long
                            16541 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16542 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            16543 ; 65   |#define WCHAR   UINT16
                            16544 ; 66   |
                            16545 ; 67   |//UINT128 is 16 bytes or 6 words
                            16546 ; 68   |typedef struct UINT128_3500 {   
                            16547 ; 69   |    int val[6];     
                            16548 ; 70   |} UINT128_3500;
                            16549 ; 71   |
                            16550 ; 72   |#define UINT128   UINT128_3500
                            16551 ; 73   |
                            16552 ; 74   |// Little endian word packed byte strings:   
                            16553 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16554 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16555 ; 77   |// Little endian word packed byte strings:   
                            16556 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16557 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16558 ; 80   |
                            16559 ; 81   |// Declare Memory Spaces To Use When Coding
                            16560 ; 82   |// A. Sector Buffers
                            16561 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16562 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16563 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16564 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16565 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16566 ; 88   |// B. Media DDI Memory
                            16567 ; 89   |#define MEDIA_DDI_MEM _Y
                            16568 ; 90   |
                            16569 ; 91   |
                            16570 ; 92   |
                            16571 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16572 ; 94   |// Examples of circular pointers:
                            16573 ; 95   |//    INT CIRC cpiVarName
                            16574 ; 96   |//    DWORD CIRC cpdwVarName
                            16575 ; 97   |
                            16576 ; 98   |#define RETCODE INT                 // rcVarName
                            16577 ; 99   |
                            16578 ; 100  |// generic bitfield structure
                            16579 ; 101  |struct Bitfield {
                            16580 ; 102  |    unsigned int B0  :1;
                            16581 ; 103  |    unsigned int B1  :1;
                            16582 ; 104  |    unsigned int B2  :1;
                            16583 ; 105  |    unsigned int B3  :1;
                            16584 ; 106  |    unsigned int B4  :1;
                            16585 ; 107  |    unsigned int B5  :1;
                            16586 ; 108  |    unsigned int B6  :1;
                            16587 ; 109  |    unsigned int B7  :1;
                            16588 ; 110  |    unsigned int B8  :1;
                            16589 ; 111  |    unsigned int B9  :1;
                            16590 ; 112  |    unsigned int B10 :1;
                            16591 ; 113  |    unsigned int B11 :1;
                            16592 ; 114  |    unsigned int B12 :1;
                            16593 ; 115  |    unsigned int B13 :1;
                            16594 ; 116  |    unsigned int B14 :1;
                            16595 ; 117  |    unsigned int B15 :1;
                            16596 ; 118  |    unsigned int B16 :1;
                            16597 ; 119  |    unsigned int B17 :1;
                            16598 ; 120  |    unsigned int B18 :1;
                            16599 ; 121  |    unsigned int B19 :1;
                            16600 ; 122  |    unsigned int B20 :1;
                            16601 ; 123  |    unsigned int B21 :1;
                            16602 ; 124  |    unsigned int B22 :1;
                            16603 ; 125  |    unsigned int B23 :1;
                            16604 ; 126  |};
                            16605 ; 127  |
                            16606 ; 128  |union BitInt {
                            16607 ; 129  |        struct Bitfield B;
                            16608 ; 130  |        int        I;
                            16609 ; 131  |};
                            16610 ; 132  |
                            16611 ; 133  |#define MAX_MSG_LENGTH 10
                            16612 ; 134  |struct CMessage
                            16613 ; 135  |{
                            16614 ; 136  |        unsigned int m_uLength;
                            16615 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16616 ; 138  |};
                            16617 ; 139  |
                            16618 ; 140  |typedef struct {
                            16619 ; 141  |    WORD m_wLength;
                            16620 ; 142  |    WORD m_wMessage;
                            16621 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16622 ; 144  |} Message;
                            16623 ; 145  |
                            16624 ; 146  |struct MessageQueueDescriptor
                            16625 ; 147  |{
                            16626 ; 148  |        int *m_pBase;
                            16627 ; 149  |        int m_iModulo;
                            16628 ; 150  |        int m_iSize;
                            16629 ; 151  |        int *m_pHead;
                            16630 ; 152  |        int *m_pTail;
                            16631 ; 153  |};
                            16632 ; 154  |
                            16633 ; 155  |struct ModuleEntry
                            16634 ; 156  |{
                            16635 ; 157  |    int m_iSignaledEventMask;
                            16636 ; 158  |    int m_iWaitEventMask;
                            16637 ; 159  |    int m_iResourceOfCode;
                            16638 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16639 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            16640 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16641 ; 163  |    int m_uTimeOutHigh;
                            16642 ; 164  |    int m_uTimeOutLow;
                            16643 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16644 ; 166  |};
                            16645 ; 167  |
                            16646 ; 168  |union WaitMask{
                            16647 ; 169  |    struct B{
                            16648 ; 170  |        unsigned int m_bNone     :1;
                            16649 ; 171  |        unsigned int m_bMessage  :1;
                            16650 ; 172  |        unsigned int m_bTimer    :1;
                            16651 ; 173  |        unsigned int m_bButton   :1;
                            16652 ; 174  |    } B;
                            16653 ; 175  |    int I;
                            16654 ; 176  |} ;
                            16655 ; 177  |
                            16656 ; 178  |
                            16657 ; 179  |struct Button {
                            16658 ; 180  |        WORD wButtonEvent;
                            16659 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16660 ; 182  |};
                            16661 ; 183  |
                            16662 ; 184  |struct Message {
                            16663 ; 185  |        WORD wMsgLength;
                            16664 ; 186  |        WORD wMsgCommand;
                            16665 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16666 ; 188  |};
                            16667 ; 189  |
                            16668 ; 190  |union EventTypes {
                            16669 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16670 ; 192  |        struct Button Button ;
                            16671 ; 193  |        struct Message Message;
                            16672 ; 194  |};
                            16673 ; 195  |
                            16674 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16675 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16676 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16677 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16678 ; 200  |
                            16679 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16680 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16681 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16682 ; 204  |
                            16683 ; 205  |#if DEBUG
                            16684 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16685 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16686 ; 208  |#else 
                            16687 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            16688 ; 210  |#define DebugBuildAssert(x)    
                            16689 ; 211  |#endif
                            16690 ; 212  |
                            16691 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16692 ; 214  |//  #pragma asm
                            16693 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16694 ; 216  |//  #pragma endasm
                            16695 ; 217  |
                            16696 ; 218  |
                            16697 ; 219  |#ifdef COLOR_262K
                            16698 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            16699 ; 221  |#elif defined(COLOR_65K)
                            16700 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            16701 ; 223  |#else
                            16702 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            16703 ; 225  |#endif
                            16704 ; 226  |    
                            16705 ; 227  |#endif // #ifndef _TYPES_H
                            16706 
                            16708 
                            16709 ; 31   |
                            16710 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16711 ; 33   |
                            16712 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16713 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16714 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16715 ; 37   |
                            16716 ; 38   |
                            16717 ; 39   |
                            16718 ; 40   |
                            16719 ; 41   |
                            16720 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16721 ; 43   |
                            16722 ; 44   |
                            16723 ; 45   |
                            16724 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16725 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16726 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16727 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16728 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16729 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16730 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16731 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16732 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16733 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16734 ; 56   |
                            16735 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16736 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16737 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16738 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16739 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16740 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16741 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16742 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16743 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16744 ; 66   |
                            16745 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITPOS)
                            16746 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITPOS)
                            16747 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_BITPOS)
                            16748 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIGN_BITPOS)
                            16749 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_SHIFT_BITPOS)
                            16750 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_BITPOS)
                            16751 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECSR1_CLK_OFF_BITPOS)
                            16752 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1_NEWADD_BITPOS)
                            16753 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSVD_BITPOS)
                            16754 ; 76   |
                            16755 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16756 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16757 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16758 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16759 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16760 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16761 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16762 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16763 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16764 ; 86   |
                            16765 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16766 ; 88   |//  Bit Manipulation Unit Registers
                            16767 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16768 ; 90   |typedef union
                            16769 ; 91   |{
                            16770 ; 92   |    struct
                            16771 ; 93   |    {
                            16772 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16773 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16774 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16775 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16776 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16777 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16778 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16779 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16780 ; 102  |    } B;
                            16781 ; 103  |    int I;
                            16782 ; 104  |    unsigned U;
                            16783 ; 105  |} swizzlecsr1_type;
                            16784 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16785 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* Swizzle Control & Status Register 1 */
                            16786 ; 108  |
                            16787 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16788 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16789 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16790 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16791 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16792 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16793 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16794 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16795 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16796 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            16797 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16798 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16799 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16800 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16801 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16802 ; 124  |
                            16803 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16804 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16805 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16806 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16807 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16808 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16809 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16810 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16811 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16812 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16813 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16814 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16815 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16816 ; 138  |
                            16817 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KICK_BITPOS)
                            16818 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_SASEL_BITPOS)
                            16819 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECSR2_DESASEL_BITPOS)
                            16820 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIGE_BITPOS)
                            16821 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2_BITREV_BITPOS)
                            16822 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLSB_BITPOS)
                            16823 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMSB_BITPOS)
                            16824 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16L_BITPOS)
                            16825 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16I_BITPOS)
                            16826 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_BS_EN_BITPOS)
                            16827 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZLECSR2_SBYTEDEST_BITPOS)
                            16828 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2_UNKICK_BITPOS)
                            16829 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSVD_BITPOS)
                            16830 ; 152  |
                            16831 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16832 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16833 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16834 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16835 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16836 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16837 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16838 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16839 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16840 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16841 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16842 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16843 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16844 ; 166  |
                            16845 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            16846 ; 168  |typedef union
                            16847 ; 169  |{
                            16848 ; 170  |    struct
                            16849 ; 171  |    {
                            16850 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16851 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            16852 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16853 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16854 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16855 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16856 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16857 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16858 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16859 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            16860 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            16861 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            16862 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            16863 ; 185  |    } B;
                            16864 ; 186  |    unsigned int I;
                            16865 ; 187  |    unsigned int U;
                            16866 ; 188  |} swizzlecsr2_type;
                            16867 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            16868 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* Swizzle Control & Status Register 2 */
                            16869 ; 191  |
                            16870 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            16871 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            16872 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            16873 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            16874 ; 196  |
                            16875 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            16876 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            16877 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            16878 ; 200  |
                            16879 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_SIZE_BITPOS)
                            16880 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWIZZLESIZER_NEW_SHIFT_BITPOS)
                            16881 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_RSVD_BITPOS)
                            16882 ; 204  |
                            16883 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            16884 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            16885 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            16886 ; 208  |
                            16887 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            16888 ; 210  |typedef union
                            16889 ; 211  |{
                            16890 ; 212  |    struct
                            16891 ; 213  |    {
                            16892 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            16893 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            16894 ; 216  |    } B;
                            16895 ; 217  |    int I;
                            16896 ; 218  |    unsigned U;
                            16897 ; 219  |} swizzlesizer_type;
                            16898 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            16899 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))        /* Swizzle Transfer Size Register */
                            16900 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* Swizzle Source Address Register */
                            16901 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* Swizzle Data1 Register */
                            16902 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* Swizzle Data2 Register */
                            16903 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* Swizzle Destination Address Register */
                            16904 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* Swizzle Big Endian Register */
                            16905 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* Swizzle BITREV Register */
                            16906 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* Swizzle Pass Least Significant Byte Register */
                            16907 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* Swizzle Pass Intermediate Byte Register */
                            16908 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* Swizzle Pass Most Significant Byte Register */
                            16909 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* Swizzle Pass Least Significant Word Register */
                            16910 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* Swizzle Pass Intermediate Significant Word Register */
                            16911 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* Swizzle Pass Most Significant Word Register */
                            16912 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Swizzle Barrel Shift Register */
                            16913 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swizzle Divide By 3 Lower Register */
                            16914 ; 236  |
                            16915 ; 237  |
                            16916 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            16917 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            16918 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            16919 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            16920 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            16921 ; 243  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16922 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            16923 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            16924 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            16925 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            16926 ; 248  |
                            16927 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            16928 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD0_BITPOS)
                            16929 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_SWIZZLEDIV3UR_REMAINDER_BITPOS)
                            16930 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDIV3UR_RSVD1_BITPOS)
                            16931 ; 253  |
                            16932 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            16933 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            16934 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            16935 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            16936 ; 258  |
                            16937 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            16938 ; 260  |typedef union
                            16939 ; 261  |{
                            16940 ; 262  |    struct
                            16941 ; 263  |    {
                            16942 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            16943 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            16944 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            16945 ; 267  |    } B;
                            16946 ; 268  |    int I;
                            16947 ; 269  |    unsigned U;
                            16948 ; 270  |} swizzlediv3ur_type;
                            16949 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            16950 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    /* Swizzle Divide By 3 Upper Register */
                            16951 ; 273  |
                            16952 ; 274  |#endif
                            16953 ; 275  |
                            16954 
                            16956 
                            16957 ; 33   |#include "regssdram.h"
                            16958 
                            16960 
                            16961 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16962 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16963 ; 3    |//;  File        : regssdram.inc
                            16964 ; 4    |//;  Description : Mixed Signal IP Register definition
                            16965 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16966 ; 6    |
                            16967 ; 7    |// The following naming conventions are followed in this file.
                            16968 ; 8    |// All registers are named using the format...
                            16969 ; 9    |//     HW_<module>_<regname>
                            16970 ; 10   |// where <module> is the module name which can be any of the following...
                            16971 ; 11   |//     SYSTEM
                            16972 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16973 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16974 ; 14   |// that module)
                            16975 ; 15   |// <regname> is the specific register within that module
                            16976 ; 16   |// We also define the following...
                            16977 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16978 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16979 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16980 ; 20   |// which does something else, and
                            16981 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16982 ; 22   |// which does something else.
                            16983 ; 23   |// Other rules
                            16984 ; 24   |//     All caps
                            16985 ; 25   |//     Numeric identifiers start at 0
                            16986 ; 26   |
                            16987 ; 27   |#if !(defined(regssdraminc))
                            16988 ; 28   |#define regssdraminc 1
                            16989 ; 29   |
                            16990 ; 30   |#include "types.h"
                            16991 
                            16993 
                            16994 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16995 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16996 ; 3    |//
                            16997 ; 4    |// Filename: types.h
                            16998 ; 5    |// Description: Standard data types
                            16999 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17000 ; 7    |
                            17001 ; 8    |#ifndef _TYPES_H
                            17002 ; 9    |#define _TYPES_H
                            17003 ; 10   |
                            17004 ; 11   |// TODO:  move this outta here!
                            17005 ; 12   |#if !defined(NOERROR)
                            17006 ; 13   |#define NOERROR 0
                            17007 ; 14   |#define SUCCESS 0
                            17008 ; 15   |#endif 
                            17009 ; 16   |#if !defined(SUCCESS)
                            17010 ; 17   |#define SUCCESS  0
                            17011 ; 18   |#endif
                            17012 ; 19   |#if !defined(ERROR)
                            17013 ; 20   |#define ERROR   -1
                            17014 ; 21   |#endif
                            17015 ; 22   |#if !defined(FALSE)
                            17016 ; 23   |#define FALSE 0
                            17017 ; 24   |#endif
                            17018 ; 25   |#if !defined(TRUE)
                            17019 ; 26   |#define TRUE  1
                            17020 ; 27   |#endif
                            17021 ; 28   |
                            17022 ; 29   |#if !defined(NULL)
                            17023 ; 30   |#define NULL 0
                            17024 ; 31   |#endif
                            17025 ; 32   |
                            17026 ; 33   |#define MAX_INT     0x7FFFFF
                            17027 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17028 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17029 ; 36   |#define MAX_ULONG   (-1) 
                            17030 ; 37   |
                            17031 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17032 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17033 ; 40   |
                            17034 ; 41   |
                            17035 ; 42   |#define BYTE    unsigned char       // btVarName
                            17036 ; 43   |#define CHAR    signed char         // cVarName
                            17037 ; 44   |#define USHORT  unsigned short      // usVarName
                            17038 ; 45   |#define SHORT   unsigned short      // sVarName
                            17039 ; 46   |#define WORD    unsigned int        // wVarName
                            17040 ; 47   |#define INT     signed int          // iVarName
                            17041 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17042 ; 49   |#define LONG    signed long         // lVarName
                            17043 ; 50   |#define BOOL    unsigned int        // bVarName
                            17044 ; 51   |#define FRACT   _fract              // frVarName
                            17045 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17046 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17047 ; 54   |#define FLOAT   float               // fVarName
                            17048 ; 55   |#define DBL     double              // dVarName
                            17049 ; 56   |#define ENUM    enum                // eVarName
                            17050 ; 57   |#define CMX     _complex            // cmxVarName
                            17051 ; 58   |typedef WORD UCS3;                   // 
                            17052 ; 59   |
                            17053 ; 60   |#define UINT16  unsigned short
                            17054 ; 61   |#define UINT8   unsigned char   
                            17055 ; 62   |#define UINT32  unsigned long
                            17056 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17057 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17058 ; 65   |#define WCHAR   UINT16
                            17059 ; 66   |
                            17060 ; 67   |//UINT128 is 16 bytes or 6 words
                            17061 ; 68   |typedef struct UINT128_3500 {   
                            17062 ; 69   |    int val[6];     
                            17063 ; 70   |} UINT128_3500;
                            17064 ; 71   |
                            17065 ; 72   |#define UINT128   UINT128_3500
                            17066 ; 73   |
                            17067 ; 74   |// Little endian word packed byte strings:   
                            17068 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17069 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17070 ; 77   |// Little endian word packed byte strings:   
                            17071 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17072 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17073 ; 80   |
                            17074 ; 81   |// Declare Memory Spaces To Use When Coding
                            17075 ; 82   |// A. Sector Buffers
                            17076 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17077 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17078 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17079 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17080 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17081 ; 88   |// B. Media DDI Memory
                            17082 ; 89   |#define MEDIA_DDI_MEM _Y
                            17083 ; 90   |
                            17084 ; 91   |
                            17085 ; 92   |
                            17086 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17087 ; 94   |// Examples of circular pointers:
                            17088 ; 95   |//    INT CIRC cpiVarName
                            17089 ; 96   |//    DWORD CIRC cpdwVarName
                            17090 ; 97   |
                            17091 ; 98   |#define RETCODE INT                 // rcVarName
                            17092 ; 99   |
                            17093 ; 100  |// generic bitfield structure
                            17094 ; 101  |struct Bitfield {
                            17095 ; 102  |    unsigned int B0  :1;
                            17096 ; 103  |    unsigned int B1  :1;
                            17097 ; 104  |    unsigned int B2  :1;
                            17098 ; 105  |    unsigned int B3  :1;
                            17099 ; 106  |    unsigned int B4  :1;
                            17100 ; 107  |    unsigned int B5  :1;
                            17101 ; 108  |    unsigned int B6  :1;
                            17102 ; 109  |    unsigned int B7  :1;
                            17103 ; 110  |    unsigned int B8  :1;
                            17104 ; 111  |    unsigned int B9  :1;
                            17105 ; 112  |    unsigned int B10 :1;
                            17106 ; 113  |    unsigned int B11 :1;
                            17107 ; 114  |    unsigned int B12 :1;
                            17108 ; 115  |    unsigned int B13 :1;
                            17109 ; 116  |    unsigned int B14 :1;
                            17110 ; 117  |    unsigned int B15 :1;
                            17111 ; 118  |    unsigned int B16 :1;
                            17112 ; 119  |    unsigned int B17 :1;
                            17113 ; 120  |    unsigned int B18 :1;
                            17114 ; 121  |    unsigned int B19 :1;
                            17115 ; 122  |    unsigned int B20 :1;
                            17116 ; 123  |    unsigned int B21 :1;
                            17117 ; 124  |    unsigned int B22 :1;
                            17118 ; 125  |    unsigned int B23 :1;
                            17119 ; 126  |};
                            17120 ; 127  |
                            17121 ; 128  |union BitInt {
                            17122 ; 129  |        struct Bitfield B;
                            17123 ; 130  |        int        I;
                            17124 ; 131  |};
                            17125 ; 132  |
                            17126 ; 133  |#define MAX_MSG_LENGTH 10
                            17127 ; 134  |struct CMessage
                            17128 ; 135  |{
                            17129 ; 136  |        unsigned int m_uLength;
                            17130 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17131 ; 138  |};
                            17132 ; 139  |
                            17133 ; 140  |typedef struct {
                            17134 ; 141  |    WORD m_wLength;
                            17135 ; 142  |    WORD m_wMessage;
                            17136 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17137 ; 144  |} Message;
                            17138 ; 145  |
                            17139 ; 146  |struct MessageQueueDescriptor
                            17140 ; 147  |{
                            17141 ; 148  |        int *m_pBase;
                            17142 ; 149  |        int m_iModulo;
                            17143 ; 150  |        int m_iSize;
                            17144 ; 151  |        int *m_pHead;
                            17145 ; 152  |        int *m_pTail;
                            17146 ; 153  |};
                            17147 ; 154  |
                            17148 ; 155  |struct ModuleEntry
                            17149 ; 156  |{
                            17150 ; 157  |    int m_iSignaledEventMask;
                            17151 ; 158  |    int m_iWaitEventMask;
                            17152 ; 159  |    int m_iResourceOfCode;
                            17153 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17154 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17155 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17156 ; 163  |    int m_uTimeOutHigh;
                            17157 ; 164  |    int m_uTimeOutLow;
                            17158 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17159 ; 166  |};
                            17160 ; 167  |
                            17161 ; 168  |union WaitMask{
                            17162 ; 169  |    struct B{
                            17163 ; 170  |        unsigned int m_bNone     :1;
                            17164 ; 171  |        unsigned int m_bMessage  :1;
                            17165 ; 172  |        unsigned int m_bTimer    :1;
                            17166 ; 173  |        unsigned int m_bButton   :1;
                            17167 ; 174  |    } B;
                            17168 ; 175  |    int I;
                            17169 ; 176  |} ;
                            17170 ; 177  |
                            17171 ; 178  |
                            17172 ; 179  |struct Button {
                            17173 ; 180  |        WORD wButtonEvent;
                            17174 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17175 ; 182  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17176 ; 183  |
                            17177 ; 184  |struct Message {
                            17178 ; 185  |        WORD wMsgLength;
                            17179 ; 186  |        WORD wMsgCommand;
                            17180 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17181 ; 188  |};
                            17182 ; 189  |
                            17183 ; 190  |union EventTypes {
                            17184 ; 191  |        struct CMessage msg;
                            17185 ; 192  |        struct Button Button ;
                            17186 ; 193  |        struct Message Message;
                            17187 ; 194  |};
                            17188 ; 195  |
                            17189 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17190 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17191 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17192 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17193 ; 200  |
                            17194 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17195 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17196 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17197 ; 204  |
                            17198 ; 205  |#if DEBUG
                            17199 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17200 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17201 ; 208  |#else 
                            17202 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17203 ; 210  |#define DebugBuildAssert(x)    
                            17204 ; 211  |#endif
                            17205 ; 212  |
                            17206 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17207 ; 214  |//  #pragma asm
                            17208 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17209 ; 216  |//  #pragma endasm
                            17210 ; 217  |
                            17211 ; 218  |
                            17212 ; 219  |#ifdef COLOR_262K
                            17213 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17214 ; 221  |#elif defined(COLOR_65K)
                            17215 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17216 ; 223  |#else
                            17217 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17218 ; 225  |#endif
                            17219 ; 226  |    
                            17220 ; 227  |#endif // #ifndef _TYPES_H
                            17221 
                            17223 
                            17224 ; 31   |
                            17225 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            17226 ; 33   |
                            17227 ; 34   |
                            17228 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            17229 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            17230 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            17231 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            17232 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            17233 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            17234 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            17235 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            17236 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            17237 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            17238 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            17239 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            17240 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            17241 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            17242 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            17243 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            17244 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            17245 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            17246 ; 53   |
                            17247 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            17248 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            17249 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            17250 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            17251 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            17252 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            17253 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            17254 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            17255 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            17256 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            17257 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            17258 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            17259 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            17260 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            17261 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            17262 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            17263 ; 70   |
                            17264 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SDRAMEN_BITPOS)
                            17265 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            17266 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS)
                            17267 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BITPOS)
                            17268 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            17269 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_BITPOS)
                            17270 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BITPOS)
                            17271 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_BITPOS)
                            17272 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS)
                            17273 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BITPOS)
                            17274 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_BITPOS)
                            17275 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_BITPOS)
                            17276 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS)
                            17277 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_BITPOS)
                            17278 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_BITPOS)
                            17279 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BITPOS)
                            17280 ; 87   |
                            17281 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            17282 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            17283 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            17284 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            17285 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            17286 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            17287 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            17288 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            17289 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            17290 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            17291 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            17292 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            17293 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            17294 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            17295 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            17296 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            17297 ; 104  |
                            17298 ; 105  |typedef union               
                            17299 ; 106  |{
                            17300 ; 107  |    struct {
                            17301 ; 108  |        int SDRAMEN                     :1;
                            17302 ; 109  |        int IE                          :1;
                            17303 ; 110  |        int RNW                         :1;
                            17304 ; 111  |        int KICK                        :1;
                            17305 ; 112  |        int LM                          :1;
                            17306 ; 113  |        int ISTAT                       :1;
                            17307 ; 114  |        int PWDN                        :1;
                            17308 ; 115  |        int RSVD                        :1;
                            17309 ; 116  |        int SBYTE                       :2;
                            17310 ; 117  |        int MEM                         :2;
                            17311 ; 118  |        int BIGE                        :1;
                            17312 ; 119  |        int ASIZE                       :3;
                            17313 ; 120  |        int UKICK                       :1;
                            17314 ; 121  |        int DIV                         :4;
                            17315 ; 122  |        int MULTI                       :1;
                            17316 ; 123  |        int SDRAM                       :1;
                            17317 ; 124  |        int SIGN                        :1;
                            17318 ; 125  |    } B;
                            17319 ; 126  |    int I;
                            17320 ; 127  |} sdramcsr_type;
                            17321 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            17322 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            17323 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            17324 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            17325 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            17326 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            17327 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            17328 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            17329 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            17330 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            17331 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            17332 ; 139  |
                            17333 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            17334 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            17335 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            17336 ; 143  |
                            17337 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            17338 ; 145  |
                            17339 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            17340 ; 147  |
                            17341 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            17342 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            17343 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            17344 ; 151  |
                            17345 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            17346 ; 153  |
                            17347 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            17348 ; 155  |
                            17349 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            17350 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            17351 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            17352 ; 159  |
                            17353 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            17354 ; 161  |
                            17355 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            17356 ; 163  |
                            17357 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            17358 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            17359 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            17360 ; 167  |
                            17361 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            17362 ; 169  |
                            17363 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            17364 ; 171  |
                            17365 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            17366 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            17367 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            17368 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            17369 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            17370 ; 177  |
                            17371 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            17372 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            17373 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            17374 ; 181  |
                            17375 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1_INIT_BITPOS)
                            17376 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_TRP_BITPOS)
                            17377 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1_TRFC_BITPOS)
                            17378 ; 185  |
                            17379 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            17380 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            17381 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            17382 ; 189  |
                            17383 ; 190  |typedef union               
                            17384 ; 191  |{
                            17385 ; 192  |    struct {
                            17386 ; 193  |        int INIT                :16;
                            17387 ; 194  |        int TRP                 :4;
                            17388 ; 195  |        int TRFC                :4;
                            17389 ; 196  |    } B;
                            17390 ; 197  |    int I;
                            17391 ; 198  |} sdramtimer1_type;
                            17392 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            17393 ; 200  |
                            17394 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            17395 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            17396 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            17397 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            17398 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            17399 ; 206  |
                            17400 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            17401 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            17402 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            17403 ; 210  |
                            17404 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2_TXSR_BITPOS)
                            17405 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2_TREF_BITPOS)
                            17406 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2_TRCD_BITPOS)
                            17407 ; 214  |
                            17408 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            17409 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            17410 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            17411 ; 218  |
                            17412 ; 219  |typedef union               
                            17413 ; 220  |{
                            17414 ; 221  |    struct {
                            17415 ; 222  |        int TXSR                :4;
                            17416 ; 223  |        int TREF                :12;
                            17417 ; 224  |        int TRCD                :4;
                            17418 ; 225  |        int RSVD                :4; 
                            17419 ; 226  |    } B;
                            17420 ; 227  |    int I;
                            17421 ; 228  |} sdramtimer2_type;
                            17422 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            17423 ; 230  |
                            17424 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            17425 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            17426 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            17427 ; 234  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17428 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            17429 ; 236  |
                            17430 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            17431 ; 238  |
                            17432 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            17433 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            17434 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            17435 ; 242  |
                            17436 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            17437 ; 244  |
                            17438 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            17439 ; 246  |
                            17440 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            17441 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            17442 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            17443 ; 250  |
                            17444 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            17445 ; 252  |
                            17446 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS)
                            17447 ; 254  |
                            17448 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            17449 ; 256  |
                            17450 ; 257  |typedef union               
                            17451 ; 258  |{
                            17452 ; 259  |    struct {
                            17453 ; 260  |        int VALUE               :14;
                            17454 ; 261  |        int RSVD                :10; 
                            17455 ; 262  |    } B;
                            17456 ; 263  |    int I;
                            17457 ; 264  |} sdrammode_type;
                            17458 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            17459 ; 266  |
                            17460 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            17461 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            17462 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            17463 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            17464 ; 271  |
                            17465 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            17466 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            17467 ; 274  |
                            17468 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_COLWIDTH_BITPOS)
                            17469 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TYPE_ROWWIDTH_BITPOS)
                            17470 ; 277  |
                            17471 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            17472 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            17473 ; 280  |
                            17474 ; 281  |typedef union               
                            17475 ; 282  |{
                            17476 ; 283  |    struct {
                            17477 ; 284  |        int COLWIDTH               :4;
                            17478 ; 285  |        int ROWWIDTH               :4; 
                            17479 ; 286  |    } B;
                            17480 ; 287  |    int I;
                            17481 ; 288  |} sdramtype_type;
                            17482 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            17483 ; 290  |
                            17484 ; 291  |#endif
                            17485 ; 292  |
                            17486 ; 293  |
                            17487 ; 294  |
                            17488 ; 295  |
                            17489 ; 296  |
                            17490 ; 297  |
                            17491 
                            17493 
                            17494 ; 34   |#include "regstb.h"
                            17495 
                            17497 
                            17498 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17499 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            17500 ; 3    |// Filename: regstb.inc
                            17501 ; 4    |// Description: Register definitions for Trace Buffer
                            17502 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17503 ; 6    |// The following naming conventions are followed in this file.
                            17504 ; 7    |// All registers are named using the format...
                            17505 ; 8    |//     HW_<module>_<regname>
                            17506 ; 9    |// where <module> is the module name which can be any of the following...
                            17507 ; 10   |//     USB20
                            17508 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17509 ; 12   |// module name includes a number starting from 0 for the first instance of
                            17510 ; 13   |// that module)
                            17511 ; 14   |// <regname> is the specific register within that module
                            17512 ; 15   |// We also define the following...
                            17513 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17514 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17515 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17516 ; 19   |// which does something else, and
                            17517 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17518 ; 21   |// which does something else.
                            17519 ; 22   |// Other rules
                            17520 ; 23   |//     All caps
                            17521 ; 24   |//     Numeric identifiers start at 0
                            17522 ; 25   |#if !(defined(regstbinc))
                            17523 ; 26   |#define regstbinc 1
                            17524 ; 27   |
                            17525 ; 28   |#include "types.h"
                            17526 
                            17528 
                            17529 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17530 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17531 ; 3    |//
                            17532 ; 4    |// Filename: types.h
                            17533 ; 5    |// Description: Standard data types
                            17534 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17535 ; 7    |
                            17536 ; 8    |#ifndef _TYPES_H
                            17537 ; 9    |#define _TYPES_H
                            17538 ; 10   |
                            17539 ; 11   |// TODO:  move this outta here!
                            17540 ; 12   |#if !defined(NOERROR)
                            17541 ; 13   |#define NOERROR 0
                            17542 ; 14   |#define SUCCESS 0
                            17543 ; 15   |#endif 
                            17544 ; 16   |#if !defined(SUCCESS)
                            17545 ; 17   |#define SUCCESS  0
                            17546 ; 18   |#endif
                            17547 ; 19   |#if !defined(ERROR)
                            17548 ; 20   |#define ERROR   -1
                            17549 ; 21   |#endif
                            17550 ; 22   |#if !defined(FALSE)
                            17551 ; 23   |#define FALSE 0
                            17552 ; 24   |#endif
                            17553 ; 25   |#if !defined(TRUE)
                            17554 ; 26   |#define TRUE  1
                            17555 ; 27   |#endif
                            17556 ; 28   |
                            17557 ; 29   |#if !defined(NULL)
                            17558 ; 30   |#define NULL 0
                            17559 ; 31   |#endif
                            17560 ; 32   |
                            17561 ; 33   |#define MAX_INT     0x7FFFFF
                            17562 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17563 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17564 ; 36   |#define MAX_ULONG   (-1) 
                            17565 ; 37   |
                            17566 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17567 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17568 ; 40   |
                            17569 ; 41   |
                            17570 ; 42   |#define BYTE    unsigned char       // btVarName
                            17571 ; 43   |#define CHAR    signed char         // cVarName
                            17572 ; 44   |#define USHORT  unsigned short      // usVarName
                            17573 ; 45   |#define SHORT   unsigned short      // sVarName
                            17574 ; 46   |#define WORD    unsigned int        // wVarName
                            17575 ; 47   |#define INT     signed int          // iVarName
                            17576 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17577 ; 49   |#define LONG    signed long         // lVarName
                            17578 ; 50   |#define BOOL    unsigned int        // bVarName
                            17579 ; 51   |#define FRACT   _fract              // frVarName
                            17580 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17581 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17582 ; 54   |#define FLOAT   float               // fVarName
                            17583 ; 55   |#define DBL     double              // dVarName
                            17584 ; 56   |#define ENUM    enum                // eVarName
                            17585 ; 57   |#define CMX     _complex            // cmxVarName
                            17586 ; 58   |typedef WORD UCS3;                   // 
                            17587 ; 59   |
                            17588 ; 60   |#define UINT16  unsigned short
                            17589 ; 61   |#define UINT8   unsigned char   
                            17590 ; 62   |#define UINT32  unsigned long
                            17591 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17592 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            17593 ; 65   |#define WCHAR   UINT16
                            17594 ; 66   |
                            17595 ; 67   |//UINT128 is 16 bytes or 6 words
                            17596 ; 68   |typedef struct UINT128_3500 {   
                            17597 ; 69   |    int val[6];     
                            17598 ; 70   |} UINT128_3500;
                            17599 ; 71   |
                            17600 ; 72   |#define UINT128   UINT128_3500
                            17601 ; 73   |
                            17602 ; 74   |// Little endian word packed byte strings:   
                            17603 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17604 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17605 ; 77   |// Little endian word packed byte strings:   
                            17606 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17607 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17608 ; 80   |
                            17609 ; 81   |// Declare Memory Spaces To Use When Coding
                            17610 ; 82   |// A. Sector Buffers
                            17611 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17612 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17613 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17614 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17615 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17616 ; 88   |// B. Media DDI Memory
                            17617 ; 89   |#define MEDIA_DDI_MEM _Y
                            17618 ; 90   |
                            17619 ; 91   |
                            17620 ; 92   |
                            17621 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17622 ; 94   |// Examples of circular pointers:
                            17623 ; 95   |//    INT CIRC cpiVarName
                            17624 ; 96   |//    DWORD CIRC cpdwVarName
                            17625 ; 97   |
                            17626 ; 98   |#define RETCODE INT                 // rcVarName
                            17627 ; 99   |
                            17628 ; 100  |// generic bitfield structure
                            17629 ; 101  |struct Bitfield {
                            17630 ; 102  |    unsigned int B0  :1;
                            17631 ; 103  |    unsigned int B1  :1;
                            17632 ; 104  |    unsigned int B2  :1;
                            17633 ; 105  |    unsigned int B3  :1;
                            17634 ; 106  |    unsigned int B4  :1;
                            17635 ; 107  |    unsigned int B5  :1;
                            17636 ; 108  |    unsigned int B6  :1;
                            17637 ; 109  |    unsigned int B7  :1;
                            17638 ; 110  |    unsigned int B8  :1;
                            17639 ; 111  |    unsigned int B9  :1;
                            17640 ; 112  |    unsigned int B10 :1;
                            17641 ; 113  |    unsigned int B11 :1;
                            17642 ; 114  |    unsigned int B12 :1;
                            17643 ; 115  |    unsigned int B13 :1;
                            17644 ; 116  |    unsigned int B14 :1;
                            17645 ; 117  |    unsigned int B15 :1;
                            17646 ; 118  |    unsigned int B16 :1;
                            17647 ; 119  |    unsigned int B17 :1;
                            17648 ; 120  |    unsigned int B18 :1;
                            17649 ; 121  |    unsigned int B19 :1;
                            17650 ; 122  |    unsigned int B20 :1;
                            17651 ; 123  |    unsigned int B21 :1;
                            17652 ; 124  |    unsigned int B22 :1;
                            17653 ; 125  |    unsigned int B23 :1;
                            17654 ; 126  |};
                            17655 ; 127  |
                            17656 ; 128  |union BitInt {
                            17657 ; 129  |        struct Bitfield B;
                            17658 ; 130  |        int        I;
                            17659 ; 131  |};
                            17660 ; 132  |
                            17661 ; 133  |#define MAX_MSG_LENGTH 10
                            17662 ; 134  |struct CMessage
                            17663 ; 135  |{
                            17664 ; 136  |        unsigned int m_uLength;
                            17665 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17666 ; 138  |};
                            17667 ; 139  |
                            17668 ; 140  |typedef struct {
                            17669 ; 141  |    WORD m_wLength;
                            17670 ; 142  |    WORD m_wMessage;
                            17671 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17672 ; 144  |} Message;
                            17673 ; 145  |
                            17674 ; 146  |struct MessageQueueDescriptor
                            17675 ; 147  |{
                            17676 ; 148  |        int *m_pBase;
                            17677 ; 149  |        int m_iModulo;
                            17678 ; 150  |        int m_iSize;
                            17679 ; 151  |        int *m_pHead;
                            17680 ; 152  |        int *m_pTail;
                            17681 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17682 ; 154  |
                            17683 ; 155  |struct ModuleEntry
                            17684 ; 156  |{
                            17685 ; 157  |    int m_iSignaledEventMask;
                            17686 ; 158  |    int m_iWaitEventMask;
                            17687 ; 159  |    int m_iResourceOfCode;
                            17688 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17689 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            17690 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17691 ; 163  |    int m_uTimeOutHigh;
                            17692 ; 164  |    int m_uTimeOutLow;
                            17693 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17694 ; 166  |};
                            17695 ; 167  |
                            17696 ; 168  |union WaitMask{
                            17697 ; 169  |    struct B{
                            17698 ; 170  |        unsigned int m_bNone     :1;
                            17699 ; 171  |        unsigned int m_bMessage  :1;
                            17700 ; 172  |        unsigned int m_bTimer    :1;
                            17701 ; 173  |        unsigned int m_bButton   :1;
                            17702 ; 174  |    } B;
                            17703 ; 175  |    int I;
                            17704 ; 176  |} ;
                            17705 ; 177  |
                            17706 ; 178  |
                            17707 ; 179  |struct Button {
                            17708 ; 180  |        WORD wButtonEvent;
                            17709 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17710 ; 182  |};
                            17711 ; 183  |
                            17712 ; 184  |struct Message {
                            17713 ; 185  |        WORD wMsgLength;
                            17714 ; 186  |        WORD wMsgCommand;
                            17715 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17716 ; 188  |};
                            17717 ; 189  |
                            17718 ; 190  |union EventTypes {
                            17719 ; 191  |        struct CMessage msg;
                            17720 ; 192  |        struct Button Button ;
                            17721 ; 193  |        struct Message Message;
                            17722 ; 194  |};
                            17723 ; 195  |
                            17724 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17725 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17726 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17727 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17728 ; 200  |
                            17729 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17730 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17731 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17732 ; 204  |
                            17733 ; 205  |#if DEBUG
                            17734 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17735 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17736 ; 208  |#else 
                            17737 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            17738 ; 210  |#define DebugBuildAssert(x)    
                            17739 ; 211  |#endif
                            17740 ; 212  |
                            17741 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17742 ; 214  |//  #pragma asm
                            17743 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17744 ; 216  |//  #pragma endasm
                            17745 ; 217  |
                            17746 ; 218  |
                            17747 ; 219  |#ifdef COLOR_262K
                            17748 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            17749 ; 221  |#elif defined(COLOR_65K)
                            17750 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            17751 ; 223  |#else
                            17752 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            17753 ; 225  |#endif
                            17754 ; 226  |    
                            17755 ; 227  |#endif // #ifndef _TYPES_H
                            17756 
                            17758 
                            17759 ; 29   |
                            17760 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17761 ; 31   |
                            17762 ; 32   |//   Trace Buffer STMP Registers 
                            17763 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17764 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17765 ; 35   |
                            17766 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17767 ; 37   |
                            17768 ; 38   |
                            17769 ; 39   |
                            17770 ; 40   |
                            17771 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17772 ; 42   |
                            17773 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17774 ; 44   |
                            17775 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17776 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17777 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17778 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17779 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17780 ; 50   |
                            17781 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17782 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17783 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            17784 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17785 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17786 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17787 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17788 ; 58   |
                            17789 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_ENABLE_BITPOS) 
                            17790 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS) 
                            17791 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17792 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_BITPOS) 
                            17793 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_EVENT_BITPOS) 
                            17794 ; 64   |
                            17795 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            17796 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17797 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17798 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17799 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17800 ; 70   |
                            17801 ; 71   |typedef union               
                            17802 ; 72   |{
                            17803 ; 73   |    struct {
                            17804 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17805 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17806 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17807 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17808 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17809 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17810 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17811 ; 81   |    } B;
                            17812 ; 82   |    int I;
                            17813 ; 83   |    unsigned int U;
                            17814 ; 84   |} tb_cfg_type;
                            17815 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer Configuration Register */
                            17816 ; 86   |
                            17817 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17818 ; 88   |
                            17819 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17820 ; 90   |
                            17821 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17822 ; 92   |
                            17823 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17824 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17825 ; 95   |
                            17826 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BITPOS) 
                            17827 ; 97   |
                            17828 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17829 ; 99   |
                            17830 ; 100  |typedef union               
                            17831 ; 101  |{
                            17832 ; 102  |    struct {
                            17833 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17834 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17835 ; 105  |    } B;
                            17836 ; 106  |    int I;
                            17837 ; 107  |    unsigned int U;
                            17838 ; 108  |} tb_bar_type;
                            17839 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer Base Address Register */
                            17840 ; 110  |
                            17841 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17842 ; 112  |
                            17843 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17844 ; 114  |
                            17845 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17846 ; 116  |
                            17847 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17848 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17849 ; 119  |
                            17850 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BITPOS) 
                            17851 ; 121  |
                            17852 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17853 ; 123  |
                            17854 ; 124  |typedef union               
                            17855 ; 125  |{
                            17856 ; 126  |    struct {
                            17857 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17858 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17859 ; 129  |    } B;
                            17860 ; 130  |    int I;
                            17861 ; 131  |    unsigned int U;
                            17862 ; 132  |} tb_mod_type;
                            17863 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer Modulus Register */
                            17864 ; 134  |
                            17865 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            17866 ; 136  |
                            17867 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            17868 ; 138  |
                            17869 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            17870 ; 140  |
                            17871 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            17872 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            17873 ; 143  |
                            17874 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            17875 ; 145  |
                            17876 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            17877 ; 147  |
                            17878 ; 148  |typedef union               
                            17879 ; 149  |{
                            17880 ; 150  |    struct {
                            17881 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            17882 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            17883 ; 153  |    } B;
                            17884 ; 154  |    int I;
                            17885 ; 155  |    unsigned int U;
                            17886 ; 156  |} tb_cir_type;
                            17887 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer Current Index Register */
                            17888 ; 158  |
                            17889 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            17890 ; 160  |
                            17891 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            17892 ; 162  |
                            17893 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            17894 ; 164  |
                            17895 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            17896 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            17897 ; 167  |
                            17898 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            17899 ; 169  |
                            17900 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            17901 ; 171  |
                            17902 ; 172  |typedef union               
                            17903 ; 173  |{
                            17904 ; 174  |    struct {
                            17905 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            17906 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            17907 ; 177  |    } B;
                            17908 ; 178  |    int I;
                            17909 ; 179  |    unsigned int U;
                            17910 ; 180  |} tb_obc_type;
                            17911 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer one byte code Register */
                            17912 ; 182  |
                            17913 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            17914 ; 184  |
                            17915 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            17916 ; 186  |
                            17917 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            17918 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            17919 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            17920 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            17921 ; 191  |
                            17922 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            17923 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            17924 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            17925 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            17926 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            17927 ; 197  |
                            17928 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STYLE_BITPOS) 
                            17929 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLASS_BITPOS) 
                            17930 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLASS_BITPOS) 
                            17931 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS) 
                            17932 ; 202  |
                            17933 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17934 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            17935 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            17936 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            17937 ; 207  |
                            17938 ; 208  |typedef union               
                            17939 ; 209  |{
                            17940 ; 210  |    struct {
                            17941 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            17942 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            17943 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            17944 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            17945 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            17946 ; 216  |    } B;
                            17947 ; 217  |    int I;
                            17948 ; 218  |    unsigned int U;
                            17949 ; 219  |} tb_tcs_type;
                            17950 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffer Trigger Command Register */
                            17951 ; 221  |
                            17952 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            17953 ; 223  |
                            17954 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            17955 ; 225  |
                            17956 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            17957 ; 227  |
                            17958 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            17959 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            17960 ; 230  |
                            17961 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH_ADDR_BITPOS) 
                            17962 ; 232  |
                            17963 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            17964 ; 234  |
                            17965 ; 235  |typedef union               
                            17966 ; 236  |{
                            17967 ; 237  |    struct {
                            17968 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            17969 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            17970 ; 240  |    } B;
                            17971 ; 241  |    int I;
                            17972 ; 242  |    unsigned int U;
                            17973 ; 243  |} tb_tvr_type;
                            17974 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffer Trigger Value Register */
                            17975 ; 245  |
                            17976 ; 246  |
                            17977 ; 247  |
                            17978 ; 248  |#endif
                            17979 ; 249  |
                            17980 ; 250  |
                            17981 ; 251  |
                            17982 ; 252  |
                            17983 ; 253  |
                            17984 ; 254  |
                            17985 ; 255  |
                            17986 ; 256  |
                            17987 ; 257  |
                            17988 ; 258  |
                            17989 ; 259  |
                            17990 ; 260  |
                            17991 ; 261  |
                            17992 ; 262  |
                            17993 ; 263  |
                            17994 ; 264  |
                            17995 ; 265  |
                            17996 
                            17998 
                            17999 ; 35   |#include "regstimer.h"
                            18000 
                            18002 
                            18003 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18004 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            18005 ; 3    |// Filename: regstimer.inc
                            18006 ; 4    |// Description: Register definitions for  Timers interface
                            18007 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            18008 ; 6    |// The following naming conventions are followed in this file.
                            18009 ; 7    |// All registers are named using the format...
                            18010 ; 8    |//     HW_<module>_<regname>
                            18011 ; 9    |// where <module> is the module name which can be any of the following...
                            18012 ; 10   |//     USB20
                            18013 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            18014 ; 12   |// module name includes a number starting from 0 for the first instance of
                            18015 ; 13   |// that module)
                            18016 ; 14   |// <regname> is the specific register within that module
                            18017 ; 15   |// We also define the following...
                            18018 ; 16   |//     HW_<module>_<regname>_BITPOS
                            18019 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18020 ; 18   |//     HW_<module>_<regname>_SETMASK
                            18021 ; 19   |// which does something else, and
                            18022 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            18023 ; 21   |// which does something else.
                            18024 ; 22   |// Other rules
                            18025 ; 23   |//     All caps
                            18026 ; 24   |//     Numeric identifiers start at 0
                            18027 ; 25   |#if !(defined(regstimerinc))
                            18028 ; 26   |#define regstimerinc 1
                            18029 ; 27   |
                            18030 ; 28   |#include "types.h"
                            18031 
                            18033 
                            18034 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18035 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18036 ; 3    |//
                            18037 ; 4    |// Filename: types.h
                            18038 ; 5    |// Description: Standard data types
                            18039 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18040 ; 7    |
                            18041 ; 8    |#ifndef _TYPES_H
                            18042 ; 9    |#define _TYPES_H
                            18043 ; 10   |
                            18044 ; 11   |// TODO:  move this outta here!
                            18045 ; 12   |#if !defined(NOERROR)
                            18046 ; 13   |#define NOERROR 0
                            18047 ; 14   |#define SUCCESS 0
                            18048 ; 15   |#endif 
                            18049 ; 16   |#if !defined(SUCCESS)
                            18050 ; 17   |#define SUCCESS  0
                            18051 ; 18   |#endif
                            18052 ; 19   |#if !defined(ERROR)
                            18053 ; 20   |#define ERROR   -1
                            18054 ; 21   |#endif
                            18055 ; 22   |#if !defined(FALSE)
                            18056 ; 23   |#define FALSE 0
                            18057 ; 24   |#endif
                            18058 ; 25   |#if !defined(TRUE)
                            18059 ; 26   |#define TRUE  1
                            18060 ; 27   |#endif
                            18061 ; 28   |
                            18062 ; 29   |#if !defined(NULL)
                            18063 ; 30   |#define NULL 0
                            18064 ; 31   |#endif
                            18065 ; 32   |
                            18066 ; 33   |#define MAX_INT     0x7FFFFF
                            18067 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18068 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18069 ; 36   |#define MAX_ULONG   (-1) 
                            18070 ; 37   |
                            18071 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18072 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18073 ; 40   |
                            18074 ; 41   |
                            18075 ; 42   |#define BYTE    unsigned char       // btVarName
                            18076 ; 43   |#define CHAR    signed char         // cVarName
                            18077 ; 44   |#define USHORT  unsigned short      // usVarName
                            18078 ; 45   |#define SHORT   unsigned short      // sVarName
                            18079 ; 46   |#define WORD    unsigned int        // wVarName
                            18080 ; 47   |#define INT     signed int          // iVarName
                            18081 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18082 ; 49   |#define LONG    signed long         // lVarName
                            18083 ; 50   |#define BOOL    unsigned int        // bVarName
                            18084 ; 51   |#define FRACT   _fract              // frVarName
                            18085 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18086 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18087 ; 54   |#define FLOAT   float               // fVarName
                            18088 ; 55   |#define DBL     double              // dVarName
                            18089 ; 56   |#define ENUM    enum                // eVarName
                            18090 ; 57   |#define CMX     _complex            // cmxVarName
                            18091 ; 58   |typedef WORD UCS3;                   // 
                            18092 ; 59   |
                            18093 ; 60   |#define UINT16  unsigned short
                            18094 ; 61   |#define UINT8   unsigned char   
                            18095 ; 62   |#define UINT32  unsigned long
                            18096 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18097 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18098 ; 65   |#define WCHAR   UINT16
                            18099 ; 66   |
                            18100 ; 67   |//UINT128 is 16 bytes or 6 words
                            18101 ; 68   |typedef struct UINT128_3500 {   
                            18102 ; 69   |    int val[6];     
                            18103 ; 70   |} UINT128_3500;
                            18104 ; 71   |
                            18105 ; 72   |#define UINT128   UINT128_3500
                            18106 ; 73   |
                            18107 ; 74   |// Little endian word packed byte strings:   
                            18108 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18109 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18110 ; 77   |// Little endian word packed byte strings:   
                            18111 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18112 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18113 ; 80   |
                            18114 ; 81   |// Declare Memory Spaces To Use When Coding
                            18115 ; 82   |// A. Sector Buffers
                            18116 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18117 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18118 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18119 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18120 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18121 ; 88   |// B. Media DDI Memory
                            18122 ; 89   |#define MEDIA_DDI_MEM _Y
                            18123 ; 90   |
                            18124 ; 91   |
                            18125 ; 92   |
                            18126 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18127 ; 94   |// Examples of circular pointers:
                            18128 ; 95   |//    INT CIRC cpiVarName
                            18129 ; 96   |//    DWORD CIRC cpdwVarName
                            18130 ; 97   |
                            18131 ; 98   |#define RETCODE INT                 // rcVarName
                            18132 ; 99   |
                            18133 ; 100  |// generic bitfield structure
                            18134 ; 101  |struct Bitfield {
                            18135 ; 102  |    unsigned int B0  :1;
                            18136 ; 103  |    unsigned int B1  :1;
                            18137 ; 104  |    unsigned int B2  :1;
                            18138 ; 105  |    unsigned int B3  :1;
                            18139 ; 106  |    unsigned int B4  :1;
                            18140 ; 107  |    unsigned int B5  :1;
                            18141 ; 108  |    unsigned int B6  :1;
                            18142 ; 109  |    unsigned int B7  :1;
                            18143 ; 110  |    unsigned int B8  :1;
                            18144 ; 111  |    unsigned int B9  :1;
                            18145 ; 112  |    unsigned int B10 :1;
                            18146 ; 113  |    unsigned int B11 :1;
                            18147 ; 114  |    unsigned int B12 :1;
                            18148 ; 115  |    unsigned int B13 :1;
                            18149 ; 116  |    unsigned int B14 :1;
                            18150 ; 117  |    unsigned int B15 :1;
                            18151 ; 118  |    unsigned int B16 :1;
                            18152 ; 119  |    unsigned int B17 :1;
                            18153 ; 120  |    unsigned int B18 :1;
                            18154 ; 121  |    unsigned int B19 :1;
                            18155 ; 122  |    unsigned int B20 :1;
                            18156 ; 123  |    unsigned int B21 :1;
                            18157 ; 124  |    unsigned int B22 :1;
                            18158 ; 125  |    unsigned int B23 :1;
                            18159 ; 126  |};
                            18160 ; 127  |
                            18161 ; 128  |union BitInt {
                            18162 ; 129  |        struct Bitfield B;
                            18163 ; 130  |        int        I;
                            18164 ; 131  |};
                            18165 ; 132  |
                            18166 ; 133  |#define MAX_MSG_LENGTH 10
                            18167 ; 134  |struct CMessage
                            18168 ; 135  |{
                            18169 ; 136  |        unsigned int m_uLength;
                            18170 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18171 ; 138  |};
                            18172 ; 139  |
                            18173 ; 140  |typedef struct {
                            18174 ; 141  |    WORD m_wLength;
                            18175 ; 142  |    WORD m_wMessage;
                            18176 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18177 ; 144  |} Message;
                            18178 ; 145  |
                            18179 ; 146  |struct MessageQueueDescriptor
                            18180 ; 147  |{
                            18181 ; 148  |        int *m_pBase;
                            18182 ; 149  |        int m_iModulo;
                            18183 ; 150  |        int m_iSize;
                            18184 ; 151  |        int *m_pHead;
                            18185 ; 152  |        int *m_pTail;
                            18186 ; 153  |};
                            18187 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18188 ; 155  |struct ModuleEntry
                            18189 ; 156  |{
                            18190 ; 157  |    int m_iSignaledEventMask;
                            18191 ; 158  |    int m_iWaitEventMask;
                            18192 ; 159  |    int m_iResourceOfCode;
                            18193 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18194 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            18195 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18196 ; 163  |    int m_uTimeOutHigh;
                            18197 ; 164  |    int m_uTimeOutLow;
                            18198 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18199 ; 166  |};
                            18200 ; 167  |
                            18201 ; 168  |union WaitMask{
                            18202 ; 169  |    struct B{
                            18203 ; 170  |        unsigned int m_bNone     :1;
                            18204 ; 171  |        unsigned int m_bMessage  :1;
                            18205 ; 172  |        unsigned int m_bTimer    :1;
                            18206 ; 173  |        unsigned int m_bButton   :1;
                            18207 ; 174  |    } B;
                            18208 ; 175  |    int I;
                            18209 ; 176  |} ;
                            18210 ; 177  |
                            18211 ; 178  |
                            18212 ; 179  |struct Button {
                            18213 ; 180  |        WORD wButtonEvent;
                            18214 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18215 ; 182  |};
                            18216 ; 183  |
                            18217 ; 184  |struct Message {
                            18218 ; 185  |        WORD wMsgLength;
                            18219 ; 186  |        WORD wMsgCommand;
                            18220 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18221 ; 188  |};
                            18222 ; 189  |
                            18223 ; 190  |union EventTypes {
                            18224 ; 191  |        struct CMessage msg;
                            18225 ; 192  |        struct Button Button ;
                            18226 ; 193  |        struct Message Message;
                            18227 ; 194  |};
                            18228 ; 195  |
                            18229 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18230 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18231 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18232 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18233 ; 200  |
                            18234 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18235 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18236 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18237 ; 204  |
                            18238 ; 205  |#if DEBUG
                            18239 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18240 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18241 ; 208  |#else 
                            18242 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            18243 ; 210  |#define DebugBuildAssert(x)    
                            18244 ; 211  |#endif
                            18245 ; 212  |
                            18246 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18247 ; 214  |//  #pragma asm
                            18248 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18249 ; 216  |//  #pragma endasm
                            18250 ; 217  |
                            18251 ; 218  |
                            18252 ; 219  |#ifdef COLOR_262K
                            18253 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            18254 ; 221  |#elif defined(COLOR_65K)
                            18255 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            18256 ; 223  |#else
                            18257 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            18258 ; 225  |#endif
                            18259 ; 226  |    
                            18260 ; 227  |#endif // #ifndef _TYPES_H
                            18261 
                            18263 
                            18264 ; 29   |
                            18265 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18266 ; 31   |//   TIMER STMP Registers 
                            18267 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18268 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            18269 ; 34   |
                            18270 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            18271 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            18272 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            18273 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            18274 ; 39   |
                            18275 ; 40   |#define HW_TIMER_NUMBER_0 0
                            18276 ; 41   |#define HW_TIMER_NUMBER_1 1
                            18277 ; 42   |#define HW_TIMER_NUMBER_2 2
                            18278 ; 43   |#define HW_TIMER_NUMBER_3 3
                            18279 ; 44   |
                            18280 ; 45   |#define HW_TMRCSR 0
                            18281 ; 46   |#define HW_TMRCNTR 1
                            18282 ; 47   |
                            18283 ; 48   |
                            18284 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            18285 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            18286 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            18287 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            18288 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            18289 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            18290 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            18291 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            18292 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            18293 ; 58   |
                            18294 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            18295 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            18296 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            18297 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            18298 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            18299 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            18300 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            18301 ; 66   |
                            18302 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CSR_TIMER_ENABLE_BITPOS)
                            18303 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CSR_TIMER_INT_EN_BITPOS)
                            18304 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BITPOS)
                            18305 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0CSR_TIMER_CONTROL_BITPOS)
                            18306 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CSR_TIMER_STATUS_BITPOS)
                            18307 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TIMER_MODE_BITPOS)
                            18308 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS)
                            18309 ; 74   |
                            18310 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            18311 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            18312 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            18313 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            18314 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            18315 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            18316 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            18317 ; 82   |
                            18318 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            18319 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            18320 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            18321 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            18322 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            18323 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            18324 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            18325 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            18326 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            18327 ; 92   |
                            18328 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            18329 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            18330 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            18331 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            18332 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            18333 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            18334 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            18335 ; 100  |
                            18336 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CSR_TIMER_ENABLE_BITPOS)
                            18337 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CSR_TIMER_INT_EN_BITPOS)
                            18338 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BITPOS)
                            18339 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1CSR_TIMER_CONTROL_BITPOS)
                            18340 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CSR_TIMER_STATUS_BITPOS)
                            18341 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TIMER_MODE_BITPOS)
                            18342 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS)
                            18343 ; 108  |
                            18344 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            18345 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            18346 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            18347 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            18348 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            18349 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            18350 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            18351 ; 116  |
                            18352 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            18353 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            18354 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            18355 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            18356 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            18357 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            18358 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            18359 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            18360 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            18361 ; 126  |
                            18362 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            18363 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            18364 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            18365 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            18366 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            18367 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            18368 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            18369 ; 134  |
                            18370 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CSR_TIMER_ENABLE_BITPOS)
                            18371 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CSR_TIMER_INT_EN_BITPOS)
                            18372 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BITPOS)
                            18373 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2CSR_TIMER_CONTROL_BITPOS)
                            18374 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CSR_TIMER_STATUS_BITPOS)
                            18375 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TIMER_MODE_BITPOS)
                            18376 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS)
                            18377 ; 142  |
                            18378 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            18379 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            18380 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            18381 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            18382 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            18383 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            18384 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            18385 ; 150  |
                            18386 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            18387 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            18388 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            18389 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            18390 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            18391 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            18392 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            18393 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            18394 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            18395 ; 160  |
                            18396 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            18397 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            18398 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            18399 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            18400 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            18401 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            18402 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            18403 ; 168  |
                            18404 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CSR_TIMER_ENABLE_BITPOS)
                            18405 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CSR_TIMER_INT_EN_BITPOS)
                            18406 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BITPOS)
                            18407 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3CSR_TIMER_CONTROL_BITPOS)
                            18408 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CSR_TIMER_STATUS_BITPOS)
                            18409 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TIMER_MODE_BITPOS)
                            18410 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS)
                            18411 ; 176  |
                            18412 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            18413 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            18414 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            18415 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            18416 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            18417 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            18418 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            18419 ; 184  |
                            18420 ; 185  |typedef union               
                            18421 ; 186  |{
                            18422 ; 187  |    struct {
                            18423 ; 188  |       int TIMER_ENABLE              :1;
                            18424 ; 189  |       int TIMER_INT_EN              :1;
                            18425 ; 190  |       int INVERT                    :1;
                            18426 ; 191  |       int TIMER_CONTROL             :3;
                            18427 ; 192  |       int RSVD0                     :1;
                            18428 ; 193  |       int TIMER_STATUS              :1;
                            18429 ; 194  |       int TIMER_MODE                :2;
                            18430 ; 195  |       int RSVD1                     :13;
                            18431 ; 196  |       int CLKGT                     :1;
                            18432 ; 197  |    } B;
                            18433 ; 198  |    int I;
                            18434 ; 199  |} timercsr_type;
                            18435 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /* Timer0 Control Status Register */
                            18436 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /* Timer1 Control Status Register */
                            18437 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /* Timer2 Control Status Register */
                            18438 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /* Timer3 Control Status Register */
                            18439 ; 204  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18440 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            18441 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            18442 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            18443 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            18444 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BITPOS)
                            18445 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            18446 ; 211  |
                            18447 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            18448 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            18449 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            18450 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            18451 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BITPOS)
                            18452 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            18453 ; 218  |
                            18454 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            18455 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            18456 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            18457 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            18458 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BITPOS)
                            18459 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            18460 ; 225  |
                            18461 ; 226  |typedef union               
                            18462 ; 227  |{
                            18463 ; 228  |    struct {
                            18464 ; 229  |       int COUNT                    :24;
                            18465 ; 230  |    } B;
                            18466 ; 231  |    int I;
                            18467 ; 232  |} tmrcntr_type;
                            18468 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /* Timer0 Count Register */
                            18469 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /* Timer1 Count Register */
                            18470 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /* Timer2 Count Register */
                            18471 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /* Timer3 Count Register */
                            18472 ; 237  |
                            18473 ; 238  |
                            18474 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *******************************
                            18475 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code without needing 
                            18476 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            18477 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            18478 ; 243  |
                            18479 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            18480 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            18481 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            18482 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            18483 ; 248  |
                            18484 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            18485 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            18486 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            18487 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            18488 ; 253  |
                            18489 ; 254  |// Timer enable
                            18490 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            18491 ; 256  |// Timer clock gating control
                            18492 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            18493 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            18494 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            18495 ; 260  |#endif
                            18496 ; 261  |
                            18497 ; 262  |
                            18498 ; 263  |
                            18499 ; 264  |
                            18500 
                            18502 
                            18503 ; 36   |#include "regsusb20.h"
                            18504 
                            18506 
                            18507 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18508 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            18509 ; 3    |//;  File        : regsusb20ip.inc
                            18510 ; 4    |//;  Description : USB20 IP Register definition
                            18511 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18512 ; 6    |
                            18513 ; 7    |// The following naming conventions are followed in this file.
                            18514 ; 8    |// All registers are named using the format...
                            18515 ; 9    |//     HW_<module>_<regname>
                            18516 ; 10   |// where <module> is the module name which can be any of the following...
                            18517 ; 11   |//     USB20
                            18518 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            18519 ; 13   |// module name includes a number starting from 0 for the first instance of
                            18520 ; 14   |// that module)
                            18521 ; 15   |// <regname> is the specific register within that module
                            18522 ; 16   |// We also define the following...
                            18523 ; 17   |//     HW_<module>_<regname>_BITPOS
                            18524 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            18525 ; 19   |//     HW_<module>_<regname>_SETMASK
                            18526 ; 20   |// which does something else, and
                            18527 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            18528 ; 22   |// which does something else.
                            18529 ; 23   |// Other rules
                            18530 ; 24   |//     All caps
                            18531 ; 25   |//     Numeric identifiers start at 0
                            18532 ; 26   |
                            18533 ; 27   |#if !(defined(regsusb20inc))
                            18534 ; 28   |#define regsusb20inc 1
                            18535 ; 29   |
                            18536 ; 30   |#include "types.h"
                            18537 
                            18539 
                            18540 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18541 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18542 ; 3    |//
                            18543 ; 4    |// Filename: types.h
                            18544 ; 5    |// Description: Standard data types
                            18545 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18546 ; 7    |
                            18547 ; 8    |#ifndef _TYPES_H
                            18548 ; 9    |#define _TYPES_H
                            18549 ; 10   |
                            18550 ; 11   |// TODO:  move this outta here!
                            18551 ; 12   |#if !defined(NOERROR)
                            18552 ; 13   |#define NOERROR 0
                            18553 ; 14   |#define SUCCESS 0
                            18554 ; 15   |#endif 
                            18555 ; 16   |#if !defined(SUCCESS)
                            18556 ; 17   |#define SUCCESS  0
                            18557 ; 18   |#endif
                            18558 ; 19   |#if !defined(ERROR)
                            18559 ; 20   |#define ERROR   -1
                            18560 ; 21   |#endif
                            18561 ; 22   |#if !defined(FALSE)
                            18562 ; 23   |#define FALSE 0
                            18563 ; 24   |#endif
                            18564 ; 25   |#if !defined(TRUE)
                            18565 ; 26   |#define TRUE  1
                            18566 ; 27   |#endif
                            18567 ; 28   |
                            18568 ; 29   |#if !defined(NULL)
                            18569 ; 30   |#define NULL 0
                            18570 ; 31   |#endif
                            18571 ; 32   |
                            18572 ; 33   |#define MAX_INT     0x7FFFFF
                            18573 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18574 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18575 ; 36   |#define MAX_ULONG   (-1) 
                            18576 ; 37   |
                            18577 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18578 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18579 ; 40   |
                            18580 ; 41   |
                            18581 ; 42   |#define BYTE    unsigned char       // btVarName
                            18582 ; 43   |#define CHAR    signed char         // cVarName
                            18583 ; 44   |#define USHORT  unsigned short      // usVarName
                            18584 ; 45   |#define SHORT   unsigned short      // sVarName
                            18585 ; 46   |#define WORD    unsigned int        // wVarName
                            18586 ; 47   |#define INT     signed int          // iVarName
                            18587 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18588 ; 49   |#define LONG    signed long         // lVarName
                            18589 ; 50   |#define BOOL    unsigned int        // bVarName
                            18590 ; 51   |#define FRACT   _fract              // frVarName
                            18591 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18592 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18593 ; 54   |#define FLOAT   float               // fVarName
                            18594 ; 55   |#define DBL     double              // dVarName
                            18595 ; 56   |#define ENUM    enum                // eVarName
                            18596 ; 57   |#define CMX     _complex            // cmxVarName
                            18597 ; 58   |typedef WORD UCS3;                   // 
                            18598 ; 59   |
                            18599 ; 60   |#define UINT16  unsigned short
                            18600 ; 61   |#define UINT8   unsigned char   
                            18601 ; 62   |#define UINT32  unsigned long
                            18602 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18603 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            18604 ; 65   |#define WCHAR   UINT16
                            18605 ; 66   |
                            18606 ; 67   |//UINT128 is 16 bytes or 6 words
                            18607 ; 68   |typedef struct UINT128_3500 {   
                            18608 ; 69   |    int val[6];     
                            18609 ; 70   |} UINT128_3500;
                            18610 ; 71   |
                            18611 ; 72   |#define UINT128   UINT128_3500
                            18612 ; 73   |
                            18613 ; 74   |// Little endian word packed byte strings:   
                            18614 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18615 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18616 ; 77   |// Little endian word packed byte strings:   
                            18617 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18618 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18619 ; 80   |
                            18620 ; 81   |// Declare Memory Spaces To Use When Coding
                            18621 ; 82   |// A. Sector Buffers
                            18622 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18623 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18624 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18625 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18626 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18627 ; 88   |// B. Media DDI Memory
                            18628 ; 89   |#define MEDIA_DDI_MEM _Y
                            18629 ; 90   |
                            18630 ; 91   |
                            18631 ; 92   |
                            18632 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18633 ; 94   |// Examples of circular pointers:
                            18634 ; 95   |//    INT CIRC cpiVarName
                            18635 ; 96   |//    DWORD CIRC cpdwVarName
                            18636 ; 97   |
                            18637 ; 98   |#define RETCODE INT                 // rcVarName
                            18638 ; 99   |
                            18639 ; 100  |// generic bitfield structure
                            18640 ; 101  |struct Bitfield {
                            18641 ; 102  |    unsigned int B0  :1;
                            18642 ; 103  |    unsigned int B1  :1;
                            18643 ; 104  |    unsigned int B2  :1;
                            18644 ; 105  |    unsigned int B3  :1;
                            18645 ; 106  |    unsigned int B4  :1;
                            18646 ; 107  |    unsigned int B5  :1;
                            18647 ; 108  |    unsigned int B6  :1;
                            18648 ; 109  |    unsigned int B7  :1;
                            18649 ; 110  |    unsigned int B8  :1;
                            18650 ; 111  |    unsigned int B9  :1;
                            18651 ; 112  |    unsigned int B10 :1;
                            18652 ; 113  |    unsigned int B11 :1;
                            18653 ; 114  |    unsigned int B12 :1;
                            18654 ; 115  |    unsigned int B13 :1;
                            18655 ; 116  |    unsigned int B14 :1;
                            18656 ; 117  |    unsigned int B15 :1;
                            18657 ; 118  |    unsigned int B16 :1;
                            18658 ; 119  |    unsigned int B17 :1;
                            18659 ; 120  |    unsigned int B18 :1;
                            18660 ; 121  |    unsigned int B19 :1;
                            18661 ; 122  |    unsigned int B20 :1;
                            18662 ; 123  |    unsigned int B21 :1;
                            18663 ; 124  |    unsigned int B22 :1;
                            18664 ; 125  |    unsigned int B23 :1;
                            18665 ; 126  |};
                            18666 ; 127  |
                            18667 ; 128  |union BitInt {
                            18668 ; 129  |        struct Bitfield B;
                            18669 ; 130  |        int        I;
                            18670 ; 131  |};
                            18671 ; 132  |
                            18672 ; 133  |#define MAX_MSG_LENGTH 10
                            18673 ; 134  |struct CMessage
                            18674 ; 135  |{
                            18675 ; 136  |        unsigned int m_uLength;
                            18676 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18677 ; 138  |};
                            18678 ; 139  |
                            18679 ; 140  |typedef struct {
                            18680 ; 141  |    WORD m_wLength;
                            18681 ; 142  |    WORD m_wMessage;
                            18682 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18683 ; 144  |} Message;
                            18684 ; 145  |
                            18685 ; 146  |struct MessageQueueDescriptor
                            18686 ; 147  |{
                            18687 ; 148  |        int *m_pBase;
                            18688 ; 149  |        int m_iModulo;
                            18689 ; 150  |        int m_iSize;
                            18690 ; 151  |        int *m_pHead;
                            18691 ; 152  |        int *m_pTail;
                            18692 ; 153  |};
                            18693 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18694 ; 155  |struct ModuleEntry
                            18695 ; 156  |{
                            18696 ; 157  |    int m_iSignaledEventMask;
                            18697 ; 158  |    int m_iWaitEventMask;
                            18698 ; 159  |    int m_iResourceOfCode;
                            18699 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18700 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            18701 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18702 ; 163  |    int m_uTimeOutHigh;
                            18703 ; 164  |    int m_uTimeOutLow;
                            18704 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18705 ; 166  |};
                            18706 ; 167  |
                            18707 ; 168  |union WaitMask{
                            18708 ; 169  |    struct B{
                            18709 ; 170  |        unsigned int m_bNone     :1;
                            18710 ; 171  |        unsigned int m_bMessage  :1;
                            18711 ; 172  |        unsigned int m_bTimer    :1;
                            18712 ; 173  |        unsigned int m_bButton   :1;
                            18713 ; 174  |    } B;
                            18714 ; 175  |    int I;
                            18715 ; 176  |} ;
                            18716 ; 177  |
                            18717 ; 178  |
                            18718 ; 179  |struct Button {
                            18719 ; 180  |        WORD wButtonEvent;
                            18720 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18721 ; 182  |};
                            18722 ; 183  |
                            18723 ; 184  |struct Message {
                            18724 ; 185  |        WORD wMsgLength;
                            18725 ; 186  |        WORD wMsgCommand;
                            18726 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18727 ; 188  |};
                            18728 ; 189  |
                            18729 ; 190  |union EventTypes {
                            18730 ; 191  |        struct CMessage msg;
                            18731 ; 192  |        struct Button Button ;
                            18732 ; 193  |        struct Message Message;
                            18733 ; 194  |};
                            18734 ; 195  |
                            18735 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18736 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18737 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18738 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18739 ; 200  |
                            18740 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18741 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18742 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18743 ; 204  |
                            18744 ; 205  |#if DEBUG
                            18745 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18746 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18747 ; 208  |#else 
                            18748 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            18749 ; 210  |#define DebugBuildAssert(x)    
                            18750 ; 211  |#endif
                            18751 ; 212  |
                            18752 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18753 ; 214  |//  #pragma asm
                            18754 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18755 ; 216  |//  #pragma endasm
                            18756 ; 217  |
                            18757 ; 218  |
                            18758 ; 219  |#ifdef COLOR_262K
                            18759 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            18760 ; 221  |#elif defined(COLOR_65K)
                            18761 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            18762 ; 223  |#else
                            18763 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            18764 ; 225  |#endif
                            18765 ; 226  |    
                            18766 ; 227  |#endif // #ifndef _TYPES_H
                            18767 
                            18769 
                            18770 ; 31   |
                            18771 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18772 ; 33   |//   USB2.0 STMP Registers 
                            18773 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18774 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18775 ; 36   |
                            18776 ; 37   |
                            18777 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18778 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18779 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18780 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18781 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18782 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18783 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18784 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18785 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18786 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18787 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18788 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18789 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18790 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18791 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18792 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18793 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18794 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18795 ; 56   |
                            18796 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18797 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18798 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18799 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18800 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18801 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18802 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18803 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18804 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18805 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18806 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18807 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            18808 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18809 ; 70   |
                            18810 ; 71   |
                            18811 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18812 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18813 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18814 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18815 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18816 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18817 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18818 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18819 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18820 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18821 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18822 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18823 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18824 ; 85   |
                            18825 ; 86   |typedef union               
                            18826 ; 87   |{
                            18827 ; 88   |    struct {
                            18828 ; 89   |        int USBEN          :1;
                            18829 ; 90   |        int WAKEUPIRQ      :1;
                            18830 ; 91   |        int WAKEUPIE       :1;
                            18831 ; 92   |        int VBUSCXIRQ      :1;
                            18832 ; 93   |        int VBUSCXIE       :1;
                            18833 ; 94   |        int VBUSDISCXIRQ   :1;
                            18834 ; 95   |        int VBUSDISCXIE    :1;
                            18835 ; 96   |        int CLKOFF         :1;
                            18836 ; 97   |        int SUSP           :1;
                            18837 ; 98   |        int SUSPF          :1;
                            18838 ; 99   |        int UTMITST        :1;
                            18839 ; 100  |        int ARCCONNECT     :1;
                            18840 ; 101  |        int PLUGGEDIN_EN   :1;
                            18841 ; 102  |        int PLUGGEDIN      :1;
                            18842 ; 103  |        int                :8;
                            18843 ; 104  |        int HOSTDISCONNECT :1;
                            18844 ; 105  |        int VBUSSENSE      :1;
                            18845 ; 106  |    } B;
                            18846 ; 107  |    int I;
                            18847 ; 108  |} usbcsr_type;
                            18848 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control / Status Register */
                            18849 ; 110  |
                            18850 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18851 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18852 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18853 ; 114  |
                            18854 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18855 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18856 ; 117  |
                            18857 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18858 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18859 ; 120  |
                            18860 ; 121  |typedef union               
                            18861 ; 122  |{
                            18862 ; 123  |    struct {
                            18863 ; 124  |        int ADD            :16;
                            18864 ; 125  |        int MEM            :2;
                            18865 ; 126  |        int                :6;
                            18866 ; 127  |    } B;
                            18867 ; 128  |    int I;
                            18868 ; 129  |} usbdmaoff_type;
                            18869 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            18870 ; 131  |
                            18871 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            18872 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            18873 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            18874 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            18875 ; 136  |
                            18876 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            18877 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            18878 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            18879 ; 140  |
                            18880 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            18881 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            18882 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            18883 ; 144  |
                            18884 ; 145  |typedef union               
                            18885 ; 146  |{
                            18886 ; 147  |    struct {
                            18887 ; 148  |        int ADD            :9;
                            18888 ; 149  |        int                :7;
                            18889 ; 150  |        int RWB            :1;
                            18890 ; 151  |        int                :14;
                            18891 ; 152  |        int KICK           :1;
                            18892 ; 153  |    } B;
                            18893 ; 154  |    int I;
                            18894 ; 155  |} usbarcaccess_type;
                            18895 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            18896 ; 157  |
                            18897 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            18898 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            18899 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            18900 ; 161  |
                            18901 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            18902 ; 163  |
                            18903 ; 164  |typedef union               
                            18904 ; 165  |{
                            18905 ; 166  |    struct {
                            18906 ; 167  |        int DATA           :16;
                            18907 ; 168  |        int                :8;
                            18908 ; 169  |    } B;
                            18909 ; 170  |    int I;
                            18910 ; 171  |} usbarcdatalow_type;
                            18911 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                            18912 ; 173  |
                            18913 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            18914 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            18915 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            18916 ; 177  |
                            18917 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            18918 ; 179  |
                            18919 ; 180  |typedef union               
                            18920 ; 181  |{
                            18921 ; 182  |    struct {
                            18922 ; 183  |        int DATA           :16;
                            18923 ; 184  |        int                :8;
                            18924 ; 185  |    } B;
                            18925 ; 186  |    int I;
                            18926 ; 187  |} usbarcdatahigh_type;
                            18927 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))    
                            18928 ; 189  |
                            18929 ; 190  |
                            18930 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18931 ; 192  |//   USB2.0 ARC Registers 
                            18932 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18933 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            18934 ; 195  |
                            18935 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            18936 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            18937 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            18938 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            18939 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            18940 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            18941 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            18942 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            18943 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            18944 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            18945 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18946 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            18947 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            18948 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            18949 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            18950 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            18951 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            18952 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            18953 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            18954 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            18955 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            18956 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            18957 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            18958 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            18959 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            18960 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            18961 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            18962 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            18963 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            18964 ; 225  |
                            18965 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            18966 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            18967 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            18968 ; 229  |
                            18969 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            18970 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            18971 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            18972 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            18973 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            18974 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            18975 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            18976 ; 237  |
                            18977 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            18978 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            18979 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            18980 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            18981 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            18982 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            18983 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            18984 ; 245  |
                            18985 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            18986 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            18987 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            18988 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            18989 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            18990 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            18991 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            18992 ; 253  |
                            18993 ; 254  |typedef union               
                            18994 ; 255  |{
                            18995 ; 256  |    struct {
                            18996 ; 257  |        int N_PORTS         :4;
                            18997 ; 258  |        int PPC             :1;
                            18998 ; 259  |        int                 :3;
                            18999 ; 260  |        int N_PCC           :4;
                            19000 ; 261  |        int N_CC            :4;
                            19001 ; 262  |        int PI              :1;
                            19002 ; 263  |        int                 :3;
                            19003 ; 264  |        int N_PTT           :4;
                            19004 ; 265  |        int N_TT            :4;
                            19005 ; 266  |        int                 :20;
                            19006 ; 267  |    } B;
                            19007 ; 268  |    DWORD I;
                            19008 ; 269  |} hcsparams_type;
                            19009 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            19010 ; 271  |
                            19011 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            19012 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            19013 ; 274  |
                            19014 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            19015 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            19016 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            19017 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            19018 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            19019 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            19020 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            19021 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            19022 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            19023 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            19024 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            19025 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            19026 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            19027 ; 288  |
                            19028 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            19029 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            19030 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            19031 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            19032 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            19033 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            19034 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            19035 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            19036 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            19037 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            19038 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            19039 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            19040 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            19041 ; 302  |
                            19042 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            19043 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            19044 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            19045 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            19046 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            19047 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            19048 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            19049 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            19050 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            19051 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            19052 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            19053 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            19054 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            19055 ; 316  |
                            19056 ; 317  |typedef union               
                            19057 ; 318  |{
                            19058 ; 319  |    struct {
                            19059 ; 320  |        int RS              :1;
                            19060 ; 321  |        int RST             :1;
                            19061 ; 322  |        int FS0             :1;
                            19062 ; 323  |        int FS1             :1;
                            19063 ; 324  |        int PSE             :1;
                            19064 ; 325  |        int ASE             :1;
                            19065 ; 326  |        int IAA             :1;
                            19066 ; 327  |        int LR              :1;
                            19067 ; 328  |        int ASP0            :1;
                            19068 ; 329  |        int ASP1            :1;
                            19069 ; 330  |        int                 :1;
                            19070 ; 331  |        int ASPE            :1;
                            19071 ; 332  |        int                 :3;
                            19072 ; 333  |        int FS2             :1;
                            19073 ; 334  |        int ITC             :8;
                            19074 ; 335  |        int                 :24;
                            19075 ; 336  |    } B;
                            19076 ; 337  |    DWORD I;
                            19077 ; 338  |} usbcmd_type;
                            19078 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            19079 ; 340  |
                            19080 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            19081 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            19082 ; 343  |
                            19083 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            19084 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            19085 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            19086 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            19087 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            19088 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            19089 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            19090 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            19091 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            19092 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            19093 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            19094 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            19095 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            19096 ; 357  |
                            19097 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            19098 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            19099 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            19100 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            19101 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            19102 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            19103 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            19104 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            19105 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            19106 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            19107 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            19108 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            19109 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            19110 ; 371  |
                            19111 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            19112 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            19113 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            19114 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            19115 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            19116 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            19117 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            19118 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            19119 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            19120 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            19121 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            19122 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            19123 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            19124 ; 385  |
                            19125 ; 386  |
                            19126 ; 387  |typedef union               
                            19127 ; 388  |{
                            19128 ; 389  |    struct {
                            19129 ; 390  |        int UI              :1;
                            19130 ; 391  |        int UEI             :1;
                            19131 ; 392  |        int PCI             :1;
                            19132 ; 393  |        int FRI             :1;
                            19133 ; 394  |        int SEI             :1;
                            19134 ; 395  |        int AAI             :1;
                            19135 ; 396  |        int URI             :1;
                            19136 ; 397  |        int STI             :1;
                            19137 ; 398  |        int SLI             :1;
                            19138 ; 399  |        int                 :3;
                            19139 ; 400  |        int HCH             :1;
                            19140 ; 401  |        int RCL             :1;
                            19141 ; 402  |        int PS              :1;
                            19142 ; 403  |        int AS              :1;
                            19143 ; 404  |        int                 :24;
                            19144 ; 405  |    } B;
                            19145 ; 406  |    DWORD I;
                            19146 ; 407  |} usbsts_type;
                            19147 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            19148 ; 409  |
                            19149 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            19150 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            19151 ; 412  |
                            19152 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            19153 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            19154 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            19155 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            19156 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            19157 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            19158 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            19159 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            19160 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            19161 ; 422  |
                            19162 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            19163 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            19164 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            19165 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            19166 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            19167 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            19168 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            19169 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            19170 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            19171 ; 432  |
                            19172 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            19173 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            19174 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            19175 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            19176 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            19177 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            19178 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            19179 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            19180 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            19181 ; 442  |
                            19182 ; 443  |
                            19183 ; 444  |typedef union               
                            19184 ; 445  |{
                            19185 ; 446  |    struct {
                            19186 ; 447  |        int UE              :1;
                            19187 ; 448  |        int UEE             :1;
                            19188 ; 449  |        int PCE             :1;
                            19189 ; 450  |        int FRE             :1;
                            19190 ; 451  |        int SEE             :1;
                            19191 ; 452  |        int AAE             :1;
                            19192 ; 453  |        int URE             :1;
                            19193 ; 454  |        int STE             :1;
                            19194 ; 455  |        int SLE             :1;
                            19195 ; 456  |        int                 :39;
                            19196 ; 457  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19197 ; 458  |    DWORD I;
                            19198 ; 459  |} usbintr_type;
                            19199 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            19200 ; 461  |
                            19201 ; 462  |
                            19202 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            19203 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            19204 ; 465  |
                            19205 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            19206 ; 467  |
                            19207 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            19208 ; 469  |
                            19209 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            19210 ; 471  |
                            19211 ; 472  |typedef union               
                            19212 ; 473  |{
                            19213 ; 474  |    struct {
                            19214 ; 475  |        int                 :25;
                            19215 ; 476  |        int ADD             :7;
                            19216 ; 477  |        int                 :16;
                            19217 ; 478  |    } B;
                            19218 ; 479  |    DWORD I;
                            19219 ; 480  |} devaddr_type;
                            19220 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            19221 ; 482  |
                            19222 ; 483  |
                            19223 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            19224 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            19225 ; 486  |
                            19226 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            19227 ; 488  |
                            19228 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            19229 ; 490  |
                            19230 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            19231 ; 492  |
                            19232 ; 493  |typedef union               
                            19233 ; 494  |{
                            19234 ; 495  |    struct {
                            19235 ; 496  |        int                 :10;
                            19236 ; 497  |        int ADD             :22;
                            19237 ; 498  |        int                 :16;
                            19238 ; 499  |    } B;
                            19239 ; 500  |    DWORD I;
                            19240 ; 501  |} endptlistaddr_type;
                            19241 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158))    
                            19242 ; 503  |
                            19243 ; 504  |
                            19244 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            19245 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            19246 ; 507  |
                            19247 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            19248 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            19249 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            19250 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            19251 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            19252 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            19253 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            19254 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            19255 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            19256 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            19257 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            19258 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            19259 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            19260 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            19261 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            19262 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            19263 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            19264 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            19265 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            19266 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            19267 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            19268 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            19269 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            19270 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            19271 ; 532  |
                            19272 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            19273 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            19274 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            19275 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            19276 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            19277 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            19278 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            19279 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            19280 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            19281 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            19282 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            19283 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            19284 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            19285 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            19286 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            19287 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            19288 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            19289 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            19290 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            19291 ; 552  |
                            19292 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            19293 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            19294 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            19295 ; 556  |
                            19296 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            19297 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            19298 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            19299 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            19300 ; 561  |
                            19301 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            19302 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            19303 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            19304 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            19305 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            19306 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            19307 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            19308 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            19309 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            19310 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            19311 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            19312 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            19313 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            19314 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            19315 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            19316 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            19317 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            19318 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            19319 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            19320 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            19321 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            19322 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            19323 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            19324 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            19325 ; 586  |
                            19326 ; 587  |typedef union               
                            19327 ; 588  |{
                            19328 ; 589  |    struct {
                            19329 ; 590  |        int CCS             :1;
                            19330 ; 591  |        int CSC             :1;
                            19331 ; 592  |        int PE              :1;
                            19332 ; 593  |        int PEC             :1;
                            19333 ; 594  |        int OCA             :1;
                            19334 ; 595  |        int OCC             :1;
                            19335 ; 596  |        int FPR             :1;
                            19336 ; 597  |        int SUSP            :1;
                            19337 ; 598  |        int PR              :1;
                            19338 ; 599  |        int HSP             :1;
                            19339 ; 600  |        int LS              :2;
                            19340 ; 601  |        int PP              :1;
                            19341 ; 602  |        int PO              :1;
                            19342 ; 603  |        int PIC             :2;
                            19343 ; 604  |        int PTC             :4;
                            19344 ; 605  |        int WKCN            :1;
                            19345 ; 606  |        int WKDS            :1;
                            19346 ; 607  |        int WKOC            :1;
                            19347 ; 608  |        int PHCD            :1;
                            19348 ; 609  |        int PFSC            :1;
                            19349 ; 610  |        int                 :1;
                            19350 ; 611  |        int PSPD            :2;
                            19351 ; 612  |        int                 :1;
                            19352 ; 613  |        int PTW             :1;
                            19353 ; 614  |        int STS             :1;
                            19354 ; 615  |        int PTS             :1;
                            19355 ; 616  |        int                 :16;
                            19356 ; 617  |    } B;
                            19357 ; 618  |    DWORD I;
                            19358 ; 619  |} portsc1_type;
                            19359 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            19360 ; 621  |
                            19361 ; 622  |
                            19362 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            19363 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            19364 ; 625  |
                            19365 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            19366 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            19367 ; 628  |
                            19368 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            19369 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            19370 ; 631  |
                            19371 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            19372 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            19373 ; 634  |
                            19374 ; 635  |typedef union               
                            19375 ; 636  |{
                            19376 ; 637  |    struct {
                            19377 ; 638  |        int CM              :2;
                            19378 ; 639  |        int ES              :1;
                            19379 ; 640  |        int                 :46;
                            19380 ; 641  |    } B;
                            19381 ; 642  |    DWORD I;
                            19382 ; 643  |} usbmode_type;
                            19383 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            19384 ; 645  |
                            19385 ; 646  |
                            19386 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            19387 ; 648  |//  The following endpoint equates are common for the following registers
                            19388 ; 649  |
                            19389 ; 650  |#define ENDPOINT0_BITPOS (0)
                            19390 ; 651  |#define ENDPOINT1_BITPOS (1)
                            19391 ; 652  |#define ENDPOINT2_BITPOS (2)
                            19392 ; 653  |#define ENDPOINT3_BITPOS (3)
                            19393 ; 654  |#define ENDPOINT4_BITPOS (4)
                            19394 ; 655  |#define ENDPOINT5_BITPOS (5)
                            19395 ; 656  |#define ENDPOINT6_BITPOS (6)
                            19396 ; 657  |#define ENDPOINT7_BITPOS (7)
                            19397 ; 658  |#define ENDPOINT8_BITPOS (8)
                            19398 ; 659  |#define ENDPOINT9_BITPOS (9)
                            19399 ; 660  |#define ENDPOINT10_BITPOS (10)
                            19400 ; 661  |#define ENDPOINT11_BITPOS (11)
                            19401 ; 662  |#define ENDPOINT12_BITPOS (12)
                            19402 ; 663  |#define ENDPOINT13_BITPOS (13)
                            19403 ; 664  |#define ENDPOINT14_BITPOS (14)
                            19404 ; 665  |#define ENDPOINT15_BITPOS (15)
                            19405 ; 666  |
                            19406 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            19407 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            19408 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            19409 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            19410 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            19411 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            19412 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            19413 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            19414 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            19415 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            19416 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            19417 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            19418 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            19419 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            19420 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            19421 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            19422 ; 683  |
                            19423 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            19424 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            19425 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            19426 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            19427 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            19428 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            19429 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            19430 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            19431 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            19432 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            19433 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            19434 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            19435 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            19436 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            19437 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            19438 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            19439 ; 700  |
                            19440 ; 701  |typedef union               
                            19441 ; 702  |{
                            19442 ; 703  |    struct {
                            19443 ; 704  |        int EP0              :1;
                            19444 ; 705  |        int EP1              :1;
                            19445 ; 706  |        int EP2              :1;
                            19446 ; 707  |        int EP3              :1;
                            19447 ; 708  |        int EP4              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19448 ; 709  |        int EP5              :1;
                            19449 ; 710  |        int EP6              :1;
                            19450 ; 711  |        int EP7              :1;
                            19451 ; 712  |        int EP8              :1;
                            19452 ; 713  |        int EP9              :1;
                            19453 ; 714  |        int EP10             :1;
                            19454 ; 715  |        int EP11             :1;
                            19455 ; 716  |        int EP12             :1;
                            19456 ; 717  |        int EP13             :1;
                            19457 ; 718  |        int EP14             :1;
                            19458 ; 719  |        int EP15             :1;
                            19459 ; 720  |        int                  :32;
                            19460 ; 721  |    } B;
                            19461 ; 722  |    DWORD I;
                            19462 ; 723  |} endpsetupstat_type;
                            19463 ; 724  |
                            19464 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac))    
                            19465 ; 726  |
                            19466 ; 727  |typedef union               
                            19467 ; 728  |{
                            19468 ; 729  |    struct {
                            19469 ; 730  |        int EP0              :1;
                            19470 ; 731  |        int EP1              :1;
                            19471 ; 732  |        int EP2              :1;
                            19472 ; 733  |        int EP3              :1;
                            19473 ; 734  |        int EP4              :1;
                            19474 ; 735  |        int EP5              :1;
                            19475 ; 736  |        int EP6              :1;
                            19476 ; 737  |        int EP7              :1;
                            19477 ; 738  |        int EP8              :1;
                            19478 ; 739  |        int EP9              :1;
                            19479 ; 740  |        int EP10             :1;
                            19480 ; 741  |        int EP11             :1;
                            19481 ; 742  |        int EP12             :1;
                            19482 ; 743  |        int EP13             :1;
                            19483 ; 744  |        int EP14             :1;
                            19484 ; 745  |        int EP15             :1;
                            19485 ; 746  |        int                  :8;
                            19486 ; 747  |    } B;
                            19487 ; 748  |    WORD I;
                            19488 ; 749  |} endpt_type;
                            19489 
                            19527 
                            19528 ; 750  |
                            19529 ; 751  |typedef union
                            19530 ; 752  |{
                            19531 ; 753  |   struct {
                            19532 ; 754  |       endpt_type  RX;
                            19533 ; 755  |       endpt_type  TX;
                            19534 ; 756  |   } W;
                            19535 ; 757  |   DWORD DW;
                            19536 ; 758  |} endptrxtx_type;
                            19537 ; 759  |
                            19538 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))    
                            19539 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))    
                            19540 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))    
                            19541 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))    
                            19542 ; 764  |
                            19543 ; 765  |
                            19544 ; 766  |
                            19545 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            19546 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            19547 ; 769  |
                            19548 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            19549 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            19550 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            19551 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            19552 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            19553 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            19554 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            19555 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            19556 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            19557 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            19558 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            19559 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            19560 ; 782  |
                            19561 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            19562 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            19563 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            19564 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            19565 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            19566 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            19567 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            19568 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19569 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19570 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19571 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19572 ; 794  |
                            19573 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19574 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19575 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19576 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19577 ; 799  |
                            19578 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19579 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19580 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19581 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19582 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19583 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19584 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19585 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19586 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19587 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19588 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19589 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19590 ; 812  |
                            19591 ; 813  |
                            19592 ; 814  |typedef union               
                            19593 ; 815  |{
                            19594 ; 816  |    struct {
                            19595 ; 817  |        int RXS             :1;
                            19596 ; 818  |        int RXD             :1;
                            19597 ; 819  |        int RXT             :2;
                            19598 ; 820  |        int                 :1;
                            19599 ; 821  |        int RXI             :1;
                            19600 ; 822  |        int RXR             :1;
                            19601 ; 823  |        int RXE             :1;
                            19602 ; 824  |        int                 :8;
                            19603 ; 825  |        int TXS             :1;
                            19604 ; 826  |        int TXD             :1;
                            19605 ; 827  |        int TXT             :2;
                            19606 ; 828  |        int                 :1;
                            19607 ; 829  |        int TXI             :1;
                            19608 ; 830  |        int TXR             :1;
                            19609 ; 831  |        int TXE             :1;
                            19610 ; 832  |        int                 :24;
                            19611 ; 833  |    } B;
                            19612 ; 834  |    DWORD I;
                            19613 ; 835  |} endptctrl_type;
                            19614 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)))    
                            19615 ; 837  |
                            19616 ; 838  |#endif
                            19617 ; 839  |
                            19618 ; 840  |
                            19619 
                            19621 
                            19622 ; 37   |#include "regsusb20phy.h"
                            19623 
                            19625 
                            19626 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19627 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19628 ; 3    |//;  File        : regsusbphy.inc
                            19629 ; 4    |//;  Description : USB20 PHY Register definition
                            19630 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19631 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19632 ; 7    |
                            19633 ; 8    |// The following naming conventions are followed in this file.
                            19634 ; 9    |// All registers are named using the format...
                            19635 ; 10   |//     HW_<module>_<regname>
                            19636 ; 11   |// where <module> is the module name which can be any of the following...
                            19637 ; 12   |//     USB20
                            19638 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19639 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19640 ; 15   |// that module)
                            19641 ; 16   |// <regname> is the specific register within that module
                            19642 ; 17   |// We also define the following...
                            19643 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19644 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19645 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19646 ; 21   |// which does something else, and
                            19647 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19648 ; 23   |// which does something else.
                            19649 ; 24   |// Other rules
                            19650 ; 25   |//     All caps
                            19651 ; 26   |//     Numeric identifiers start at 0
                            19652 ; 27   |
                            19653 ; 28   |#if !(defined(regsusbphyinc))
                            19654 ; 29   |#define regsusbphyinc 1
                            19655 ; 30   |
                            19656 ; 31   |#include "types.h"
                            19657 
                            19659 
                            19660 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19661 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19662 ; 3    |//
                            19663 ; 4    |// Filename: types.h
                            19664 ; 5    |// Description: Standard data types
                            19665 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19666 ; 7    |
                            19667 ; 8    |#ifndef _TYPES_H
                            19668 ; 9    |#define _TYPES_H
                            19669 ; 10   |
                            19670 ; 11   |// TODO:  move this outta here!
                            19671 ; 12   |#if !defined(NOERROR)
                            19672 ; 13   |#define NOERROR 0
                            19673 ; 14   |#define SUCCESS 0
                            19674 ; 15   |#endif 
                            19675 ; 16   |#if !defined(SUCCESS)
                            19676 ; 17   |#define SUCCESS  0
                            19677 ; 18   |#endif
                            19678 ; 19   |#if !defined(ERROR)
                            19679 ; 20   |#define ERROR   -1
                            19680 ; 21   |#endif
                            19681 ; 22   |#if !defined(FALSE)
                            19682 ; 23   |#define FALSE 0
                            19683 ; 24   |#endif
                            19684 ; 25   |#if !defined(TRUE)
                            19685 ; 26   |#define TRUE  1
                            19686 ; 27   |#endif
                            19687 ; 28   |
                            19688 ; 29   |#if !defined(NULL)
                            19689 ; 30   |#define NULL 0
                            19690 ; 31   |#endif
                            19691 ; 32   |
                            19692 ; 33   |#define MAX_INT     0x7FFFFF
                            19693 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19694 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19695 ; 36   |#define MAX_ULONG   (-1) 
                            19696 ; 37   |
                            19697 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19698 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19699 ; 40   |
                            19700 ; 41   |
                            19701 ; 42   |#define BYTE    unsigned char       // btVarName
                            19702 ; 43   |#define CHAR    signed char         // cVarName
                            19703 ; 44   |#define USHORT  unsigned short      // usVarName
                            19704 ; 45   |#define SHORT   unsigned short      // sVarName
                            19705 ; 46   |#define WORD    unsigned int        // wVarName
                            19706 ; 47   |#define INT     signed int          // iVarName
                            19707 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19708 ; 49   |#define LONG    signed long         // lVarName
                            19709 ; 50   |#define BOOL    unsigned int        // bVarName
                            19710 ; 51   |#define FRACT   _fract              // frVarName
                            19711 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19712 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19713 ; 54   |#define FLOAT   float               // fVarName
                            19714 ; 55   |#define DBL     double              // dVarName
                            19715 ; 56   |#define ENUM    enum                // eVarName
                            19716 ; 57   |#define CMX     _complex            // cmxVarName
                            19717 ; 58   |typedef WORD UCS3;                   // 
                            19718 ; 59   |
                            19719 ; 60   |#define UINT16  unsigned short
                            19720 ; 61   |#define UINT8   unsigned char   
                            19721 ; 62   |#define UINT32  unsigned long
                            19722 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19723 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port exisiting code to only use 48 bit
                            19724 ; 65   |#define WCHAR   UINT16
                            19725 ; 66   |
                            19726 ; 67   |//UINT128 is 16 bytes or 6 words
                            19727 ; 68   |typedef struct UINT128_3500 {   
                            19728 ; 69   |    int val[6];     
                            19729 ; 70   |} UINT128_3500;
                            19730 ; 71   |
                            19731 ; 72   |#define UINT128   UINT128_3500
                            19732 ; 73   |
                            19733 ; 74   |// Little endian word packed byte strings:   
                            19734 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19735 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19736 ; 77   |// Little endian word packed byte strings:   
                            19737 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19738 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19739 ; 80   |
                            19740 ; 81   |// Declare Memory Spaces To Use When Coding
                            19741 ; 82   |// A. Sector Buffers
                            19742 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19743 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19744 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19745 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19746 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19747 ; 88   |// B. Media DDI Memory
                            19748 ; 89   |#define MEDIA_DDI_MEM _Y
                            19749 ; 90   |
                            19750 ; 91   |
                            19751 ; 92   |
                            19752 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19753 ; 94   |// Examples of circular pointers:
                            19754 ; 95   |//    INT CIRC cpiVarName
                            19755 ; 96   |//    DWORD CIRC cpdwVarName
                            19756 ; 97   |
                            19757 ; 98   |#define RETCODE INT                 // rcVarName
                            19758 ; 99   |
                            19759 ; 100  |// generic bitfield structure
                            19760 ; 101  |struct Bitfield {
                            19761 ; 102  |    unsigned int B0  :1;
                            19762 ; 103  |    unsigned int B1  :1;
                            19763 ; 104  |    unsigned int B2  :1;
                            19764 ; 105  |    unsigned int B3  :1;
                            19765 ; 106  |    unsigned int B4  :1;
                            19766 ; 107  |    unsigned int B5  :1;
                            19767 ; 108  |    unsigned int B6  :1;
                            19768 ; 109  |    unsigned int B7  :1;
                            19769 ; 110  |    unsigned int B8  :1;
                            19770 ; 111  |    unsigned int B9  :1;
                            19771 ; 112  |    unsigned int B10 :1;
                            19772 ; 113  |    unsigned int B11 :1;
                            19773 ; 114  |    unsigned int B12 :1;
                            19774 ; 115  |    unsigned int B13 :1;
                            19775 ; 116  |    unsigned int B14 :1;
                            19776 ; 117  |    unsigned int B15 :1;
                            19777 ; 118  |    unsigned int B16 :1;
                            19778 ; 119  |    unsigned int B17 :1;
                            19779 ; 120  |    unsigned int B18 :1;
                            19780 ; 121  |    unsigned int B19 :1;
                            19781 ; 122  |    unsigned int B20 :1;
                            19782 ; 123  |    unsigned int B21 :1;
                            19783 ; 124  |    unsigned int B22 :1;
                            19784 ; 125  |    unsigned int B23 :1;
                            19785 ; 126  |};
                            19786 ; 127  |
                            19787 ; 128  |union BitInt {
                            19788 ; 129  |        struct Bitfield B;
                            19789 ; 130  |        int        I;
                            19790 ; 131  |};
                            19791 ; 132  |
                            19792 ; 133  |#define MAX_MSG_LENGTH 10
                            19793 ; 134  |struct CMessage
                            19794 ; 135  |{
                            19795 ; 136  |        unsigned int m_uLength;
                            19796 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19797 ; 138  |};
                            19798 ; 139  |
                            19799 ; 140  |typedef struct {
                            19800 ; 141  |    WORD m_wLength;
                            19801 ; 142  |    WORD m_wMessage;
                            19802 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19803 ; 144  |} Message;
                            19804 ; 145  |
                            19805 ; 146  |struct MessageQueueDescriptor
                            19806 ; 147  |{
                            19807 ; 148  |        int *m_pBase;
                            19808 ; 149  |        int m_iModulo;
                            19809 ; 150  |        int m_iSize;
                            19810 ; 151  |        int *m_pHead;
                            19811 ; 152  |        int *m_pTail;
                            19812 ; 153  |};
                            19813 ; 154  |
                            19814 ; 155  |struct ModuleEntry
                            19815 ; 156  |{
                            19816 ; 157  |    int m_iSignaledEventMask;
                            19817 ; 158  |    int m_iWaitEventMask;
                            19818 ; 159  |    int m_iResourceOfCode;
                            19819 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19820 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescriptor *);
                            19821 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19822 ; 163  |    int m_uTimeOutHigh;
                            19823 ; 164  |    int m_uTimeOutLow;
                            19824 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19825 ; 166  |};
                            19826 ; 167  |
                            19827 ; 168  |union WaitMask{
                            19828 ; 169  |    struct B{
                            19829 ; 170  |        unsigned int m_bNone     :1;
                            19830 ; 171  |        unsigned int m_bMessage  :1;
                            19831 ; 172  |        unsigned int m_bTimer    :1;
                            19832 ; 173  |        unsigned int m_bButton   :1;
                            19833 ; 174  |    } B;
                            19834 ; 175  |    int I;
                            19835 ; 176  |} ;
                            19836 ; 177  |
                            19837 ; 178  |
                            19838 ; 179  |struct Button {
                            19839 ; 180  |        WORD wButtonEvent;
                            19840 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19841 ; 182  |};
                            19842 ; 183  |
                            19843 ; 184  |struct Message {
                            19844 ; 185  |        WORD wMsgLength;
                            19845 ; 186  |        WORD wMsgCommand;
                            19846 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19847 ; 188  |};
                            19848 ; 189  |
                            19849 ; 190  |union EventTypes {
                            19850 ; 191  |        struct CMessage msg;
                            19851 ; 192  |        struct Button Button ;
                            19852 ; 193  |        struct Message Message;
                            19853 ; 194  |};
                            19854 ; 195  |
                            19855 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19856 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19857 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19858 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19859 ; 200  |
                            19860 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19861 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19862 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19863 ; 204  |
                            19864 ; 205  |#if DEBUG
                            19865 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19866 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19867 ; 208  |#else 
                            19868 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rather than halt or reset. 
                            19869 ; 210  |#define DebugBuildAssert(x)    
                            19870 ; 211  |#endif
                            19871 ; 212  |
                            19872 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19873 ; 214  |//  #pragma asm
                            19874 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19875 ; 216  |//  #pragma endasm
                            19876 ; 217  |
                            19877 ; 218  |
                            19878 ; 219  |#ifdef COLOR_262K
                            19879 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b)) >> 2)    //262k
                            19880 ; 221  |#elif defined(COLOR_65K)
                            19881 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)) >> 3)  //65k
                            19882 ; 223  |#else
                            19883 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >> 4)
                            19884 ; 225  |#endif
                            19885 ; 226  |    
                            19886 ; 227  |#endif // #ifndef _TYPES_H
                            19887 
                            19889 
                            19890 ; 32   |
                            19891 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19892 ; 34   |//   USB2.0 PHY STMP Registers 
                            19893 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19894 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            19895 ; 37   |
                            19896 ; 38   |
                            19897 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            19898 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            19899 ; 41   |
                            19900 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            19901 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            19902 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            19903 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            19904 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            19905 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            19906 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            19907 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            19908 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            19909 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            19910 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            19911 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            19912 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            19913 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            19914 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            19915 ; 57   |
                            19916 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            19917 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            19918 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            19919 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            19920 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            19921 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            19922 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            19923 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            19924 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            19925 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            19926 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            19927 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            19928 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            19929 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            19930 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            19931 ; 73   |
                            19932 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            19933 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            19934 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            19935 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            19936 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            19937 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            19938 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            19939 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            19940 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            19941 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            19942 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            19943 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            19944 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            19945 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            19946 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            19947 ; 89   |
                            19948 ; 90   |typedef union               
                            19949 ; 91   |{
                            19950 ; 92   |    struct {
                            19951 ; 93   |        int RSVD0          :5;
                            19952 ; 94   |        int TXDISCON1500   :1;
                            19953 ; 95   |        int PLLVCOPWD      :1;
                            19954 ; 96   |        int PLLVCPPWD      :1;
                            19955 ; 97   |        int RSVD1          :2;
                            19956 ; 98   |        int TXPWDFS        :1;
                            19957 ; 99   |        int TXPWDIBIAS     :1;
                            19958 ; 100  |        int TXPWDV2I       :1;
                            19959 ; 101  |        int TXPWDVBG       :1;
                            19960 ; 102  |        int TXPWDCOMP      :1;
                            19961 ; 103  |        int RSVD2          :1;
                            19962 ; 104  |        int RXPWDDISCONDET :1;
                            19963 ; 105  |        int RXPWDENV       :1;
                            19964 ; 106  |        int RXPWD1PT1      :1;
                            19965 ; 107  |        int RXPWDDIFF      :1;
                            19966 ; 108  |        int RXPWDRX        :1;
                            19967 ; 109  |        int RSVD3          :1;
                            19968 ; 110  |        int PWDIBIAS       :1;
                            19969 ; 111  |        int REGRESET       :1;
                            19970 ; 112  |    } B;
                            19971 ; 113  |    int I;
                            19972 ; 114  |} usbphypwd_type;
                            19973 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB PHY Powerdown Register */
                            19974 ; 116  |
                            19975 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            19976 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            19977 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            19978 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            19979 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            19980 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            19981 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            19982 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            19983 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            19984 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            19985 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            19986 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            19987 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            19988 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            19989 ; 131  |
                            19990 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19991 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            19992 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            19993 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            19994 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            19995 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            19996 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            19997 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            19998 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            19999 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            20000 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            20001 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            20002 ; 144  |
                            20003 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXCAL1500_BITPOS)
                            20004 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHYTX_TXENCAL1500_BITPOS)
                            20005 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXHSXCVR_BITPOS)
                            20006 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHYTX_TXCALIBRATE_BITPOS)
                            20007 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DN_BITPOS)
                            20008 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DN_BITPOS)
                            20009 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXHSTERM_BITPOS)
                            20010 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_BITPOS)
                            20011 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXCAL45DP_BITPOS)
                            20012 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHYTX_TXENCAL45DP_BITPOS)
                            20013 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSHIZ_BITPOS)
                            20014 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_TXCOMPOUT_BITPOS)
                            20015 ; 157  |
                            20016 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            20017 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            20018 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            20019 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            20020 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            20021 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            20022 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            20023 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            20024 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            20025 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            20026 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            20027 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            20028 ; 170  |
                            20029 ; 171  |typedef union               
                            20030 ; 172  |{
                            20031 ; 173  |    struct {
                            20032 ; 174  |        int TXCAL1500          :4;
                            20033 ; 175  |        int RSVD0              :1;
                            20034 ; 176  |        int TXENCAL1500        :1;
                            20035 ; 177  |        int TXHSXCVR           :1;
                            20036 ; 178  |        int TXCALIBRATE        :1;
                            20037 ; 179  |        int TXCAL45DN          :4;
                            20038 ; 180  |        int RSVD1              :1;
                            20039 ; 181  |        int TXENCAL45DN        :1;
                            20040 ; 182  |        int TXHSTERM           :1;
                            20041 ; 183  |        int TXSKEW             :1;
                            20042 ; 184  |        int TXCAL45DP          :4;
                            20043 ; 185  |        int RSVD2              :1;
                            20044 ; 186  |        int TXENCAL45DP        :1;
                            20045 ; 187  |        int TXFSHIZ            :1;
                            20046 ; 188  |        int TXCOMPOUT          :1;
                            20047 ; 189  |    } B;
                            20048 ; 190  |    int I;
                            20049 ; 191  |} usbphytx_type;
                            20050 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            20051 ; 193  |
                            20052 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            20053 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            20054 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            20055 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            20056 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            20057 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            20058 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            20059 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            20060 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            20061 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            20062 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            20063 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            20064 ; 206  |
                            20065 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            20066 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            20067 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            20068 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            20069 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            20070 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            20071 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            20072 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            20073 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            20074 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            20075 ; 217  |
                            20076 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPLL_PLLV2ISEL_BITPOS)
                            20077 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHYPLL_PLLCPDBLIP_BITPOS)
                            20078 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK2_BITPOS)
                            20079 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOCLK24_BITPOS)
                            20080 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCPNSEL_BITPOS)
                            20081 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS)
                            20082 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPLL_PLLPFDRST_BITPOS)
                            20083 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            20084 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_USBPHYPLL_PLLVCOKSTART_BITPOS)
                            20085 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            20086 ; 228  |
                            20087 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            20088 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            20089 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            20090 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            20091 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            20092 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            20093 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            20094 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            20095 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            20096 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            20097 ; 239  |
                            20098 ; 240  |typedef union               
                            20099 ; 241  |{
                            20100 ; 242  |    struct {
                            20101 ; 243  |        int PLLV2ISEL        :4;
                            20102 ; 244  |        int RSVD0            :1;
                            20103 ; 245  |        int PLLCPDBLIP       :1;
                            20104 ; 246  |        int PLLVCOCLK2       :1;
                            20105 ; 247  |        int PLLVCOCLK24      :1;
                            20106 ; 248  |        int PLLCPNSEL        :4;
                            20107 ; 249  |        int PLLCLKDIVSEL     :4;
                            20108 ; 250  |        int RSVD1            :4;
                            20109 ; 251  |        int PLLPFDRST        :1;
                            20110 ; 252  |        int PLLCPSHORTLFR    :1;
                            20111 ; 253  |        int PLLVCOKSTART     :1;
                            20112 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            20113 ; 255  |    } B;
                            20114 ; 256  |    int I;
                            20115 ; 257  |} usbphypll_type;
                            20116 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            20117 ; 259  |
                            20118 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            20119 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            20120 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            20121 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            20122 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            20123 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            20124 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            20125 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            20126 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            20127 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            20128 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            20129 ; 271  |
                            20130 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            20131 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            20132 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            20133 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            20134 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            20135 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            20136 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            20137 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            20138 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            20139 ; 281  |
                            20140 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            20141 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_BITPOS)
                            20142 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_BITPOS)
                            20143 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLLKTIMECTL_BITPOS)
                            20144 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKDIVCTL_BITPOS)
                            20145 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives actual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            20146 ; 288  |//              480Mhz/7 =68.57Mhz
                            20147 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            20148 ; 290  |
                            20149 ; 291  |//              480Mhz/8 ~60Mhz
                            20150 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            20151 ; 293  |
                            20152 ; 294  |//              480Mhz/9 =53.3Mhz
                            20153 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            20154 ; 296  |
                            20155 ; 297  |//              480Mhz/10 =48Mhz
                            20156 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            20157 ; 299  |
                            20158 ; 300  |
                            20159 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOSTMODETEST_BITPOS)
                            20160 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FSCKSOURCESEL_BITPOS)
                            20161 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGRXDBYPASS_BITPOS)
                            20162 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_BITPOS)
                            20163 ; 305  |
                            20164 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            20165 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            20166 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            20167 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            20168 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            20169 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            20170 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            20171 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            20172 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            20173 ; 315  |
                            20174 ; 316  |typedef union               
                            20175 ; 317  |{
                            20176 ; 318  |    struct {
                            20177 ; 319  |     int ENVADJ               :4;
                            20178 ; 320  |     int DISCONADJ            :4;
                            20179 ; 321  |     int DEBUGMODE            :4;
                            20180 ; 322  |     int PLLLKTIMECTL         :4;
                            20181 ; 323  |     int PLLCKDIVCTL          :4;
                            20182 ; 324  |     int HOSTMODETEST         :1;
                            20183 ; 325  |     int FSCKSOURCESEL        :1;
                            20184 ; 326  |     int REGRXDBYPASS         :1;
                            20185 ; 327  |     int PLLLOCKED            :1;
                            20186 ; 328  |    } B;
                            20187 ; 329  |    int I;
                            20188 ; 330  |} usbphyrx_type;
                            20189 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            20190 ; 332  |
                            20191 ; 333  |#endif
                            20192 ; 334  |
                            20193 
                            20195 
                            20196 ; 38   |
                            20197 ; 39   |
                            20198 ; 40   |#endif // if (!@def(hwequ))
                            20199 ; 41   |
                            20200 
                            20202 
                            20203 ; 12   |#else 
                            20204 ; 13   |//include "regscodec.inc"
                            20205 ; 14   |#endif
                            20206 ; 15   |
                            20207 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            20208 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            20209 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            20210 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            20211 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            20212 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            20213 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            20214 ; 23   |
                            20215 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            20216 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            20217 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            20218 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            20219 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            20220 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            20221 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            20222 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            20223 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            20224 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            20225 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            20226 ; 35   |
                            20227 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            20228 ; 37   |// MEDIA DEFINITIONS
                            20229 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            20230 ; 39   |
                            20231 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            20232 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            20233 ; 42   |#if defined(NAND1)
                            20234 ; 43   |#define SM_INTERNAL_CHIPS 1
                            20235 ; 44   |#else 
                            20236 ; 45   |#if defined(NAND2)
                            20237 ; 46   |#define SM_INTERNAL_CHIPS 2
                            20238 ; 47   |#else 
                            20239 ; 48   |#if defined(NAND3)
                            20240 ; 49   |#define SM_INTERNAL_CHIPS 3
                            20241 ; 50   |#else 
                            20242 ; 51   |#if defined(NAND4)
                            20243 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20244 ; 53   |#else 
                            20245 ; 54   |#define SM_INTERNAL_CHIPS 1
                            20246 ; 55   |#endif
                            20247 ; 56   |#endif
                            20248 ; 57   |#endif
                            20249 ; 58   |#endif
                            20250 ; 59   |
                            20251 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            20252 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            20253 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            20254 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            20255 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            20256 ; 65   |//*** comment out if active high ****
                            20257 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            20258 ; 67   |
                            20259 ; 68   |#if defined(SMEDIA)
                            20260 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            20261 ; 70   |#define NUM_SM_EXTERNAL 1
                            20262 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20263 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            20264 ; 73   |#else 
                            20265 ; 74   |#if defined(MMC)
                            20266 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            20267 ; 76   |#define NUM_SM_EXTERNAL 0
                            20268 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            20269 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            20270 ; 79   |#else 
                            20271 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            20272 ; 81   |#define NUM_SM_EXTERNAL 0
                            20273 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20274 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            20275 ; 84   |#endif
                            20276 ; 85   |#endif
                            20277 ; 86   |
                            20278 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            20279 ; 88   |// Mass Storage Class definitions
                            20280 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            20281 ; 90   |// Set to 0 if Composite Device build is desired.    
                            20282 ; 91   |#define MULTI_LUN_BUILD 1   
                            20283 ; 92   |
                            20284 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            20285 ; 94   |//  SCSI
                            20286 ; 95   |#if (MULTI_LUN_BUILD==0)
                            20287 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20288 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            20289 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20290 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            20291 ; 100  |  #else
                            20292 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            20293 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20294 ; 103  |  #endif
                            20295 ; 104  |#else
                            20296 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            20297 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20298 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            20299 ; 108  |  #else
                            20300 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            20301 ; 110  |  #endif
                            20302 ; 111  |#endif
                            20303 ; 112  |
                            20304 ; 113  |
                            20305 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            20306 ; 115  |
                            20307 ; 116  |
                            20308 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            20309 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            20310 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20311 ; 120  |#ifdef MMC
                            20312 ; 121  |#ifdef MTP_BUILD
                            20313 ; 122  |// --------------------
                            20314 ; 123  |// MTP and MMC
                            20315 ; 124  |// --------------------
                            20316 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20317 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20318 ; 127  |#else  // ifndef MTP_BUILD
                            20319 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20320 ; 129  |// --------------------
                            20321 ; 130  |// Player and MMC
                            20322 ; 131  |// --------------------
                            20323 ; 132  |#else
                            20324 ; 133  |// --------------------
                            20325 ; 134  |// USBMSC and MMC
                            20326 ; 135  |// --------------------
                            20327 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20328 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20329 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20330 ; 139  |#endif // ifdef MTP_BUILD
                            20331 ; 140  |#else  // ifndef MMC
                            20332 ; 141  |#ifdef MTP_BUILD
                            20333 ; 142  |// --------------------
                            20334 ; 143  |// MTP and NAND only
                            20335 ; 144  |// --------------------
                            20336 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20337 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20338 ; 147  |#else  // ifndef MTP_BUILD
                            20339 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20340 ; 149  |// --------------------
                            20341 ; 150  |// Player and NAND only
                            20342 ; 151  |// --------------------
                            20343 ; 152  |#else
                            20344 ; 153  |// --------------------
                            20345 ; 154  |// USBMSC and NAND only
                            20346 ; 155  |// --------------------
                            20347 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20348 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20349 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20350 ; 159  |#endif // ifdef MTP_BUILD
                            20351 ; 160  |#endif // ifdef MMC 
                            20352 ; 161  |
                            20353 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20354 ; 163  |#if (defined(MTP_BUILD))
                            20355 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20356 ; 165  |
                            20357 ; 166  |////!
                            20358 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20359 ; 168  |////!
                            20360 ; 169  |///
                            20361 ; 170  |#include <types.h>
                            20362 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20363 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20364 ; 173  |#endif
                            20365 ; 174  |
                            20366 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20367 ; 176  |// These are needed here for Mass Storage Class
                            20368 ; 177  |// Needs to be cleaned up
                            20369 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20370 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20371 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20372 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20373 ; 182  |
                            20374 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20375 ; 184  |
                            20376 ; 185  |#endif
                            20377 ; 186  |
                            20378 ; 187  |
                            20379 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20380 ; 189  |// SmartMedia/NAND defs
                            20381 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20382 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            20383 ; 192  |
                            20384 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20385 ; 194  |// Sysloadresources defs
                            20386 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20387 ; 196  |
                            20388 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20389 ; 198  |// MMC defs
                            20390 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20391 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20392 ; 201  |
                            20393 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20394 ; 203  |// SPI defs
                            20395 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20396 ; 205  |
                            20397 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20398 ; 207  |// Global media defs
                            20399 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20400 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20401 ; 210  |
                            20402 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            20403 ; 212  |// DO NOT CHANGE THESE!!!
                            20404 ; 213  |#define SM_MAX_PARTITIONS 4
                            20405 ; 214  |#define MAX_HANDLES 2
                            20406 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20407 ; 216  |
                            20408 ; 217  |
                            20409 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20410 ; 219  |// Battery LRADC Values 
                            20411 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20412 ; 221  |// brownout trip point in mV (moved by RS)
                            20413 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20414 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20415 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20416 ; 225  |//     audio recording to media.
                            20417 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20418 ; 227  |
                            20419 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            20420 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            20421 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            20422 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20423 ; 232  |
                            20424 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            20425 ; 234  |
                            20426 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20427 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            20428 ; 237  |#if (!defined(CLCD))
                            20429 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20430 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20431 ; 240  |#else 
                            20432 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20433 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20434 ; 243  |#endif
                            20435 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20436 ; 245  |
                            20437 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20438 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            20439 ; 248  |// See mp3 encoder overlay.
                            20440 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20441 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20442 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20443 ; 252  |
                            20444 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20445 ; 254  |// Voice recording filenames
                            20446 ; 255  |// number of digits in filename Vxxx.wav
                            20447 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20448 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20449 ; 258  |
                            20450 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20451 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20452 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20453 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20454 ; 263  |#if defined(DEVICE_3500)
                            20455 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20456 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20457 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20458 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            20459 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20460 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20461 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20462 ; 271  |
                            20463 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            20464 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20465 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            20466 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            20467 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20468 ; 277  |
                            20469 ; 278  |#else 
                            20470 ; 279  |// STMP3410
                            20471 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20472 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20473 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20474 ; 283  |#endif
                            20475 ; 284  |
                            20476 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            20477 ; 286  |// Number of available soft timers
                            20478 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20479 ; 288  |#if defined(SYNC_LYRICS)
                            20480 ; 289  |#define SOFT_TIMERS 10
                            20481 ; 290  |#else 
                            20482 ; 291  |#if defined(JPEG_DECODER)
                            20483 ; 292  |#define SOFT_TIMERS 10
                            20484 ; 293  |#else 
                            20485 ; 294  |#define SOFT_TIMERS 9
                            20486 ; 295  |#endif
                            20487 ; 296  |#endif
                            20488 ; 297  |
                            20489 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20490 ; 299  |//  sizes
                            20491 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20492 ; 301  |#if defined(MMC)
                            20493 ; 302  |#if defined(USE_PLAYLIST5)
                            20494 ; 303  |#define MENU_STACK_SIZE 1500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20495 ; 304  |#else 
                            20496 ; 305  |#define MENU_STACK_SIZE 1250
                            20497 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20498 ; 307  |#else 
                            20499 ; 308  |#if defined(USE_PLAYLIST5)
                            20500 ; 309  |#define MENU_STACK_SIZE 1500
                            20501 ; 310  |#else 
                            20502 ; 311  |#define MENU_STACK_SIZE 1250
                            20503 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20504 ; 313  |#endif //if @def('MMC')
                            20505 ; 314  |
                            20506 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            20507 ; 316  |// 
                            20508 ; 317  |#define STACK_L1_SIZE 750
                            20509 ; 318  |#define STACK_L2_SIZE 100
                            20510 ; 319  |#define STACK_L3_SIZE 160
                            20511 ; 320  |
                            20512 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20513 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20514 ; 323  |// is ok with switching code.
                            20515 ; 324  |#if defined(MTP_BUILD)
                            20516 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            20517 ; 326  |#endif
                            20518 ; 327  |
                            20519 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20520 ; 329  |// maximum number of nested funclets 
                            20521 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20522 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20523 ; 332  |
                            20524 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20525 ; 334  |//    LCD DEFINITIONS
                            20526 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20527 ; 336  |
                            20528 ; 337  |#define SPACE_CHAR 0x000020          
                            20529 ; 338  |#define ZERO_CHAR 0x000030
                            20530 ; 339  |#define COLON_CHAR 0x00003A
                            20531 ; 340  |#define PERIOD_CHAR 0x00002E
                            20532 ; 341  |
                            20533 ; 342  |#if (defined(S6B33B0A_LCD))
                            20534 ; 343  |#define LCD_X_SIZE 128
                            20535 ; 344  |#define LCD_Y_SIZE 159
                            20536 ; 345  |#endif
                            20537 ; 346  |
                            20538 ; 347  |#if (defined(SED15XX_LCD))
                            20539 ; 348  |#define LCD_X_SIZE 128
                            20540 ; 349  |#define LCD_Y_SIZE 64
                            20541 ; 350  |#endif
                            20542 ; 351  |
                            20543 ; 352  |
                            20544 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20545 ; 354  |//   Details on Customizing Contrast
                            20546 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20547 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20548 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20549 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20550 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20551 ; 360  |//   unless the ezact sequence is remembered.
                            20552 ; 361  |//   To find out what range your player supports: 
                            20553 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20554 ; 363  |//;;;;;;
                            20555 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20556 ; 365  |// recommended calibration using player -- uncomment 
                            20557 ; 366  |//;;;;;;
                            20558 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20559 ; 368  |////////////////////////////
                            20560 ; 369  |#if (defined(DEMO_HW))
                            20561 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            20562 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20563 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20564 ; 373  |#else 
                            20565 ; 374  |
                            20566 ; 375  |#if (defined(S6B33B0A_LCD))
                            20567 ; 376  |#define LCD_MAX_CONTRAST 210
                            20568 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20569 ; 378  |#endif
                            20570 ; 379  |
                            20571 ; 380  |#if (defined(SED15XX_LCD))
                            20572 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20573 ; 382  |// Engineering board regs support range [17-37].
                            20574 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20575 ; 384  |//   One default contrast range [24-42] works for both.
                            20576 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20577 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20578 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20579 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20580 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20581 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20582 ; 391  |
                            20583 ; 392  |#if (defined(NEWSHINGYIH))
                            20584 ; 393  |#define LCD_MAX_CONTRAST 250
                            20585 ; 394  |#define LCD_MIN_CONTRAST 0
                            20586 ; 395  |#else 
                            20587 ; 396  |//-----
                            20588 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20589 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            20590 ; 399  |#define LCD_MAX_CONTRAST 250
                            20591 ; 400  |#define LCD_MIN_CONTRAST 0
                            20592 ; 401  |
                            20593 ; 402  |//=====
                            20594 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20595 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            20596 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20597 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20598 ; 407  |
                            20599 ; 408  |#endif
                            20600 ; 409  |#endif
                            20601 ; 410  |
                            20602 ; 411  |#endif
                            20603 ; 412  |
                            20604 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20605 ; 414  |// The default value of the lcd contrast in % of range
                            20606 ; 415  |//   the default value is used when no settings.dat is available
                            20607 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20608 ; 417  |
                            20609 ; 418  |#if (defined(S6B33B0A_LCD))
                            20610 ; 419  |// 60% of range is default value
                            20611 ; 420  |#define DEFAULT_CONTRAST 50 
                            20612 ; 421  |#endif
                            20613 ; 422  |
                            20614 ; 423  |#if (defined(SED15XX_LCD))
                            20615 ; 424  |// % of range is default value (was 60%)
                            20616 ; 425  |#define DEFAULT_CONTRAST 50 
                            20617 ; 426  |#endif
                            20618 ; 427  |
                            20619 ; 428  |
                            20620 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20621 ; 430  |// make lower when doing calibration
                            20622 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20623 ; 432  |
                            20624 ; 433  |
                            20625 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20626 ; 435  |// For FFWD and RWND
                            20627 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20628 ; 437  |#define SECONDS_TO_SKIP 1
                            20629 ; 438  |#define SECONDS_TO_SKIP1 3
                            20630 ; 439  |#define SECONDS_TO_SKIP2 6
                            20631 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20632 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20633 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20634 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20635 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20636 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20637 ; 446  |
                            20638 ; 447  |// For audible FFW/RWD
                            20639 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20640 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20641 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20642 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20643 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20644 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20645 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20646 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20647 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20648 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20649 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20650 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20651 ; 460  |// Short Song Time, songs too short to play.
                            20652 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20653 ; 462  |
                            20654 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20655 ; 464  |// MP3 Sync Values
                            20656 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20657 ; 466  |// # bytes to look for sync before marking it bad
                            20658 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20659 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20660 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20661 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20662 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20663 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20664 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20665 ; 474  |
                            20666 ; 475  |
                            20667 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20668 ; 477  |//// Multi-Stage Volume Control Definitions
                            20669 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20670 ; 479  |//// Use Multi-Stage Volume
                            20671 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20672 ; 481  |
                            20673 ; 482  |//// Master Volume definitions
                            20674 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20675 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20676 ; 485  |
                            20677 ; 486  |//// DAC-Mode definitions
                            20678 ; 487  |//// Adjusts 0dB point
                            20679 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20680 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20681 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            20682 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20683 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            20684 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            20685 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20686 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20687 ; 496  |
                            20688 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20689 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20690 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            20691 ; 500  |
                            20692 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            20693 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            20694 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20695 ; 504  |
                            20696 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            20697 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20698 ; 507  |
                            20699 ; 508  |
                            20700 ; 509  |//// Line In definitions (used for Line-In 1)
                            20701 ; 510  |//// 0dB point of the Line In
                            20702 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20703 ; 512  |//// Minimum volume of Line In
                            20704 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20705 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20706 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20707 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20708 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20709 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            20710 ; 519  |
                            20711 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20712 ; 521  |//// 0dB point of the Line In
                            20713 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20714 ; 523  |//// Minimum volume of Line In
                            20715 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20716 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20717 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20718 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20719 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20720 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20721 ; 530  |
                            20722 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20723 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            20724 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20725 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20726 ; 535  |
                            20727 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20728 ; 537  |////
                            20729 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20730 ; 539  |////
                            20731 ; 540  |///
                            20732 ; 541  |#include <types.h>
                            20733 ; 542  |extern volatile WORD g_wActivityState;
                            20734 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20735 ; 544  |
                            20736 ; 545  |void _reentrant Init5VSense(void);
                            20737 ; 546  |void _reentrant ServiceDCDC(void);
                            20738 ; 547  |
                            20739 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20740 ; 549  |//// JPEG Thumbnail Mode Setting
                            20741 ; 550  |//// number of column in thumbnail mode
                            20742 ; 551  |#define THUMBNAIL_X 2           
                            20743 ; 552  |//// number of row in  thumbnail mode
                            20744 ; 553  |#define THUMBNAIL_Y 2           
                            20745 ; 554  |//// thumbnail boundary offset x
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20746 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20747 ; 556  |//// thumbnail boundary offset y
                            20748 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20749 ; 558  |
                            20750 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20751 ; 560  |
                            20752 
                            20754 
                            20755 ; 101  |
                            20756 ; 102  |/*==================================================================================================
                            20757 ; 103  |                                             CONSTANTS
                            20758 ; 104  |==================================================================================================*/
                            20759 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20760 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20761 ; 107  |Artistname                              1:0
                            20762 ; 108  |Albumname                               3:2
                            20763 ; 109  |Genrename                               5:4
                            20764 ; 110  |Songname                                7:6
                            20765 ; 111  |----------------------------------------------------------
                            20766 ; 112  |    Value (2 bits)                      Meanings
                            20767 ; 113  |    0                                   RAW and All ASCII
                            20768 ; 114  |    1                                   Uni-code
                            20769 ; 115  |    2                                   Mixed, non-unicode
                            20770 ; 116  |
                            20771 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20772 ; 118  |*/
                            20773 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20774 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20775 ; 121  |#define BITMASK_GENRE   (0x30)
                            20776 ; 122  |#define BITMASK_SONG    (0xC0)
                            20777 ; 123  |
                            20778 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20779 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20780 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20781 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20782 ; 128  |
                            20783 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20784 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20785 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20786 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20787 ; 133  |
                            20788 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20789 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20790 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20791 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20792 ; 138  |
                            20793 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20794 ; 140  |
                            20795 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20796 ; 142  |
                            20797 ; 143  |#define INDEX_EOF       0xFFF
                            20798 ; 144  |#ifdef _FOLDER_BROWSE_
                            20799 ; 145  |#define INDEX_ROOT  0xffe
                            20800 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20801 ; 147  |#endif  // _FOLDER_BROWSE_
                            20802 ; 148  |
                            20803 ; 149  |/* Constant for item_type */
                            20804 ; 150  |#define         ITEM_ARTIST                     0
                            20805 ; 151  |#define         ITEM_ALBUM                      1
                            20806 ; 152  |#define         ITEM_GENRE                      2
                            20807 ; 153  |#define         ITEM_TRACK                      3
                            20808 ; 154  |#define         ITEM_YEAR                       4
                            20809 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20810 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20811 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20812 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20813 ; 159  |#ifdef _NEWMUSIC_
                            20814 ; 160  |#define         ITEM_1DAY                       10
                            20815 ; 161  |#define         ITEM_1WEEK                      11
                            20816 ; 162  |#define         ITEM_1MONTH                     12
                            20817 ; 163  |#endif
                            20818 ; 164  |#ifdef _AUDIBLE_
                            20819 ; 165  |#define         ITEM_AUDIBLE            13
                            20820 ; 166  |#endif
                            20821 ; 167  |#define         ITEM_ON_THE_GO          14
                            20822 ; 168  |
                            20823 ; 169  |#define         ITEM_VOICE                      15
                            20824 ; 170  |#define         ITEM_FMREC                      16
                            20825 ; 171  |#define         ITEM_PHOTO                      17
                            20826 ; 172  |#ifdef _FOLDER_BROWSE_
                            20827 ; 173  |#define         ITEM_INTERNAL           18
                            20828 ; 174  |#define         ITEM_EXTERNAL       19
                            20829 ; 175  |#endif  // _FOLDER_BROWSE_
                            20830 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20831 ; 177  |
                            20832 ; 178  |/*
                            20833 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20834 ; 180  |option input.
                            20835 ; 181  |*/
                            20836 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20837 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            20838 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20839 ; 185  |#ifdef _FOLDER_BROWSE_
                            20840 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20841 ; 187  |#endif  // _FOLDER_BROWSE_
                            20842 ; 188  |
                            20843 ; 189  |/* Constant for key action */
                            20844 ; 190  |#define         ACTION_OK                               0               /* Press OK button */
                            20845 ; 191  |#define         ACTION_BACK                             1               /* Press BACK button */
                            20846 ; 192  |#define         ACTION_UP                               2               /* Press UP button */
                            20847 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN button */
                            20848 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20849 ; 195  |#define         ACTION_MENU                             5               /* Back the browsing tree to root */
                            20850 ; 196  |
                            20851 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20852 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20853 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20854 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20855 ; 201  |
                            20856 ; 202  |#define         NO_SD                                   0
                            20857 ; 203  |#define         HAS_SD                                  1
                            20858 ; 204  |
                            20859 ; 205  |#define         PLAY_NORMAL                             0
                            20860 ; 206  |#define         PLAY_SHUFFLE                    1
                            20861 ; 207  |
                            20862 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20863 ; 209  |#define     PLAY_REPEAT_ON          1
                            20864 ; 210  |
                            20865 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20866 ; 212  |#define     PLAY_SELECT_SD          1
                            20867 ; 213  |
                            20868 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20869 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20870 ; 216  |
                            20871 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20872 ; 218  |#define         ON_THE_GO_FULL                  1
                            20873 ; 219  |#define         ON_THE_GO_FREE                  2
                            20874 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20875 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20876 ; 222  |
                            20877 ; 223  |#define         REC_VOICE_TYPE                  0
                            20878 ; 224  |#define         REC_FMREC_TYPE                  1
                            20879 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20880 ; 226  |#define         VOICE_FILE_ADD                  0
                            20881 ; 227  |#define         VOICE_FILE_DEL                  1
                            20882 ; 228  |
                            20883 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20884 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20885 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20886 ; 232  |flash or external SD card */
                            20887 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20888 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20889 ; 235  |#else
                            20890 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20891 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20892 ; 238  |
                            20893 ; 239  |/* number of byte in one DSP word */
                            20894 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            20895 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20896 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20897 ; 243  |are 10 level directory structure */
                            20898 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20899 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20900 ; 246  |
                            20901 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20902 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20903 ; 249  |/* number of songs in each new music list */
                            20904 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20905 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20906 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20907 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20908 ; 254  |/* number of songs in the on-the-fly list */
                            20909 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20910 ; 256  |/* number of files audible list */
                            20911 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20912 ; 258  |
                            20913 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20914 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20915 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20916 ; 262  |
                            20917 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20918 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20919 ; 265  |#ifdef _FOLDER_BROWSE_
                            20920 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20921 ; 267  |#else
                            20922 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20923 ; 269  |#endif  // _FOLDER_BROWSE_
                            20924 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 3 */
                            20925 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer multiple of 3 */
                            20926 ; 272  |
                            20927 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20928 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20929 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20930 ; 276  |
                            20931 ; 277  |/*==================================================================================================*/
                            20932 ; 278  |
                            20933 ; 279  |
                            20934 ; 280  |/*==================================================================================================
                            20935 ; 281  |                                               MACROS
                            20936 ; 282  |==================================================================================================*/
                            20937 ; 283  |
                            20938 ; 284  |/*==================================================================================================
                            20939 ; 285  |                                               ENUMS
                            20940 ; 286  |==================================================================================================*/
                            20941 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20942 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20943 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20944 ; 290  |/*==================================================================================================
                            20945 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            20946 ; 292  |==================================================================================================*/
                            20947 ; 293  |
                            20948 ; 294  |typedef char    int8;
                            20949 ; 295  |typedef short   int16;
                            20950 ; 296  |typedef int     int24;
                            20951 ; 297  |typedef long    int32;
                            20952 ; 298  |
                            20953 ; 299  |typedef int     intx;
                            20954 ; 300  |
                            20955 ; 301  |typedef unsigned char   uint8;
                            20956 ; 302  |typedef unsigned short  uint16;
                            20957 ; 303  |typedef unsigned int    uint24;
                            20958 ; 304  |typedef unsigned long   uint32;
                            20959 
                            20963 
                            20964 ; 305  |
                            20965 ; 306  |/*
                            20966 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode format.
                            20967 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20968 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20969 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20970 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20971 ; 312  |*/
                            20972 ; 313  |/*
                            20973 ; 314  |path_name[] _must_have_data_:
                            20974 ; 315  |path_name[] = (Max. 120 Characters);
                            20975 ; 316  |year range:
                            20976 ; 317  |year = 0x000000-0xFFFFFF;
                            20977 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20978 ; 319  |Unknown track number:
                            20979 ; 320  |track_number = 0x7FFFFF;
                            20980 ; 321  |unicode refer to above #define BITMASK_*
                            20981 ; 322  |*/
                            20982 ; 323  |/*
                            20983 ; 324  |Interface of UI and Music Library
                            20984 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20985 ; 326  |
                            20986 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20987 ; 328  |
                            20988 ; 329  |3) UI to Music Library variable passing length definition:
                            20989 ; 330  |        All ASCII Characters:
                            20990 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20991 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20992 ; 333  |        Unicode Characters:
                            20993 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20994 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20995 ; 336  |
                            20996 ; 337  |4) UI input data to Music Library in two formats.
                            20997 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20998 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20999 ; 340  |
                            21000 ; 341  |5) UI calling function:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21001 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            21002 ; 343  |        int16 option definition:
                            21003 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            21004 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            21005 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            21006 ; 347  |
                            21007 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            21008 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_list separately.
                            21009 ; 350  |
                            21010 ; 351  |6) Modification Date:
                            21011 ; 352  |        uint24 g_file_time:
                            21012 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            21013 ; 354  |*/
                            21014 ; 355  |
                            21015 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            21016 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            21017 ; 358  |typedef struct _ram_song_info {
                            21018 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21019 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21020 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21021 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21022 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21023 ; 364  |    uint32 g_songFastKey;
                            21024 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21025 ; 366  |        uint24 year;
                            21026 ; 367  |        uint24 track_number;
                            21027 ; 368  |        uint8 unicode;
                            21028 ; 369  |} RAM_SONG_INFO_T;
                            21029 ; 370  |
                            21030 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            21031 ; 372  |typedef struct _flash_group_name {
                            21032 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21033 ; 374  |        uint8 unicode;
                            21034 ; 375  |} FLASH_GROUP_NAME_T;
                            21035 ; 376  |
                            21036 ; 377  |// struct to store directories information passed from UI
                            21037 ; 378  |#ifdef _FOLDER_BROWSE_
                            21038 ; 379  |typedef struct _ml_DirInfo {
                            21039 ; 380  |        uint24  u8Unicode : 8;
                            21040 ; 381  |        uint24  u12DirDepth : 12;
                            21041 ; 382  |        uint24  u4Added : 4;            
                            21042 ; 383  |        INT     iDirRecord;
                            21043 ; 384  |        DWORD   dwFastKey;
                            21044 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21045 ; 386  |} ML_DIRINFO_T;
                            21046 ; 387  |#endif  // _FOLDER_BROWSE_
                            21047 ; 388  |
                            21048 ; 389  |/*==================================================================================================
                            21049 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21050 ; 391  |==================================================================================================*/
                            21051 ; 392  |extern uint24   IsPlayOnTheGo;
                            21052 
                            21058 
                            21059 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21060 ; 394  |extern uint24   merge_id_list_flash[];
                            21061 ; 395  |extern uint24   merge_id_list_sd[];
                            21062 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21063 ; 397  |#ifdef _FOLDER_BROWSE_
                            21064 
                            21077 
                            21078 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21079 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21080 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21081 ; 401  |#endif  // _FOLDER_BROWSE_
                            21082 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21083 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 = repeat on/off(0=off/1=on) */
                            21084 ; 404  |
                            21085 ; 405  |/*==================================================================================================
                            21086 ; 406  |                                        FUNCTION PROTOTYPES
                            21087 ; 407  |==================================================================================================*/
                            21088 ; 408  |
                            21089 ; 409  |///////////////////////////////////////////////////////////////////////
                            21090 ; 410  |//! \brief
                            21091 ; 411  |//!
                            21092 ; 412  |//! \fntype Function
                            21093 ; 413  |//!
                            21094 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21095 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21096 ; 416  |//!
                            21097 ; 417  |//! \param[in]  none
                            21098 ; 418  |//!
                            21099 ; 419  |//! \return
                            21100 ; 420  |//!
                            21101 ; 421  |///////////////////////////////////////////////////////////////////////
                            21102 ; 422  |void ML_InitLibraryParameter(void);
                            21103 ; 423  |
                            21104 ; 424  |///////////////////////////////////////////////////////////////////////
                            21105 ; 425  |//! \brief
                            21106 ; 426  |//!
                            21107 ; 427  |//! \fntype Function
                            21108 ; 428  |//!
                            21109 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21110 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21111 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each song,
                            21112 ; 432  |//! the song information is recorded in music library.
                            21113 ; 433  |//!
                            21114 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21115 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passed from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21116 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav format file.
                            21117 ; 437  |//!
                            21118 ; 438  |//! \return
                            21119 ; 439  |//!
                            21120 ; 440  |///////////////////////////////////////////////////////////////////////
                            21121 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21122 
                            21136 
                            21137 ; 442  |
                            21138 ; 443  |///////////////////////////////////////////////////////////////////////
                            21139 ; 444  |//! \brief
                            21140 ; 445  |//!
                            21141 ; 446  |//! \fntype Function
                            21142 ; 447  |//!
                            21143 ; 448  |//! \param[in]
                            21144 ; 449  |//!
                            21145 ; 450  |//! \return
                            21146 ; 451  |//!
                            21147 ; 452  |///////////////////////////////////////////////////////////////////////
                            21148 ; 453  |#ifdef _FOLDER_BROWSE_
                            21149 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int16 i16Option);
                            21150 ; 455  |#endif  // _FOLDER_BROWSE_
                            21151 ; 456  |
                            21152 ; 457  |///////////////////////////////////////////////////////////////////////
                            21153 ; 458  |//! \brief
                            21154 ; 459  |//!
                            21155 ; 460  |//! \fntype Function
                            21156 ; 461  |//!
                            21157 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21158 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21159 ; 464  |//! music library for that particular media.
                            21160 ; 465  |//!
                            21161 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21162 ; 467  |//!
                            21163 ; 468  |//! \return
                            21164 ; 469  |//!
                            21165 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21166 ; 471  |//!         function.
                            21167 ; 472  |///////////////////////////////////////////////////////////////////////
                            21168 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            21169 ; 474  |
                            21170 ; 475  |///////////////////////////////////////////////////////////////////////
                            21171 ; 476  |//! \brief
                            21172 ; 477  |//!
                            21173 ; 478  |//! \fntype Function
                            21174 ; 479  |//!
                            21175 ; 480  |//! \param[in]
                            21176 ; 481  |//!
                            21177 ; 482  |//! \return
                            21178 ; 483  |//!
                            21179 ; 484  |///////////////////////////////////////////////////////////////////////
                            21180 ; 485  |#ifdef _NEWMUSIC_
                            21181 ; 486  |void ML_UpdateNewMusic(void);
                            21182 ; 487  |#endif
                            21183 ; 488  |
                            21184 ; 489  |///////////////////////////////////////////////////////////////////////
                            21185 ; 490  |//! \brief
                            21186 ; 491  |//!
                            21187 ; 492  |//! \fntype Function
                            21188 ; 493  |//!
                            21189 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            21190 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            21191 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            21192 ; 497  |//!
                            21193 ; 498  |//! \param[in]  none
                            21194 ; 499  |//!
                            21195 ; 500  |//! \return
                            21196 ; 501  |//!
                            21197 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21198 ; 503  |//!         must be called before calling any other music library functions.
                            21199 ; 504  |///////////////////////////////////////////////////////////////////////
                            21200 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            21201 ; 506  |
                            21202 ; 507  |///////////////////////////////////////////////////////////////////////
                            21203 ; 508  |//! \brief
                            21204 ; 509  |//!
                            21205 ; 510  |//! \fntype Function
                            21206 ; 511  |//!
                            21207 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            21208 ; 513  |//! library operation.
                            21209 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            21210 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file and the
                            21211 ; 516  |//! music.sec file do not exist.
                            21212 ; 517  |//!
                            21213 ; 518  |//! \param[in]  none
                            21214 ; 519  |//!
                            21215 ; 520  |//! \return
                            21216 ; 521  |//!
                            21217 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21218 ; 523  |//!         must be called before calling any other music library functions.
                            21219 ; 524  |///////////////////////////////////////////////////////////////////////
                            21220 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            21221 ; 526  |
                            21222 ; 527  |///////////////////////////////////////////////////////////////////////
                            21223 ; 528  |//! \brief
                            21224 ; 529  |//!
                            21225 ; 530  |//! \fntype Function
                            21226 ; 531  |//!
                            21227 ; 532  |//! Preload the list, prepare for renew.
                            21228 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            21229 ; 534  |//! structure in RAM.
                            21230 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            21231 ; 536  |//! in RAM.
                            21232 ; 537  |//!
                            21233 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21234 ; 539  |//!
                            21235 ; 540  |//! \return
                            21236 ; 541  |//!
                            21237 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21238 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21239 ; 544  |///////////////////////////////////////////////////////////////////////
                            21240 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21241 ; 546  |
                            21242 ; 547  |///////////////////////////////////////////////////////////////////////
                            21243 ; 548  |//! \brief
                            21244 ; 549  |//!
                            21245 ; 550  |//! \fntype Function
                            21246 ; 551  |//!
                            21247 ; 552  |//! Save the list to flash memory.
                            21248 ; 553  |//!
                            21249 ; 554  |//! \param[in]
                            21250 ; 555  |//!
                            21251 ; 556  |//! \return
                            21252 ; 557  |//!
                            21253 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21254 ; 559  |//!         changed by the user.
                            21255 ; 560  |///////////////////////////////////////////////////////////////////////
                            21256 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21257 ; 562  |
                            21258 ; 563  |///////////////////////////////////////////////////////////////////////
                            21259 ; 564  |//! \brief
                            21260 ; 565  |//!
                            21261 ; 566  |//! \fntype Function
                            21262 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21263 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in the
                            21264 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the list.
                            21265 ; 570  |//! Otherwise the song is deleted.
                            21266 ; 571  |//!
                            21267 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21268 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21269 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21270 ; 575  |//!
                            21271 ; 576  |//! \return
                            21272 ; 577  |//!
                            21273 ; 578  |///////////////////////////////////////////////////////////////////////
                            21274 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21275 ; 580  |
                            21276 ; 581  |///////////////////////////////////////////////////////////////////////
                            21277 ; 582  |//! \brief
                            21278 ; 583  |//!
                            21279 ; 584  |//! \fntype Function
                            21280 ; 585  |//!
                            21281 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21282 ; 587  |//! in the ML_UpdateOnTheGo().
                            21283 ; 588  |//!
                            21284 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=1)
                            21285 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDEX_EOF (song will be deleted)
                            21286 ; 591  |//!
                            21287 ; 592  |//! \return
                            21288 ; 593  |//!
                            21289 ; 594  |///////////////////////////////////////////////////////////////////////
                            21290 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21291 ; 596  |
                            21292 ; 597  |///////////////////////////////////////////////////////////////////////
                            21293 ; 598  |//! \brief
                            21294 ; 599  |//!
                            21295 ; 600  |//! \fntype Function
                            21296 ; 601  |//!
                            21297 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21298 ; 603  |//!
                            21299 ; 604  |//! \param[in]  none
                            21300 ; 605  |//!
                            21301 ; 606  |//! \return
                            21302 ; 607  |//!
                            21303 ; 608  |///////////////////////////////////////////////////////////////////////
                            21304 ; 609  |void ML_UpdateOnTheGo(void);
                            21305 ; 610  |
                            21306 ; 611  |///////////////////////////////////////////////////////////////////////
                            21307 ; 612  |//! \brief
                            21308 ; 613  |//!
                            21309 ; 614  |//! \fntype Function
                            21310 ; 615  |//!
                            21311 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21312 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21313 ; 618  |//!
                            21314 ; 619  |//! \param[in]  none
                            21315 ; 620  |//!
                            21316 ; 621  |//! \return
                            21317 ; 622  |//!
                            21318 ; 623  |///////////////////////////////////////////////////////////////////////
                            21319 ; 624  |void ML_InitVoiceParameter(void);
                            21320 ; 625  |
                            21321 ; 626  |///////////////////////////////////////////////////////////////////////
                            21322 ; 627  |//! \brief
                            21323 ; 628  |//!
                            21324 ; 629  |//! \fntype Function
                            21325 ; 630  |//!
                            21326 ; 631  |//! \param[in]
                            21327 ; 632  |//!
                            21328 ; 633  |//! \return
                            21329 ; 634  |//!
                            21330 ; 635  |///////////////////////////////////////////////////////////////////////
                            21331 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21332 ; 637  |
                            21333 ; 638  |///////////////////////////////////////////////////////////////////////
                            21334 ; 639  |//! \brief
                            21335 ; 640  |//!
                            21336 ; 641  |//! \fntype Function
                            21337 ; 642  |//!
                            21338 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21339 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names.
                            21340 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21341 ; 646  |//!
                            21342 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21343 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed from UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21344 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21345 ; 650  |//!
                            21346 ; 651  |//! \return
                            21347 ; 652  |//!
                            21348 ; 653  |///////////////////////////////////////////////////////////////////////
                            21349 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21350 ; 655  |
                            21351 ; 656  |///////////////////////////////////////////////////////////////////////
                            21352 ; 657  |//! \brief
                            21353 ; 658  |//!
                            21354 ; 659  |//! \fntype Function
                            21355 ; 660  |//!
                            21356 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21357 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice building
                            21358 ; 663  |//! of music library for that particular media.
                            21359 ; 664  |//!
                            21360 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21361 ; 666  |//!
                            21362 ; 667  |//! \return
                            21363 ; 668  |//!
                            21364 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21365 ; 670  |//!         function.
                            21366 ; 671  |///////////////////////////////////////////////////////////////////////
                            21367 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21368 ; 673  |
                            21369 ; 674  |///////////////////////////////////////////////////////////////////////
                            21370 ; 675  |//! \brief
                            21371 ; 676  |//!
                            21372 ; 677  |//! \fntype Function
                            21373 ; 678  |//!
                            21374 ; 679  |//! Called by UI, the merge the music library tables album,
                            21375 ; 680  |//! artist, genre, song and year.
                            21376 ; 681  |//!
                            21377 ; 682  |//! \param[in]  none
                            21378 ; 683  |//!
                            21379 ; 684  |//! \return
                            21380 ; 685  |//!
                            21381 ; 686  |///////////////////////////////////////////////////////////////////////
                            21382 ; 687  |void ML_MergeLibraryTables(void);
                            21383 ; 688  |
                            21384 ; 689  |///////////////////////////////////////////////////////////////////////
                            21385 ; 690  |//! \brief
                            21386 ; 691  |//!
                            21387 ; 692  |//! \fntype Function
                            21388 ; 693  |//!
                            21389 ; 694  |//! Called by UI, the merge the music library tables album,
                            21390 ; 695  |//! artist, genre, song and year.
                            21391 ; 696  |//!
                            21392 ; 697  |//! \param[in]  none
                            21393 ; 698  |//!
                            21394 ; 699  |//! \return
                            21395 ; 700  |//!
                            21396 ; 701  |///////////////////////////////////////////////////////////////////////
                            21397 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21398 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21399 
                            21401 
                            21402 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21403 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21404 ; 706  |
                            21405 ; 707  |///////////////////////////////////////////////////////////////////////
                            21406 ; 708  |//! \brief
                            21407 ; 709  |//!
                            21408 ; 710  |//! \fntype Function
                            21409 ; 711  |//!
                            21410 ; 712  |//! \param[in]
                            21411 ; 713  |//!
                            21412 ; 714  |//! \return
                            21413 ; 715  |//!
                            21414 ; 716  |///////////////////////////////////////////////////////////////////////
                            21415 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21416 ; 718  |
                            21417 ; 719  |/*================================================================================================*/
                            21418 ; 720  |
                            21419 ; 721  |// Siukoon 2005-02-28
                            21420 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21421 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21422 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            21423 ; 725  |#else
                            21424 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)*2
                            21425 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21426 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21427 ; 729  |#define WORD_PER_SECTOR             (171)
                            21428 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21429 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21430 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21431 ; 733  |
                            21432 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21433 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21434 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21435 ; 737  |
                            21436 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21437 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21438 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21439 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21440 ; 742  |
                            21441 ; 743  |/////////////////////
                            21442 ; 744  |
                            21443 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21444 ; 746  |
                            21445 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21446 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21447 ; 749  |#else
                            21448 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21449 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21450 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21451 ; 753  |
                            21452 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21453 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21454 ; 756  |
                            21455 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21456 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21457 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21458 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21459 ; 761  |#else
                            21460 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21461 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21462 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21463 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21464 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21465 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21466 ; 768  |
                            21467 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21468 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21469 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21470 ; 772  |#else
                            21471 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG_PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21472 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21473 ; 775  |
                            21474 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21475 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                            21476 ; 778  |
                            21477 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21478 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21479 ; 781  |
                            21480 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21481 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21482 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21483 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21484 ; 786  |#else
                            21485 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21486 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21487 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21488 ; 790  |
                            21489 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21490 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6)
                            21491 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21492 ; 794  |#else
                            21493 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21494 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21495 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21496 ; 798  |
                            21497 ; 799  |#ifdef __cplusplus
                            21498 ; 800  |}
                            21499 ; 801  |#endif
                            21500 ; 802  |
                            21501 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21502 
                            21504 
                            21505 ; 6    |#endif  // USE_PLAYLIST3
                            21506 ; 7    |
                            21507 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            21508 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            21509 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            21510 ; 11   |#endif
                            21511 ; 12   |
                            21512 ; 13   |//These are in the DecoderSR/DecoderCSR
                            21513 ; 14   |#define DECODER_VBRFlag         1<<1
                            21514 ; 15   |#define DECODER_PAUSED          1<<5
                            21515 ; 16   |#define DECODER_STOPPED         1<<6
                            21516 ; 17   |#define DECODER_SYNCED          1<<10
                            21517 ; 18   |#define DECODER_PLAYING         1<<12
                            21518 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            21519 ; 20   |#define DECODER_SONG_INFO       1<<15
                            21520 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            21521 ; 22   |#define DECODER_A_SET           1<<18
                            21522 ; 23   |#define DECODER_B_SET           1<<19
                            21523 ; 24   |#define DECODER_BAD_FILE        1<<21
                            21524 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            21525 ; 26   |
                            21526 ; 27   |#define SEEK_NONE 0
                            21527 ; 28   |#define SEEK_FFWD 1
                            21528 ; 29   |#define SEEK_RWND -1
                            21529 ; 30   |
                            21530 ; 31   |extern _X int g_iSeeking;
                            21531 ; 32   |extern _X INT g_iPlayerState;
                            21532 ; 33   |
                            21533 ; 34   |#ifdef USE_PLAYLIST3
                            21534 ; 35   |extern BOOL bSystemInit;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21535 ; 36   |extern uint24   g_is_SD_inserted;
                            21536 ; 37   |extern BOOL bResume;
                            21537 ; 38   |#endif  // USE_PLAYLIST3
                            21538 ; 39   |
                            21539 ; 40   |#ifdef USE_PLAYLIST3
                            21540 ; 41   |void _reentrant ML_browsing_app_init(void);
                            21541 ; 42   |#endif  // USE_PLAYLIST3
                            21542 ; 43   |
                            21543 ; 44   |#endif
                            21544 
                            21546 
                            21547 ; 19   |#include "const.h"
                            21548 
                            21550 
                            21551 ; 1    |//******************************************************************************
                            21552 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            21553 ; 3    |//
                            21554 ; 4    |//  Use these values to reduce memory
                            21555 ; 5    |//;******************************************************************************
                            21556 ; 6    |
                            21557 ; 7    |#ifndef _CONST_H
                            21558 ; 8    |#define _CONST_H
                            21559 ; 9    |
                            21560 ; 10   |
                            21561 ; 11   |extern unsigned int _Y const_zero;    
                            21562 ; 12   |extern unsigned int _Y const_one;     
                            21563 ; 13   |extern unsigned int _Y const_two;     
                            21564 ; 14   |extern unsigned int _Y const_three;   
                            21565 ; 15   |extern unsigned int _Y const_four;    
                            21566 ; 16   |extern unsigned int _Y const_eight;   
                            21567 ; 17   |extern unsigned int _Y const_12;   
                            21568 ; 18   |extern unsigned int _Y const_16;   
                            21569 ; 19   |extern unsigned int _Y const_24;      
                            21570 ; 20   |extern unsigned int _Y const_32;     
                            21571 ; 21   |extern unsigned int _Y const_minus_1; 
                            21572 ; 22   |extern unsigned int _Y fract_one;     
                            21573 ; 23   |
                            21574 ; 24   |#endif
                            21575 
                            21577 
                            21578 ; 20   |#include "hwequ.h"
                            21579 
                            21581 
                            21582 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21583 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            21584 ; 3    |//  File        : hwequ.inc
                            21585 ; 4    |//  Description : STMP Hardware Constants
                            21586 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21587 ; 6    |
                            21588 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            21589 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            21590 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            21591 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            21592 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            21593 ; 12   |
                            21594 ; 13   |#if (!defined(HWEQU_INC))
                            21595 ; 14   |#define HWEQU_INC 1
                            21596 ; 15   |
                            21597 ; 16   |#include "types.h"
                            21598 ; 17   |#include "regsclkctrl.h"
                            21599 ; 18   |#include "regscore.h"
                            21600 ; 19   |#include "regscodec.h"
                            21601 ; 20   |#include "regsdcdc.h"
                            21602 ; 21   |#include "regsemc.h"
                            21603 ; 22   |#include "regsgpio.h"
                            21604 ; 23   |#include "regsi2c.h"
                            21605 ; 24   |#include "regsi2s.h"
                            21606 ; 25   |#include "regsicoll.h"
                            21607 ; 26   |#include "regslradc.h"
                            21608 ; 27   |#include "regspwm.h"
                            21609 ; 28   |#include "regsrevision.h"
                            21610 ; 29   |#include "regsrtc.h"
                            21611 ; 30   |#include "regsspare.h"
                            21612 ; 31   |#include "regsspi.h"
                            21613 ; 32   |#include "regsswizzle.h"
                            21614 ; 33   |#include "regssdram.h"
                            21615 ; 34   |#include "regstb.h"
                            21616 ; 35   |#include "regstimer.h"
                            21617 ; 36   |#include "regsusb20.h"
                            21618 ; 37   |#include "regsusb20phy.h"
                            21619 ; 38   |
                            21620 ; 39   |
                            21621 ; 40   |#endif // if (!@def(hwequ))
                            21622 ; 41   |
                            21623 
                            21625 
                            21626 ; 21   |#include "project.h"
                            21627 
                            21629 
                            21630 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21631 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21632 ; 3    |//  Filename: project.inc
                            21633 ; 4    |//  Description: 
                            21634 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21635 ; 6    |
                            21636 ; 7    |#if (!defined(_PROJECT_INC))
                            21637 ; 8    |#define _PROJECT_INC 1
                            21638 ; 9    |
                            21639 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21640 ; 11   |#include "hwequ.h"
                            21641 ; 12   |#else 
                            21642 ; 13   |//include "regscodec.inc"
                            21643 ; 14   |#endif
                            21644 ; 15   |
                            21645 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21646 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults ON) & 
                            21647 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm. STMP00012148
                            21648 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal). 
                            21649 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's specs can 
                            21650 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player mode.  
                            21651 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21652 ; 23   |
                            21653 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21654 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21655 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21656 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define below by defining
                            21657 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            21658 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21659 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21660 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot config above- 
                            21661 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down threshholds by maybe 50mV.
                            21662 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed.
                            21663 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21664 ; 35   |
                            21665 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21666 ; 37   |// MEDIA DEFINITIONS
                            21667 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21668 ; 39   |
                            21669 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            21670 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21671 ; 42   |#if defined(NAND1)
                            21672 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21673 ; 44   |#else 
                            21674 ; 45   |#if defined(NAND2)
                            21675 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21676 ; 47   |#else 
                            21677 ; 48   |#if defined(NAND3)
                            21678 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21679 ; 50   |#else 
                            21680 ; 51   |#if defined(NAND4)
                            21681 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21682 ; 53   |#else 
                            21683 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21684 ; 55   |#endif
                            21685 ; 56   |#endif
                            21686 ; 57   |#endif
                            21687 ; 58   |#endif
                            21688 ; 59   |
                            21689 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21690 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            21691 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it reads 0.  
                            21692 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21693 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it reads 1.
                            21694 ; 65   |//*** comment out if active high ****
                            21695 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21696 ; 67   |
                            21697 ; 68   |#if defined(SMEDIA)
                            21698 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            21699 ; 70   |#define NUM_SM_EXTERNAL 1
                            21700 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21701 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21702 ; 73   |#else 
                            21703 ; 74   |#if defined(MMC)
                            21704 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21705 ; 76   |#define NUM_SM_EXTERNAL 0
                            21706 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            21707 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21708 ; 79   |#else 
                            21709 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21710 ; 81   |#define NUM_SM_EXTERNAL 0
                            21711 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21712 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21713 ; 84   |#endif
                            21714 ; 85   |#endif
                            21715 ; 86   |
                            21716 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21717 ; 88   |// Mass Storage Class definitions
                            21718 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21719 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21720 ; 91   |#define MULTI_LUN_BUILD 1   
                            21721 ; 92   |
                            21722 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21723 ; 94   |//  SCSI
                            21724 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21725 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21726 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            21727 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21728 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21729 ; 100  |  #else
                            21730 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21731 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21732 ; 103  |  #endif
                            21733 ; 104  |#else
                            21734 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21735 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21736 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21737 ; 108  |  #else
                            21738 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21739 ; 110  |  #endif
                            21740 ; 111  |#endif
                            21741 ; 112  |
                            21742 ; 113  |
                            21743 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21744 ; 115  |
                            21745 ; 116  |
                            21746 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21747 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21748 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21749 ; 120  |#ifdef MMC
                            21750 ; 121  |#ifdef MTP_BUILD
                            21751 ; 122  |// --------------------
                            21752 ; 123  |// MTP and MMC
                            21753 ; 124  |// --------------------
                            21754 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21755 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21756 ; 127  |#else  // ifndef MTP_BUILD
                            21757 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21758 ; 129  |// --------------------
                            21759 ; 130  |// Player and MMC
                            21760 ; 131  |// --------------------
                            21761 ; 132  |#else
                            21762 ; 133  |// --------------------
                            21763 ; 134  |// USBMSC and MMC
                            21764 ; 135  |// --------------------
                            21765 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21766 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21767 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21768 ; 139  |#endif // ifdef MTP_BUILD
                            21769 ; 140  |#else  // ifndef MMC
                            21770 ; 141  |#ifdef MTP_BUILD
                            21771 ; 142  |// --------------------
                            21772 ; 143  |// MTP and NAND only
                            21773 ; 144  |// --------------------
                            21774 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21775 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21776 ; 147  |#else  // ifndef MTP_BUILD
                            21777 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21778 ; 149  |// --------------------
                            21779 ; 150  |// Player and NAND only
                            21780 ; 151  |// --------------------
                            21781 ; 152  |#else
                            21782 ; 153  |// --------------------
                            21783 ; 154  |// USBMSC and NAND only
                            21784 ; 155  |// --------------------
                            21785 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21786 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21787 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21788 ; 159  |#endif // ifdef MTP_BUILD
                            21789 ; 160  |#endif // ifdef MMC 
                            21790 ; 161  |
                            21791 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21792 ; 163  |#if (defined(MTP_BUILD))
                            21793 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21794 ; 165  |
                            21795 ; 166  |////!
                            21796 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21797 ; 168  |////!
                            21798 ; 169  |///
                            21799 ; 170  |#include <types.h>
                            21800 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21801 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21802 ; 173  |#endif
                            21803 ; 174  |
                            21804 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21805 ; 176  |// These are needed here for Mass Storage Class
                            21806 ; 177  |// Needs to be cleaned up
                            21807 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21808 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21809 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21810 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21811 ; 182  |
                            21812 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            21813 ; 184  |
                            21814 ; 185  |#endif
                            21815 ; 186  |
                            21816 ; 187  |
                            21817 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21818 ; 189  |// SmartMedia/NAND defs
                            21819 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21820 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21821 ; 192  |
                            21822 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21823 ; 194  |// Sysloadresources defs
                            21824 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21825 ; 196  |
                            21826 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21827 ; 198  |// MMC defs
                            21828 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21829 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21830 ; 201  |
                            21831 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21832 ; 203  |// SPI defs
                            21833 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21834 ; 205  |
                            21835 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21836 ; 207  |// Global media defs
                            21837 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21838 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            21839 ; 210  |
                            21840 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21841 ; 212  |// DO NOT CHANGE THESE!!!
                            21842 ; 213  |#define SM_MAX_PARTITIONS 4
                            21843 ; 214  |#define MAX_HANDLES 2
                            21844 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21845 ; 216  |
                            21846 ; 217  |
                            21847 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21848 ; 219  |// Battery LRADC Values 
                            21849 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21850 ; 221  |// brownout trip point in mV (moved by RS)
                            21851 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21852 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21853 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            21854 ; 225  |//     audio recording to media.
                            21855 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21856 ; 227  |
                            21857 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                            21858 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline voltage to do a refresh.
                            21859 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21860 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21861 ; 232  |
                            21862 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc presence.
                            21863 ; 234  |
                            21864 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21865 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat check.
                            21866 ; 237  |#if (!defined(CLCD))
                            21867 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21868 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21869 ; 240  |#else 
                            21870 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            21871 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21872 ; 243  |#endif
                            21873 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21874 ; 245  |
                            21875 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21876 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIon.
                            21877 ; 248  |// See mp3 encoder overlay.
                            21878 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21879 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21880 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21881 ; 252  |
                            21882 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21883 ; 254  |// Voice recording filenames
                            21884 ; 255  |// number of digits in filename Vxxx.wav
                            21885 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21886 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21887 ; 258  |
                            21888 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21889 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21890 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21891 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21892 ; 263  |#if defined(DEVICE_3500)
                            21893 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21894 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21895 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            21896 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, & demo player)
                            21897 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21898 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21899 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21900 ; 271  |
                            21901 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn when bias not yet ready.
                            21902 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21903 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevention if you use rec button from outside voice menu.
                            21904 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latency in the record-from-music-menu use-case.
                            21905 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21906 ; 277  |
                            21907 ; 278  |#else 
                            21908 ; 279  |// STMP3410
                            21909 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21910 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21911 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21912 ; 283  |#endif
                            21913 ; 284  |
                            21914 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21915 ; 286  |// Number of available soft timers
                            21916 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21917 ; 288  |#if defined(SYNC_LYRICS)
                            21918 ; 289  |#define SOFT_TIMERS 10
                            21919 ; 290  |#else 
                            21920 ; 291  |#if defined(JPEG_DECODER)
                            21921 ; 292  |#define SOFT_TIMERS 10
                            21922 ; 293  |#else 
                            21923 ; 294  |#define SOFT_TIMERS 9
                            21924 ; 295  |#endif
                            21925 ; 296  |#endif
                            21926 ; 297  |
                            21927 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            21928 ; 299  |//  sizes
                            21929 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21930 ; 301  |#if defined(MMC)
                            21931 ; 302  |#if defined(USE_PLAYLIST5)
                            21932 ; 303  |#define MENU_STACK_SIZE 1500
                            21933 ; 304  |#else 
                            21934 ; 305  |#define MENU_STACK_SIZE 1250
                            21935 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21936 ; 307  |#else 
                            21937 ; 308  |#if defined(USE_PLAYLIST5)
                            21938 ; 309  |#define MENU_STACK_SIZE 1500
                            21939 ; 310  |#else 
                            21940 ; 311  |#define MENU_STACK_SIZE 1250
                            21941 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21942 ; 313  |#endif //if @def('MMC')
                            21943 ; 314  |
                            21944 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 750 else 550 for other builds? TOVERIFY. MYALLOC
                            21945 ; 316  |// 
                            21946 ; 317  |#define STACK_L1_SIZE 750
                            21947 ; 318  |#define STACK_L2_SIZE 100
                            21948 ; 319  |#define STACK_L3_SIZE 160
                            21949 ; 320  |
                            21950 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21951 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21952 ; 323  |// is ok with switching code.
                            21953 ; 324  |#if defined(MTP_BUILD)
                            21954 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21955 ; 326  |#endif
                            21956 ; 327  |
                            21957 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21958 ; 329  |// maximum number of nested funclets 
                            21959 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21960 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21961 ; 332  |
                            21962 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21963 ; 334  |//    LCD DEFINITIONS
                            21964 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21965 ; 336  |
                            21966 ; 337  |#define SPACE_CHAR 0x000020          
                            21967 ; 338  |#define ZERO_CHAR 0x000030
                            21968 ; 339  |#define COLON_CHAR 0x00003A
                            21969 ; 340  |#define PERIOD_CHAR 0x00002E
                            21970 ; 341  |
                            21971 ; 342  |#if (defined(S6B33B0A_LCD))
                            21972 ; 343  |#define LCD_X_SIZE 128
                            21973 ; 344  |#define LCD_Y_SIZE 159
                            21974 ; 345  |#endif
                            21975 ; 346  |
                            21976 ; 347  |#if (defined(SED15XX_LCD))
                            21977 ; 348  |#define LCD_X_SIZE 128
                            21978 ; 349  |#define LCD_Y_SIZE 64
                            21979 ; 350  |#endif
                            21980 ; 351  |
                            21981 ; 352  |
                            21982 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21983 ; 354  |//   Details on Customizing Contrast
                            21984 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21985 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21986 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21987 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21988 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21989 ; 360  |//   unless the ezact sequence is remembered.
                            21990 ; 361  |//   To find out what range your player supports: 
                            21991 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21992 ; 363  |//;;;;;;
                            21993 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21994 ; 365  |// recommended calibration using player -- uncomment 
                            21995 ; 366  |//;;;;;;
                            21996 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21997 ; 368  |////////////////////////////
                            21998 ; 369  |#if (defined(DEMO_HW))
                            21999 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi LCD (June6'05)
                            22000 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            22001 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            22002 ; 373  |#else 
                            22003 ; 374  |
                            22004 ; 375  |#if (defined(S6B33B0A_LCD))
                            22005 ; 376  |#define LCD_MAX_CONTRAST 210
                            22006 ; 377  |#define LCD_MIN_CONTRAST 160    
                            22007 ; 378  |#endif
                            22008 ; 379  |
                            22009 ; 380  |#if (defined(SED15XX_LCD))
                            22010 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            22011 ; 382  |// Engineering board regs support range [17-37].
                            22012 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            22013 ; 384  |//   One default contrast range [24-42] works for both.
                            22014 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            22015 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            22016 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            22017 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            22018 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            22019 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            22020 ; 391  |
                            22021 ; 392  |#if (defined(NEWSHINGYIH))
                            22022 ; 393  |#define LCD_MAX_CONTRAST 250
                            22023 ; 394  |#define LCD_MIN_CONTRAST 0
                            22024 ; 395  |#else 
                            22025 ; 396  |//-----
                            22026 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            22027 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for both LCDs.
                            22028 ; 399  |#define LCD_MAX_CONTRAST 250
                            22029 ; 400  |#define LCD_MIN_CONTRAST 0
                            22030 ; 401  |
                            22031 ; 402  |//=====
                            22032 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            22033 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this historic ver.
                            22034 ; 405  |//LCD_MAX_CONTRAST equ 42
                            22035 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            22036 ; 407  |
                            22037 ; 408  |#endif
                            22038 ; 409  |#endif
                            22039 ; 410  |
                            22040 ; 411  |#endif
                            22041 ; 412  |
                            22042 ; 413  |//////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22043 ; 414  |// The default value of the lcd contrast in % of range
                            22044 ; 415  |//   the default value is used when no settings.dat is available
                            22045 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            22046 ; 417  |
                            22047 ; 418  |#if (defined(S6B33B0A_LCD))
                            22048 ; 419  |// 60% of range is default value
                            22049 ; 420  |#define DEFAULT_CONTRAST 50 
                            22050 ; 421  |#endif
                            22051 ; 422  |
                            22052 ; 423  |#if (defined(SED15XX_LCD))
                            22053 ; 424  |// % of range is default value (was 60%)
                            22054 ; 425  |#define DEFAULT_CONTRAST 50 
                            22055 ; 426  |#endif
                            22056 ; 427  |
                            22057 ; 428  |
                            22058 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            22059 ; 430  |// make lower when doing calibration
                            22060 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            22061 ; 432  |
                            22062 ; 433  |
                            22063 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            22064 ; 435  |// For FFWD and RWND
                            22065 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            22066 ; 437  |#define SECONDS_TO_SKIP 1
                            22067 ; 438  |#define SECONDS_TO_SKIP1 3
                            22068 ; 439  |#define SECONDS_TO_SKIP2 6
                            22069 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            22070 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            22071 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22072 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            22073 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22074 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            22075 ; 446  |
                            22076 ; 447  |// For audible FFW/RWD
                            22077 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            22078 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            22079 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            22080 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            22081 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22082 ; 453  |#define LEVEL1_BOUNDARY 17 
                            22083 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22084 ; 455  |#define LEVEL2_BOUNDARY 33 
                            22085 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            22086 ; 457  |#define LEVEL3_BOUNDARY 50 
                            22087 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            22088 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            22089 ; 460  |// Short Song Time, songs too short to play.
                            22090 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            22091 ; 462  |
                            22092 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            22093 ; 464  |// MP3 Sync Values
                            22094 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            22095 ; 466  |// # bytes to look for sync before marking it bad
                            22096 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            22097 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            22098 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            22099 ; 470  |// once we have sync'd, the isr should be called this frequently
                            22100 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            22101 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            22102 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            22103 ; 474  |
                            22104 ; 475  |
                            22105 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            22106 ; 477  |//// Multi-Stage Volume Control Definitions
                            22107 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            22108 ; 479  |//// Use Multi-Stage Volume
                            22109 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            22110 ; 481  |
                            22111 ; 482  |//// Master Volume definitions
                            22112 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            22113 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            22114 ; 485  |
                            22115 ; 486  |//// DAC-Mode definitions
                            22116 ; 487  |//// Adjusts 0dB point
                            22117 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            22118 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            22119 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines above.
                            22120 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            22121 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provides 1.5 dB gain on Stmp34x0; 
                            22122 ; 493  |//                                               Max gain possible: 8 step diff would provide +12dB gain.   
                            22123 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            22124 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            22125 ; 496  |
                            22126 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            22127 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            22128 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                            22129 ; 500  |
                            22130 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not the default
                            22131 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoint.
                            22132 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            22133 ; 504  |
                            22134 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the default
                            22135 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            22136 ; 507  |
                            22137 ; 508  |
                            22138 ; 509  |//// Line In definitions (used for Line-In 1)
                            22139 ; 510  |//// 0dB point of the Line In
                            22140 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            22141 ; 512  |//// Minimum volume of Line In
                            22142 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            22143 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            22144 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            22145 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            22146 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            22147 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS+1)
                            22148 ; 519  |
                            22149 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            22150 ; 521  |//// 0dB point of the Line In
                            22151 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            22152 ; 523  |//// Minimum volume of Line In
                            22153 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            22154 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            22155 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            22156 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            22157 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            22158 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            22159 ; 530  |
                            22160 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            22161 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid deadlock states & recovers. 
                            22162 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            22163 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            22164 ; 535  |
                            22165 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            22166 ; 537  |////
                            22167 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            22168 ; 539  |////
                            22169 ; 540  |///
                            22170 ; 541  |#include <types.h>
                            22171 ; 542  |extern volatile WORD g_wActivityState;
                            22172 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            22173 ; 544  |
                            22174 ; 545  |void _reentrant Init5VSense(void);
                            22175 ; 546  |void _reentrant ServiceDCDC(void);
                            22176 ; 547  |
                            22177 ; 548  |////////////////////////////////////////////////////////////////////////////
                            22178 ; 549  |//// JPEG Thumbnail Mode Setting
                            22179 ; 550  |//// number of column in thumbnail mode
                            22180 ; 551  |#define THUMBNAIL_X 2           
                            22181 ; 552  |//// number of row in  thumbnail mode
                            22182 ; 553  |#define THUMBNAIL_Y 2           
                            22183 ; 554  |//// thumbnail boundary offset x
                            22184 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            22185 ; 556  |//// thumbnail boundary offset y
                            22186 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            22187 ; 558  |
                            22188 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            22189 ; 560  |
                            22190 
                            22192 
                            22193 ; 22   |#include "sysmem.h"
                            22194 
                            22196 
                            22197 ; 1    |//;******************************************************************************
                            22198 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            22199 ; 3    |//; File: sysmem.h
                            22200 ; 4    |//; ST System Memory Externs
                            22201 ; 5    |//;******************************************************************************
                            22202 ; 6    |
                            22203 ; 7    |#ifndef SYSMEM_XREF_C
                            22204 ; 8    |#define SYSMEM_XREF_C
                            22205 ; 9    |
                            22206 ; 10   |// Variables in X
                            22207 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            22208 ; 12   |extern unsigned int _X g_wDecoderSR;
                            22209 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            22210 ; 14   |extern unsigned int _X g_wEncoderSR;
                            22211 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            22212 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            22213 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            22214 ; 18   |extern unsigned int _X g_wSysError;
                            22215 ; 19   |#ifdef TRACEBUF_EN
                            22216 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            22217 ; 21   |extern unsigned int _X g_wTracePointer;
                            22218 ; 22   |#endif
                            22219 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            22220 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            22221 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            22222 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            22223 ; 27   |extern unsigned int _X g_wEncModuleState;
                            22224 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            22225 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA file navigation
                            22226 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file position play-through indicator
                            22227 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until confirmed we can use g_wSongByteTotalConsumedHigh/Low
                            22228 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            22229 ; 33   |
                            22230 ; 34   |// Variables in Y
                            22231 ; 35   |extern int          _Y g_VolumeBias;
                            22232 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            22233 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            22234 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            22235 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            22236 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            22237 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            22238 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            22239 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            22240 ; 44   |extern unsigned int _Y g_iSongType;
                            22241 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            22242 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            22243 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            22244 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            22245 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            22246 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            22247 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            22248 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            22249 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            22250 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            22251 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            22252 ; 56   |
                            22253 ; 57   |#endif  // SYSMEM_XREF_C
                            22254 
                            22256 
                            22257 ; 23   |
                            22258 ; 24   |#define RECORD_SETTINGS_DISPLAY_ALL (1<<DISPLAY_CLEAR_DISPLAY_BITPOS) |\ 
                            22259 ; 25   |                                    (1<<DISPLAY_PLAYSTATE_BITPOS)     |\ 
                            22260 ; 26   |                                    (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            22261 ; 27   |                                    (1<<DISPLAY_LOCK_BITPOS)|\ 
                            22262 ; 28   |                                    (1<<DISPLAY_MISC_BITPOS)|\ 
                            22263 ; 29   |                                    (1<<DISPLAY_DISK_BITPOS)|\ 
                            22264 ; 30   |                                    (1<<DISPLAY_BATTERY_BITPOS)
                            22265 ; 31   |
                            22266 ; 32   |
                            22267 ; 33   |_P struct MenuItem HeadingItems[]={
                            22268 
                            22269 
P:0000                      22270         org     p,".pdatarecordsettingsmenu",init:
                            22271 FHeadingItems:
P:0000 000000 0001B2        22272         dc      $000000,$0001b2,$000000,$000018,$000000,$0001aa,$000000,$000020
       000000 000018              
       000000 0001AA              
       000000 000020              
P:0008 000000 0001C4        22273         dc      $000000,$0001c4,$000000,$000028,$000000,$0001b1,$000000,$000030
       000000 000028              
       000000 0001B1              
       000000 000030              
P:0010 000000 0001A9        22274         dc      $000000,$0001a9,$000000,$000038
       000000 000038              
                            22275 
                            22276 ; 34   |    { 0,RSRC_STRING_SOURCE      ,0  ,24},
                            22277 ; 35   |    { 0,RSRC_STRING_ENCODER     ,0  ,32},
                            22278 ; 36   |    { 0,RSRC_STRING_CHANNELS    ,0  ,40},
                            22279 ; 37   |    { 0,RSRC_STRING_DEVICE      ,0  ,48},
                            22280 ; 38   |    { 0,RSRC_STRING_SAMPLE_RATE ,0  ,56},
                            22281 ; 39   |#ifdef S6B33B0A_LCD
                            22282 ; 40   |    { 0,RSRC_STRING_BIT_RATE    ,0  ,64},
                            22283 ; 41   |    { 0,RSRC_STRING_MODE        ,0  ,72},
                            22284 ; 42   |    { 0,RSRC_STRING_SPACES      ,0  ,80}
                            22285 ; 43   |#endif
                            22286 ; 44   |
                            22287 ; 45   |#ifdef SED15XX_LCD
                            22288 
P:0014 000001 000270        22289         dc      $000001,$000270,$000000,$000020,$000001,$000280,$000000,$000028
       000000 000020              
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
       000001 000280              
       000000 000028              
P:001C 000001 0001C5        22290         dc      $000001,$0001c5,$000000,$000030
       000000 000030              
                            22291 
                            22292 ; 46   |    { 1,RSRC_STRING_BIT_RATE    ,0  ,32},
                            22293 ; 47   |    { 1,RSRC_STRING_MODE        ,0  ,40},
                            22294 ; 48   |    { 1,RSRC_STRING_SPACES      ,0  ,48}
                            22295 ; 49   |#endif    
                            22296 
                            22305 
                            22306 ; 50   |    };
                            22307 ; 51   |
                            22308 ; 52   |_P struct MenuItem SelectionItems[]={
                            22309 
                            22310 FSelectionItems:
P:0020 000000 0001B2        22311         dc      $000000,$0001b2,$000030,$000018,$000000,$0001aa,$000030,$000020
       000030 000018              
       000000 0001AA              
       000030 000020              
P:0028 000000 0001C4        22312         dc      $000000,$0001c4,$000030,$000028,$000000,$0001b1,$000030,$000030
       000030 000028              
       000000 0001B1              
       000030 000030              
P:0030 000000 0001A9        22313         dc      $000000,$0001a9,$000030,$000038
       000030 000038              
                            22314 
                            22315 ; 53   |    { 0,RSRC_STRING_SOURCE      ,48  ,24},
                            22316 ; 54   |    { 0,RSRC_STRING_ENCODER     ,48  ,32},
                            22317 ; 55   |    { 0,RSRC_STRING_CHANNELS    ,48  ,40},
                            22318 ; 56   |    { 0,RSRC_STRING_DEVICE      ,48  ,48},
                            22319 ; 57   |    { 0,RSRC_STRING_SAMPLE_RATE ,48  ,56},
                            22320 ; 58   |#ifdef S6B33B0A_LCD
                            22321 ; 59   |    { 0,RSRC_STRING_BIT_RATE    ,48  ,64},
                            22322 ; 60   |    { 0,RSRC_STRING_SONG        ,48  ,72},
                            22323 ; 61   |    { 0,RSRC_STRING_EXIT_MENU   ,48  ,80}
                            22324 ; 62   |#endif
                            22325 ; 63   |
                            22326 ; 64   |#ifdef SED15XX_LCD
                            22327 
P:0034 000001 000270        22328         dc      $000001,$000270,$000030,$000020,$000001,$00027f,$000030,$000028
       000030 000020              
       000001 00027F              
       000030 000028              
P:003C 000001 00011E        22329         dc      $000001,$00011e,$000030,$000030
       000030 000030              
                            22330 
                            22331 ; 65   |    { 1,RSRC_STRING_BIT_RATE    ,48  ,32},
                            22332 ; 66   |    { 1,RSRC_STRING_SONG        ,48  ,40},
                            22333 ; 67   |    { 1,RSRC_STRING_EXIT_MENU   ,48  ,48}
                            22334 ; 68   |#endif    
                            22335 
                            22338 
                            22339 ; 69   |    };
                            22340 ; 70   |
                            22341 ; 71   |struct RecorderSettings g_RecorderSettings[3]={{RSRC_ENC_ADPCM_MOD_CODE,ENCODER_FIRST,CHANNELS_MONO,DESTINATION_INTERNAL,8000,1,128,MODE_SONG}, //for MIC
                            22342 
                            22343 
Y:0000                      22344         org     y,".ydatarecordsettingsmenu",init:
                            22345 Fg_RecorderSettings:
Y:0000 0000A1 000000        22346         dc      $0000a1,$000000,$000001,$000000,$001f40,$000001,$000080,$000001
       000001 000000              
       001F40 000001              
       000080 000001              
Y:0008 0000A1 000000        22347         dc      $0000a1,$000000,$000002,$000000,$00ac44,$000001,$000080,$000001
       000002 000000              
       00AC44 000001              
       000080 000001              
Y:0010 0000A1 000000        22348         dc      $0000a1,$000000,$000002,$000000,$00ac44,$000001,$000080,$000001
       000002 000000              
       00AC44 000001              
       000080 000001              
                            22361 
                            22362 ; 72   |                                               {RSRC_ENC_ADPCM_MOD_CODE,ENCODER_FIRST,CHANNELS_STEREO,DESTINATION_INTERNAL,44100,1,128,MODE_SONG},   //for FM
                            22363 ; 73   |                                               {RSRC_ENC_ADPCM_MOD_CODE,ENCODER_FIRST,CHANNELS_STEREO,DESTINATION_INTERNAL,44100,1,128,MODE_SONG}}; //for Line-in
                            22364 ; 74   |// controls which setting is shown first in menu
                            22365 ; 75   |int g_iSourceSetting = SOURCE_MIC;
                            22366 
                            22367 Fg_iSourceSetting:
Y:0018 000000               22368         dc      $000000
                            22371 
                            22372 ; 76   |
                            22373 ; 77   |// default source
                            22374 ; 78   |int g_ADCsource=SOURCE_MIC;
                            22375 
                            22376 Fg_ADCsource:
Y:0019 000000               22377         dc      $000000
                            22380 
                            22381 ; 79   |int g_ADCNumChannels = CHANNELS_MONO;
                            22382 
                            22383 Fg_ADCNumChannels:
Y:001A 000001               22384         dc      $000001
                            22387 
                            22388 ; 80   |
                            22389 ; 81   |extern g_wEncoderMode;
                            22390 ; 82   |// only support 16 bit PCM
                            22391 ; 83   |WORD g_PCMBits = 16;
                            22392 
                            22393 Fg_PCMBits:
Y:001B 000010               22394         dc      $000010
                            22397 
                            22398 ; 84   |
                            22399 ; 85   |#ifdef CLCD
                            22400 ; 86   |int prev_x_pos[RECORDSETTINGSMENU_COUNT];   // for settingsmenu displaylist
                            22401 ; 87   |#endif
                            22402 ; 88   |
                            22403 ; 89   |/*
                            22404 ; 90   |This menu is set up to provide the user a method to choose the different settings associated with the recording functionality.
                            22405 ; 91   |
                            22406 ; 92   |
                            22407 ; 93   |The general makeup of the screen will be as follows:
                            22408 ; 94   |
                            22409 ; 95   |  /----------------------
                            22410 ; 96   |  /
                            22411 ; 97   |  /       RECORD SETTINGS
                            22412 ; 98   |  /
                            22413 ; 99   |  / Source:         MIC/FM/LINEIN
                            22414 ; 100  |  / Encoder:        ADPCM
                            22415 ; 101  |  / Channels:       MONO/STEREO
                            22416 ; 102  |  / Destination:    INTERNAL/EXTERNAL
                            22417 ; 103  |  / Sample Rate:    4 kHz/8 kHz/16kHz
                            22418 ; 104  |  /----------------------
                            22419 ; 105  |
                            22420 ; 106  |  Each option will be a seperate paged list:
                            22421 ; 107  |    SourceListInfo
                            22422 ; 108  |    EncoderListInfo
                            22423 ; 109  |    ChannelListInfo
                            22424 ; 110  |    DestinationListInfo
                            22425 ; 111  |    SampleRateListInfo
                            22426 ; 112  |
                            22427 ; 113  |  Encoder, Channel, Destination, SampleRate will all be settings for each source option 
                            22428 ; 114  |  (allowing the user to set the settings for both FM recording and MIC recording)
                            22429 ; 115  |
                            22430 ; 116  |  Because of this, when the source changes, the paged lists for the other options will have to be
                            22431 ; 117  |  modified for the current settings for that source.
                            22432 ; 118  |
                            22433 ; 119  |  Also, when the encoder is changed, it is possible that the available sample rates will change, or that mono/stereo 
                            22434 ; 120  |  is not available, so these options will have to be re-initialized.
                            22435 ; 121  |
                            22436 ; 122  |  This menu currently only supports changing from MIC to FM, changing the destination from internal to external, and 
                            22437 ; 123  |  modifying the sample rate.
                            22438 ; 124  |
                            22439 ; 125  |*/
                            22440 ; 126  |
                            22441 ; 127  |
                            22442 ; 128  |/////////////////////////////////////////////////////////////////////////////////////////
                            22443 ; 129  |//
                            22444 ; 130  |//>  Name:          void _reentrant CopyItems(WORD iItems, struct MenuItem *pItems, struct MenuItem _P *pSource)
                            22445 ; 131  |//
                            22446 ; 132  |//   Type:          Function (settings menu entry point)
                            22447 ; 133  |//
                            22448 ; 134  |//   Description:   This copies a list of items from P memory (overlayed) to Y memory (where it is used by the displaylists functions)
                            22449 ; 135  |//
                            22450 ; 136  |//   Inputs:        iItems          Number of items to copy
                            22451 ; 137  |//                  pListStruct     Pointer to the PagedListStructure to be filled.
                            22452 ; 138  |//                  pItems          Pointer to the list of items to be set up.
                            22453 ; 139  |//
                            22454 ; 140  |//   Outputs:       None
                            22455 ; 141  |//
                            22456 ; 142  |//   Notes:         This is used to fill out the block of information required to display the menu
                            22457 ; 143  |//
                            22458 ; 144  |//<
                            22459 ; 145  |//////////////////////////////////////////////////////////////////////////////////////////
                            22460 ; 146  |void _reentrant CopyItems(WORD iItems, struct MenuItem *pItems, struct MenuItem _P *pSource)
                            22461 ; 147  |{
                            22462 
P:0000                      22463         org     p,".ptextrecordsettingsmenu":
                            22472 FCopyItems:
                            22485 
                            22486 ; 148  |    WORD i;
                            22487 ; 149  |
                            22488 ; 150  |    WORD *pPtr = (WORD*)pItems;
                            22489 
P:0000 221600         2    222491         move    r0,r6
                            22497 
                            22498 ; 151  |    WORD _P *pSrc = (WORD _P *)pSource;
                            22499 
P:0001 229200         2    422501         move    r4,r2
                            22503 
                            22504 ; 152  |
                            22505 ; 153  |    for(i=0;i<sizeof(struct MenuItem)*iItems;i++)
                            22506 
P:0002 20001B         2    622508         clr     b   
P:0003 45F400 000001  3    922510         move    #>1,x1
P:0005 200033         2   1122511         lsl     a
P:0006 200033         2   1322512         lsl     a
P:0007 0AF080 rrrrrr  6   1922514         jmp     L4
                            22515 
                            22516 ; 154  |        *pPtr++ = *pSrc++;
                            22517 
P:0009 07DA86         6   2522519 L3:     movem   p:(r2)+,y0
P:000A 4E5E00         2   2722520         move    y0,y:(r6)+
P:000B 200068         2   2922522         add     x1,b
P:000C 218600         2   3122523 L4:     move    a1,y0
P:000D 2A0000         2   3322524         move    #0,a2
P:000E 2B0000         2   3522525         move    #0,b2
P:000F 20000D         2   3722526         cmp     a,b
P:0010 0AF0A9 rrrrrr  6   4322527         jlt     L3
                            22528 
                            22529 ; 155  |}
                            22530 
P:0012 00000C         4   4722532         rts
                            22539 
                            22540 ; 156  |
                            22541 ; 157  |
                            22542 ; 158  |/////////////////////////////////////////////////////////////////////////////////////////
                            22543 ; 159  |//
                            22544 ; 160  |//>  Name:          void _reentrant FillRecordSettingsPagedList(struct PagedListStructure *pListStructure, struct MenuItem *pItems)
                            22545 ; 161  |//
                            22546 ; 162  |//   Type:          Function (settings menu entry point)
                            22547 ; 163  |//
                            22548 ; 164  |//   Description:   This function is used to initialize the paged list structure for the headings column
                            22549 ; 165  |//
                            22550 ; 166  |
                            22551 ; 167  |//   Inputs:        pListStruct     Pointer to the PagedListStructure to be filled.
                            22552 ; 168  |//                  pItems          Pointer to the list of items to be set up.
                            22553 ; 169  |//
                            22554 ; 170  |//   Outputs:       None
                            22555 ; 171  |//
                            22556 ; 172  |//   Notes:         This is used to fill out the block of information required to display the menu
                            22557 ; 173  |//
                            22558 ; 174  |//<
                            22559 ; 175  |//////////////////////////////////////////////////////////////////////////////////////////
                            22560 ; 176  |void _reentrant FillRecordSettingsHeadingsPagedList(struct PagedListStructure *pListStructure, struct MenuItem *pItems)
                            22561 ; 177  |{
                            22562 
                            22574 FFillRecordSettingsHeadingsPagedList:
P:0013 055F7C         2   4922575         movec   ssh,y:(r7)+
                            22582 
                            22583 ; 178  |    pListStructure->m_iNormalDisplayMsg   =LCD_PRINT_STRING_RSRC;
                            22584 
P:0014 54F400 030007  3   5222586         move    #196615,a1
P:0016 5C6000         2   5422587         move    a1,y:(r0)
                            22588 
                            22589 ; 179  |    pListStructure->m_iSelectedDisplayMsg =LCD_PRINT_STRING_RSRC;
                            22590 
P:0017 045816         4   5822592         lua     (r0)+,r6
P:0018 000000         2   6022593         nop
P:0019 5C6600         2   6222594         move    a1,y:(r6)
                            22595 
                            22596 ; 180  |    pListStructure->m_pItems = pItems;
                            22597 
P:001A 3E0300         2   6422599         move    #3,n6
P:001B 221600         2   6622600         move    r0,r6
P:001C 000000         2   6822601         nop
P:001D 204E00         2   7022602         move    (r6)+n6
P:001E 6C6600         2   7222603         move    r4,y:(r6)
                            22604 
                            22605 ; 181  |    pListStructure->m_iItems = RECORDSETTINGSMENU_COUNT;
                            22606 
P:001F 3E0200         2   7422608         move    #2,n6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0020 221600         2   7622609         move    r0,r6
P:0021 000000         2   7822610         nop
P:0022 204E00         2   8022611         move    (r6)+n6
P:0023 56F400 000008  3   8322615         move    #>8,a
P:0025 5E6600         2   8522616         move    a,y:(r6)
                            22617 
                            22618 ; 182  |    CopyItems(RECORDSETTINGSMENU_COUNT, pItems, HeadingItems);
                            22619 
P:0026 229000         2   8722621         move    r4,r0
P:0027 64F400 rrrrrr  3   9022622         move    #FHeadingItems,r4
P:0029 0BF080 rrrrrr  6   9622623         jsr     FCopyItems
                            22627 
                            22628 ; 183  |}
                            22629 
P:002B 05FF7C         4  10022631         movec   y:-(r7),ssh
P:002C 000000         2  10222634         nop
P:002D 00000C         4  10622635         rts
                            22637 
                            22638 ; 184  |
                            22639 ; 185  |
                            22640 ; 186  |
                            22641 ; 187  |/////////////////////////////////////////////////////////////////////////////////////////
                            22642 ; 188  |//
                            22643 ; 189  |//>  Name:          _reentrant void SetupItemsPerSource(struct RecorderSettings *pSource,struct MenuItem *pItems) 
                            22644 ; 190  |//
                            22645 ; 191  |//   Type:          Function (settings menu entry point)
                            22646 ; 192  |//
                            22647 ; 193  |//   Description:   This function is a helper function for FillRecordSettingsPagedList(), it sets up 
                            22648 ; 194  |//                  the values in the item list based on what is stored in the RecorderSettings structure
                            22649 ; 195  |//
                            22650 ; 196  |//   Inputs:        pSource         Pointer to the Recorder settings structure to use
                            22651 ; 197  |//                  pItems          Pointer to the list of items to be set up.
                            22652 ; 198  |//
                            22653 ; 199  |//   Outputs:       None
                            22654 ; 200  |//
                            22655 ; 201  |//   Notes:         
                            22656 ; 202  |//
                            22657 ; 203  |//<
                            22658 ; 204  |//////////////////////////////////////////////////////////////////////////////////////////
                            22659 ; 205  |_reentrant void SetupItemsPerSource(struct RecorderSettings *pSource,struct MenuItem *pItems) 
                            22660 ; 206  |{
                            22661 
                            22668 FSetupItemsPerSource:
                            22677 
                            22678 ; 207  |    WORD *pPtr = (WORD*)pItems;
                            22679 ; 208  |
                            22680 ; 209  |    pPtr+=5;//skip past the first entry, and align with the resource number
                            22681 
P:002E 3C0500         2  10822683         move    #5,n4
P:002F 000000         2  11022684         nop
P:0030 044C16         4  11422685         lua     (r4)+n4,r6
                            22688 
                            22689 ; 210  |
                            22690 ; 211  |    switch(pSource->m_EncoderNo)
                            22691 
P:0031 045815         4  11822693         lua     (r0)+,r5
P:0032 000000         2  12022694         nop
P:0033 5FE500         2  12222695         move    y:(r5),b
P:0034 56F400 000002  3  12522696         move    #>2,a
P:0036 2B0000         2  12722697         move    #0,b2
P:0037 56F40D 000003  3  13022698         cmp     a,b     #>3,a
P:0039 0AF0AA rrrrrr  6  13622699         jeq     L7
P:003B 56F40D 000001  3  13922700         cmp     a,b     #>1,a
P:003D 0AF0AA rrrrrr  6  14522701         jeq     L8
P:003F 20000D         2  14722702         cmp     a,b
P:0040 0AF0AA rrrrrr  6  15322703         jeq     L6
                            22704 
                            22705 ; 212  |    {
                            22706 ; 213  |        default:
                            22707 ; 214  |        case ENCODER_IMADPCM:
                            22708 ; 215  |            *pPtr=  RSRC_STRING_IMADPCM;
                            22709 
P:0042 56F400 0001AD  3  15622711         move    #429,a
P:0044 5C6600         2  15822712         move    a1,y:(r6)
                            22713 
                            22714 ; 216  |            break;
                            22715 
P:0045 0AF080 rrrrrr  6  16422717         jmp     L11
                            22718 
                            22719 ; 217  |        case ENCODER_MSADPCM:
                            22720 ; 218  |           *pPtr=  RSRC_STRING_MSADPCM;
                            22721 
P:0047 46F400 0001AC  3  16722723 L6:     move    #428,y0
P:0049 4E6600         2  16922724         move    y0,y:(r6)
                            22725 
                            22726 ; 219  |            break;
                            22727 
P:004A 0AF080 rrrrrr  6  17522729         jmp     L11
                            22730 
                            22731 ; 220  |        case ENCODER_PCM:
                            22732 ; 221  |           *pPtr=  RSRC_STRING_PCM;
                            22733 
P:004C 46F400 0001AE  3  17822735 L7:     move    #430,y0
P:004E 4E6600         2  18022736         move    y0,y:(r6)
                            22737 
                            22738 ; 222  |            break;
                            22739 
P:004F 0AF080 rrrrrr  6  18622741         jmp     L11
                            22742 
                            22743 ; 223  |        case ENCODER_MP3:
                            22744 ; 224  |            *pPtr=  RSRC_STRING_MP3;
                            22745 
P:0051 47F400 000201  3  18922747 L8:     move    #$201,y1
P:0053 4F6600         2  19122748         move    y1,y:(r6)
                            22749 
                            22750 ; 225  |        break;
                            22751 ; 226  |    }
                            22752 ; 227  |    pPtr+=sizeof(struct MenuItem);
                            22753 
P:0054 3D0400         2  19322755 L11:    move    #4,n5
P:0055 23BE00         2  19522756         move    n5,n6
P:0056 000000         2  19722757         nop
P:0057 204E00         2  19922758         move    (r6)+n6
                            22759 
                            22760 ; 228  |
                            22761 ; 229  |    switch(pSource->m_iChannels)
                            22762 
P:0058 380200         2  20122764         move    #2,n0
P:0059 000000         2  20322765         nop
P:005A 044815         4  20722766         lua     (r0)+n0,r5
P:005B 000000         2  20922767         nop
P:005C 5FE500         2  21122768         move    y:(r5),b
P:005D 56F400 000002  3  21422769         move    #>2,a
P:005F 2B0000         2  21622770         move    #0,b2
P:0060 56F40D 000001  3  21922771         cmp     a,b     #>1,a
P:0062 0AF0AA rrrrrr  6  22522772         jeq     L13
P:0064 20000D         2  22722773         cmp     a,b
P:0065 0AF0A2 rrrrrr  6  23322774         jne     L15
                            22775 
                            22776 ; 230  |    {
                            22777 ; 231  |        case CHANNELS_MONO:
                            22778 ; 232  |            *pPtr = RSRC_STRING_MONO;
                            22779 
P:0067 45F400 0001BB  3  23622781         move    #443,x1
P:0069 4D6600         2  23822782         move    x1,y:(r6)
                            22783 
                            22784 ; 233  |            break;
                            22785 
P:006A 0AF080 rrrrrr  6  24422787         jmp     L15
                            22788 
                            22789 ; 234  |        case CHANNELS_STEREO:
                            22790 ; 235  |            *pPtr = RSRC_STRING_STEREO;
                            22791 
P:006C 51F400 0001BC  3  24722793 L13:    move    #444,b0
P:006E 596600         2  24922794         move    b0,y:(r6)
                            22795 
                            22796 ; 236  |            break;
                            22797 ; 237  |    }
                            22798 ; 238  |    pPtr+=sizeof(struct MenuItem);
                            22799 
P:006F 23BE00         2  25122801 L15:    move    n5,n6
P:0070 000000         2  25322802         nop
P:0071 204E00         2  25522803         move    (r6)+n6
                            22804 
                            22805 ; 239  |
                            22806 ; 240  |    switch(pSource->m_iDestinationDevice)
                            22807 
P:0072 380300         2  25722809         move    #3,n0
P:0073 000000         2  25922810         nop
P:0074 044815         4  26322811         lua     (r0)+n0,r5
P:0075 000000         2  26522812         nop
P:0076 5FE500         2  26722813         move    y:(r5),b
P:0077 56F400 000001  3  27022814         move    #>1,a
P:0079 2B0000         2  27222815         move    #0,b2
P:007A 20000D         2  27422816         cmp     a,b
P:007B 0AF0AA rrrrrr  6  28022817         jeq     L17
P:007D 20000B         2  28222818         tst     b
P:007E 0AF0A2 rrrrrr  6  28822819         jne     L19
                            22820 
                            22821 ; 241  |    {
                            22822 ; 242  |        case DESTINATION_INTERNAL:
                            22823 ; 243  |            *pPtr = RSRC_STRING_INTERNAL;
                            22824 
P:0080 57F400 0001AF  3  29122826         move    #431,b
P:0082 5D6600         2  29322827         move    b1,y:(r6)
                            22828 
                            22829 ; 244  |            break;
                            22830 
P:0083 0AF080 rrrrrr  6  29922832         jmp     L19
                            22833 
                            22834 ; 245  |        case DESTINATION_EXTERNAL:
                            22835 ; 246  |            *pPtr = RSRC_STRING_EXTERNAL;
                            22836 
P:0085 50F400 0001B0  3  30222838 L17:    move    #432,a0
P:0087 586600         2  30422839         move    a0,y:(r6)
                            22840 
                            22841 ; 247  |            break;
                            22842 ; 248  |    }
                            22843 ; 249  |    pPtr+=sizeof(struct MenuItem);
                            22844 
P:0088 23BE00         2  30622846 L19:    move    n5,n6
P:0089 000000         2  30822847         nop
P:008A 204E00         2  31022848         move    (r6)+n6
                            22849 
                            22850 ; 250  |
                            22851 ; 251  |
                            22852 ; 252  |    switch(pSource->m_iSampleRateInHz)
                            22853 
P:008B 23B800         2  31222855         move    n5,n0
P:008C 000000         2  31422856         nop
P:008D 044815         4  31822857         lua     (r0)+n0,r5
P:008E 000000         2  32022858         nop
P:008F 5FE500         2  32222859         move    y:(r5),b
P:0090 56F400 002B11  3  32522860         move    #11025,a
P:0092 2B0000         2  32722861         move    #0,b2
P:0093 56F40D 003E80  3  33022862         cmp     a,b     #16000,a
P:0095 0AF0AA rrrrrr  6  33622863         jeq     L21
P:0097 56F40D 005622  3  33922864         cmp     a,b     #22050,a
P:0099 0AF0AA rrrrrr  6  34522865         jeq     L22
P:009B 56F40D 007D00  3  34822866         cmp     a,b     #32000,a
P:009D 0AF0AA rrrrrr  6  35422867         jeq     L23
P:009F 56F40D 00AC44  3  35722868         cmp     a,b     #44100,a
P:00A1 0AF0AA rrrrrr  6  36322869         jeq     L24
P:00A3 56F40D 00BB80  3  36622870         cmp     a,b     #48000,a
P:00A5 0AF0AA rrrrrr  6  37222871         jeq     L25
P:00A7 56F40D 001F40  3  37522872         cmp     a,b     #8000,a
P:00A9 0AF0AA rrrrrr  6  38122873         jeq     L26
P:00AB 20000D         2  38322874         cmp     a,b
P:00AC 0AF0A2 rrrrrr  6  38922875         jne     L33
                            22876 
                            22877 ; 253  |    {
                            22878 ; 254  |        case 8000:
                            22879 ; 255  |            *pPtr = RSRC_STRING_8000HZ;
                            22880 
P:00AE 54F400 0001BD  3  39222882         move    #445,a1
P:00B0 5C6600         2  39422883         move    a1,y:(r6)
                            22884 
                            22885 ; 256  |            break;
                            22886 
P:00B1 0AF080 rrrrrr  6  40022888         jmp     L33
                            22889 
                            22890 ; 257  |        case 11025:
                            22891 ; 258  |            *pPtr = RSRC_STRING_11025HZ;
                            22892 
P:00B3 56F400 0001BE  3  40322894 L21:    move    #446,a
P:00B5 5C6600         2  40522895         move    a1,y:(r6)
                            22896 
                            22897 ; 259  |            break;
                            22898 
P:00B6 0AF080 rrrrrr  6  41122900         jmp     L33
                            22901 
                            22902 ; 260  |        case 16000:
                            22903 ; 261  |            *pPtr = RSRC_STRING_16000HZ;
                            22904 
P:00B8 46F400 0001BF  3  41422906 L22:    move    #447,y0
P:00BA 4E6600         2  41622907         move    y0,y:(r6)
                            22908 
                            22909 ; 262  |            break;
                            22910 
P:00BB 0AF080 rrrrrr  6  42222912         jmp     L33
                            22913 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22914 ; 263  |        case 22050:
                            22915 ; 264  |            *pPtr = RSRC_STRING_22050HZ;
                            22916 
P:00BD 46F400 0001C0  3  42522918 L23:    move    #$1C0,y0
P:00BF 4E6600         2  42722919         move    y0,y:(r6)
                            22920 
                            22921 ; 265  |            break;
                            22922 
P:00C0 0AF080 rrrrrr  6  43322924         jmp     L33
                            22925 
                            22926 ; 266  |        case 32000:
                            22927 ; 267  |            *pPtr = RSRC_STRING_32000HZ;
                            22928 
P:00C2 47F400 0001C1  3  43622930 L24:    move    #$1C1,y1
P:00C4 4F6600         2  43822931         move    y1,y:(r6)
                            22932 
                            22933 ; 268  |            break;
                            22934 
P:00C5 0AF080 rrrrrr  6  44422936         jmp     L33
                            22937 
                            22938 ; 269  |        case 44100:
                            22939 ; 270  |            *pPtr = RSRC_STRING_44100HZ;
                            22940 
P:00C7 44F400 0001C2  3  44722942 L25:    move    #450,x0
P:00C9 4C6600         2  44922943         move    x0,y:(r6)
                            22944 
                            22945 ; 271  |            break;
                            22946 
P:00CA 0AF080 rrrrrr  6  45522948         jmp     L33
                            22949 
                            22950 ; 272  |        case 48000:
                            22951 ; 273  |            *pPtr = RSRC_STRING_48000HZ;
                            22952 
P:00CC 45F400 0001C3  3  45822954 L26:    move    #451,x1
P:00CE 4D6600         2  46022955         move    x1,y:(r6)
                            22956 
                            22957 ; 274  |            break;
                            22958 ; 275  |    }
                            22959 ; 276  |    pPtr+=sizeof(struct MenuItem);
                            22960 
P:00CF 23BE00         2  46222962 L33:    move    n5,n6
P:00D0 000000         2  46422963         nop
P:00D1 204E00         2  46622964         move    (r6)+n6
                            22965 
                            22966 ; 277  |
                            22967 ; 278  |    switch(pSource->m_iBitRateInKbps)
                            22968 
P:00D2 239800         2  46822970         move    n4,n0
P:00D3 000000         2  47022971         nop
P:00D4 044815         4  47422972         lua     (r0)+n0,r5
P:00D5 000000         2  47622973         nop
P:00D6 5FE500         2  47822974         move    y:(r5),b
P:00D7 56F400 000070  3  48122975         move    #>112,a
P:00D9 2B0000         2  48322976         move    #0,b2
P:00DA 56F40D 000080  3  48622977         cmp     a,b     #>128,a
P:00DC 0AF0AA rrrrrr  6  49222978         jeq     L35
P:00DE 56F40D 0000A0  3  49522979         cmp     a,b     #>160,a
P:00E0 0AF0AA rrrrrr  6  50122980         jeq     L36
P:00E2 56F40D 0000C0  3  50422981         cmp     a,b     #>192,a
P:00E4 0AF0AA rrrrrr  6  51022982         jeq     L37
P:00E6 56F40D 0000E0  3  51322983         cmp     a,b     #>224,a
P:00E8 0AF0AA rrrrrr  6  51922984         jeq     L38
P:00EA 56F40D 000100  3  52222985         cmp     a,b     #256,a
P:00EC 0AF0AA rrrrrr  6  52822986         jeq     L39
P:00EE 56F40D 000140  3  53122987         cmp     a,b     #320,a
P:00F0 0AF0AA rrrrrr  6  53722988         jeq     L40
P:00F2 56F40D 000060  3  54022989         cmp     a,b     #>96,a
P:00F4 0AF0AA rrrrrr  6  54622990         jeq     L41
P:00F6 20000D         2  54822991         cmp     a,b
P:00F7 0AF0A2 rrrrrr  6  55422992         jne     L42
                            22993 
                            22994 ; 279  |    {
                            22995 ; 280  |        case 96:
                            22996 ; 281  |            *pPtr = RSRC_STRING_96KBPS;
                            22997 
P:00F9 51F400 000271  3  55722999         move    #625,b0
P:00FB 596600         2  55923000         move    b0,y:(r6)
                            23001 
                            23002 ; 282  |            break;
                            23003 
P:00FC 0AF080 rrrrrr  6  56523005         jmp     L50
                            23006 
                            23007 ; 283  |        case 112:
                            23008 ; 284  |            *pPtr = RSRC_STRING_112KBPS;
                            23009 
P:00FE 55F400 000272  3  56823011 L35:    move    #626,b1
P:0100 5D6600         2  57023012         move    b1,y:(r6)
                            23013 
                            23014 ; 285  |            break;
                            23015 
P:0101 0AF080 rrrrrr  6  57623017         jmp     L50
                            23018 
                            23019 ; 286  |        case 128:
                            23020 ; 287  |            *pPtr = RSRC_STRING_128KBPS;
                            23021 
P:0103 57F400 000273  3  57923023 L36:    move    #627,b
P:0105 5D6600         2  58123024         move    b1,y:(r6)
                            23025 
                            23026 ; 288  |            break;
                            23027 
P:0106 0AF080 rrrrrr  6  58723029         jmp     L50
                            23030 
                            23031 ; 289  |        case 160:
                            23032 ; 290  |            *pPtr = RSRC_STRING_160KBPS;
                            23033 
P:0108 50F400 000274  3  59023035 L37:    move    #628,a0
P:010A 586600         2  59223036         move    a0,y:(r6)
                            23037 
                            23038 ; 291  |            break;
                            23039 
P:010B 0AF080 rrrrrr  6  59823041         jmp     L50
                            23042 
                            23043 ; 292  |        case 192:
                            23044 ; 293  |            *pPtr = RSRC_STRING_192KBPS;
                            23045 
P:010D 54F400 000275  3  60123047 L38:    move    #629,a1
P:010F 5C6600         2  60323048         move    a1,y:(r6)
                            23049 
                            23050 ; 294  |            break;
                            23051 
P:0110 0AF080 rrrrrr  6  60923053         jmp     L50
                            23054 
                            23055 ; 295  |        case 224:
                            23056 ; 296  |            *pPtr = RSRC_STRING_224KBPS;
                            23057 
P:0112 56F400 000276  3  61223059 L39:    move    #630,a
P:0114 5C6600         2  61423060         move    a1,y:(r6)
                            23061 
                            23062 ; 297  |            break;
                            23063 
P:0115 0AF080 rrrrrr  6  62023065         jmp     L50
                            23066 
                            23067 ; 298  |        case 256:
                            23068 ; 299  |            *pPtr = RSRC_STRING_256KBPS;
                            23069 
P:0117 46F400 000277  3  62323071 L40:    move    #631,y0
P:0119 4E6600         2  62523072         move    y0,y:(r6)
                            23073 
                            23074 ; 300  |            break;
                            23075 
P:011A 0AF080 rrrrrr  6  63123077         jmp     L50
                            23078 
                            23079 ; 301  |        case 320:
                            23080 ; 302  |            *pPtr = RSRC_STRING_320KBPS;
                            23081 
P:011C 46F400 000278  3  63423083 L41:    move    #632,y0
P:011E 4E6600         2  63623084         move    y0,y:(r6)
                            23085 
                            23086 ; 303  |            break;
                            23087 
P:011F 0AF080 rrrrrr  6  64223089         jmp     L50
                            23090 
                            23091 ; 304  |        default:
                            23092 ; 305  |            *pPtr = RSRC_STRING_HZ;
                            23093 
P:0121 47F400 000279  3  64523095 L42:    move    #633,y1
P:0123 4F6600         2  64723096         move    y1,y:(r6)
                            23097 
                            23098 ; 306  |            break;
                            23099 ; 307  |        
                            23100 ; 308  |    }
                            23101 ; 309  |
                            23102 ; 310  |    pPtr+=sizeof(struct MenuItem);
                            23103 
P:0124 23BE00         2  64923105 L50:    move    n5,n6
P:0125 000000         2  65123106         nop
P:0126 204E00         2  65323107         move    (r6)+n6
                            23108 
                            23109 ; 311  |
                            23110 ; 312  |    switch(pSource->m_iMode)
                            23111 
P:0127 380600         2  65523113         move    #6,n0
P:0128 000000         2  65723114         nop
P:0129 044815         4  66123115         lua     (r0)+n0,r5
P:012A 000000         2  66323116         nop
P:012B 5FE500         2  66523117         move    y:(r5),b
P:012C 56F400 000001  3  66823118         move    #>1,a
P:012E 2B0000         2  67023119         move    #0,b2
P:012F 20000D         2  67223120         cmp     a,b
P:0130 0AF0AA rrrrrr  6  67823121         jeq     L52
P:0132 20000B         2  68023122         tst     b
P:0133 0AF0A2 rrrrrr  6  68623123         jne     L54
                            23124 
                            23125 ; 313  |    {
                            23126 ; 314  |        case MODE_ALBUM:
                            23127 ; 315  |            *pPtr = RSRC_STRING_ALBUM;
                            23128 
P:0135 45F400 00027E  3  68923130         move    #638,x1
P:0137 4D6600         2  69123131         move    x1,y:(r6)
                            23132 
                            23133 ; 316  |            break;
                            23134 
P:0138 0AF080 rrrrrr  6  69723136         jmp     L54
                            23137 
                            23138 ; 317  |        case MODE_SONG:
                            23139 ; 318  |            *pPtr = RSRC_STRING_SONG;
                            23140 
P:013A 51F400 00027F  3  70023142 L52:    move    #639,b0
P:013C 596600         2  70223143         move    b0,y:(r6)
                            23144 
                            23145 ; 319  |            break;
                            23146 ; 320  |    }
                            23147 ; 321  |    pPtr+=sizeof(struct MenuItem);
                            23148 
P:013D 23BE00         2  70423150 L54:    move    n5,n6
P:013E 000000         2  70623151         nop
P:013F 204E00         2  70823152         move    (r6)+n6
                            23153 
                            23154 ; 322  |
                            23155 ; 323  |
                            23156 ; 324  |    *pPtr = RSRC_STRING_EXIT_MENU;
                            23157 
P:0140 55F400 00011E  3  71123159         move    #286,b1
P:0142 5D6600         2  71323160         move    b1,y:(r6)
                            23161 
                            23162 ; 325  |
                            23163 ; 326  |}
                            23164 
P:0143 00000C         4  71723166         rts
                            23170 
                            23171 ; 327  |
                            23172 ; 328  |/////////////////////////////////////////////////////////////////////////////////////////
                            23173 ; 329  |//
                            23174 ; 330  |//>  Name:          void _reentrant FillRecordSettingsPagedList(int iSource, struct PagedListStructure *pListStructure, struct MenuItem *pItems)
                            23175 ; 331  |//
                            23176 ; 332  |//   Type:          Function (settings menu entry point)
                            23177 ; 333  |//
                            23178 ; 334  |//   Description:   This function is the enrty point for the settings menu manager.
                            23179 ; 335  |//
                            23180 ; 336  |//   Inputs:        iSource         Which source we're using (MIC/FM/LINEIN) 
                            23181 ; 337  |//                  pListStruct     Pointer to the PagedListStructure to be filled.
                            23182 ; 338  |//                  pItems          Pointer to the list of items to be set up.
                            23183 ; 339  |//
                            23184 ; 340  |//   Outputs:       None
                            23185 ; 341  |//
                            23186 ; 342  |//   Notes:         This is used to fill out the block of information required to display the menu
                            23187 ; 343  |//
                            23188 ; 344  |//<
                            23189 ; 345  |//////////////////////////////////////////////////////////////////////////////////////////
                            23190 ; 346  |void _reentrant FillRecordSettingsPagedList(int iSource, struct PagedListStructure *pListStructure, struct MenuItem *pItems)
                            23191 ; 347  |{
                            23192 
                            23197 FFillRecordSettingsPagedList:
P:0144 055F7C         2  71923198         movec   ssh,y:(r7)+
P:0145 205F00         2  72123201         move    (r7)+
P:0146 205F00         2  72323202         move    (r7)+
                            23214 
                            23215 ; 348  |    int i;
                            23216 ; 349  |    int y;
                            23217 
P:0147 77F400 FFFFFE  3  72623219         move    #-2,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0149 000000         2  72823220         nop
P:014A 5C6F00         4  73223221         move    a1,y:(r7+n7)
                            23224 
                            23225 ; 350  |    pListStructure->m_iNormalDisplayMsg   =LCD_PRINT_STRING_RSRC;
                            23226 
P:014B 55F400 030007  3  73523228         move    #196615,b1
P:014D 5D6000         2  73723229         move    b1,y:(r0)
                            23230 
                            23231 ; 351  |    pListStructure->m_iSelectedDisplayMsg =LCD_PRINT_STRING_INV_RSRC;
                            23232 
P:014E 045816         4  74123234         lua     (r0)+,r6
P:014F 50F400 030009  3  74423235         move    #196617,a0
P:0151 586600         2  74623236         move    a0,y:(r6)
                            23237 
                            23238 ; 352  |    pListStructure->m_pItems = pItems;
                            23239 
P:0152 3E0300         2  74823241         move    #3,n6
P:0153 221600         2  75023242         move    r0,r6
P:0154 000000         2  75223243         nop
P:0155 204E00         2  75423244         move    (r6)+n6
P:0156 6C6600         2  75623245         move    r4,y:(r6)
                            23246 
                            23247 ; 353  |    pListStructure->m_iItems = RECORDSETTINGSMENU_COUNT;
                            23248 
P:0157 3E0200         2  75823250         move    #2,n6
P:0158 221600         2  76023251         move    r0,r6
P:0159 000000         2  76223252         nop
P:015A 204E00         2  76423253         move    (r6)+n6
P:015B 290800         2  76623257         move    #8,b0
P:015C 596600         2  76823258         move    b0,y:(r6)
                            23259 
                            23260 ; 354  |
                            23261 ; 355  |    CopyItems(RECORDSETTINGSMENU_COUNT, pItems, SelectionItems);
                            23262 
P:015D 045FA0         2  77023264         movec   m0,n7
P:015E 000000         2  77223265         nop
P:015F 6C6F00         4  77623266         move    r4,y:(r7+n7)
P:0160 229000         2  77823267         move    r4,r0
P:0161 212E00         2  78023272         move    b0,a
P:0162 64F400 rrrrrr  3  78323273         move    #FSelectionItems,r4
P:0164 0BF080 rrrrrr  6  78923274         jsr     FCopyItems
                            23277 
                            23278 ; 356  |
                            23279 ; 357  |    if(iSource == SOURCE_MIC)
                            23280 
P:0166 77F400 FFFFFE  3  79223282         move    #-2,n7
P:0168 000000         2  79423283         nop
P:0169 5FEF00         4  79823284         move    y:(r7+n7),b
P:016A 20000B         2  80023285         tst     b
P:016B 0AF0A2 rrrrrr  6  80623288         jne     L55
                            23289 
                            23290 ; 358  |        pItems[0].m_iResource=  RSRC_STRING_MICROPHONE;        
                            23291 
P:016D 045FA0         2  80823293         movec   m0,n7
P:016E 000000         2  81023294         nop
P:016F 6CEF00         4  81423295         move    y:(r7+n7),r4
P:0170 000000         2  81623296         nop
P:0171 045C16         4  82023297         lua     (r4)+,r6
P:0172 46F400 0001B3  3  82323300         move    #435,y0
P:0174 4E6600         2  82523301         move    y0,y:(r6)
P:0175 0AF080 rrrrrr  6  83123302         jmp     L58
                            23303 
                            23304 ; 359  |    else if(iSource == SOURCE_LINEIN)
                            23305 
                            23307 L55:
P:0177 46F400 000002  3  83423310         move    #>2,y0
P:0179 20005D         2  83623311         cmp     y0,b
P:017A 0AF0A2 rrrrrr  6  84223312         jne     L56
                            23313 
                            23314 ; 360  |        pItems[0].m_iResource=  RSRC_STRING_LINEIN;
                            23315 
P:017C 045FA0         2  84423317         movec   m0,n7
P:017D 000000         2  84623318         nop
P:017E 6CEF00         4  85023319         move    y:(r7+n7),r4
P:017F 000000         2  85223320         nop
P:0180 045C16         4  85623321         lua     (r4)+,r6
P:0181 46F400 0001B4  3  85923324         move    #436,y0
P:0183 4E6600         2  86123325         move    y0,y:(r6)
P:0184 0AF080 rrrrrr  6  86723326         jmp     L58
                            23327 
                            23328 ; 361  |    else
                            23329 ; 362  |        pItems[0].m_iResource=  RSRC_STRING_FM;
                            23330 
                            23332 L56:
P:0186 045FA0         2  86923335         movec   m0,n7
P:0187 000000         2  87123336         nop
P:0188 6CEF00         4  87523337         move    y:(r7+n7),r4
P:0189 000000         2  87723338         nop
P:018A 045C16         4  88123339         lua     (r4)+,r6
P:018B 47F400 0001BA  3  88423342         move    #442,y1
P:018D 4F6600         2  88623343         move    y1,y:(r6)
                            23344 
                            23345 ; 363  |
                            23346 ; 364  |    SetupItemsPerSource(&g_RecorderSettings[iSource],pItems);
                            23347 
P:018E 77F400 FFFFFE  3  88923349 L58:    move    #-2,n7
P:0190 000000         2  89123350         nop
P:0191 5D6F00         4  89523351         move    b1,y:(r7+n7)
P:0192 060380 rrrrrr  6  90123352         do      #3,L59
P:0194 20003B         2  90323354         lsl     b
P:0195 000000         2  90523355         nop
                         (4)23356 L59:
P:0196 21B800         2  90723360         move    b1,n0
P:0197 60F400 rrrrrr  3  91023361         move    #Fg_RecorderSettings,r0
P:0199 000000         2  91223362         nop
P:019A 204800         2  91423363         move    (r0)+n0
P:019B 0BF080 rrrrrr  6  92023364         jsr     FSetupItemsPerSource
                            23366 
                            23367 ; 365  |   g_ADCsource = iSource;       // Save the source in the global variable.
                            23368 
P:019D 77F400 FFFFFE  3  92323370         move    #-2,n7
P:019F 000000         2  92523371         nop
P:01A0 59EF00         4  92923372         move    y:(r7+n7),b0
P:01A1 597000 rrrrrr  3  93223373         move    b0,y:Fg_ADCsource
                            23374 
                            23375 ; 366  |}
                            23376 
P:01A3 204F00         2  93423378         move    (r7)+n7
P:01A4 05FF7C         4  93823380         movec   y:-(r7),ssh
P:01A5 000000         2  94023383         nop
P:01A6 00000C         4  94423384         rts
                            23387 
                            23388 ; 367  |
                            23389 ; 368  |/////////////////////////////////////////////////////////////////////////////////////////
                            23390 ; 369  |//
                            23391 ; 370  |//>  Name:          int _reentrant RecordSettingsMenu(int a, int b, int *pPtr)
                            23392 ; 371  |//
                            23393 ; 372  |//   Type:          Function (settings menu entry point)
                            23394 ; 373  |//
                            23395 ; 374  |//   Description:   This function is the enrty point for the record settings menu manager.
                            23396 ; 375  |//
                            23397 ; 376  |//   Inputs:        None
                            23398 ; 377  |//
                            23399 ; 378  |//   Outputs:       
                            23400 ; 379  |//
                            23401 ; 380  |//   Notes:         
                            23402 ; 381  |//
                            23403 ; 382  |//<
                            23404 ; 383  |//////////////////////////////////////////////////////////////////////////////////////////
                            23405 ; 384  |
                            23406 ; 385  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr)
                            23407 ; 386  |{
                            23408 
                            23415 FRecordSettingsMenu:
P:01A7 055F7C         2  94623416         movec   ssh,y:(r7)+
P:01A8 3F4C00         2  94823419         move    #76,n7
P:01A9 000000         2  95023420         nop
P:01AA 204F00         2  95223421         move    (r7)+n7
                            23431 
                            23432 ; 387  |    BOOL bDone = FALSE;
                            23433 
P:01AB 260000         2  95423435         move    #0,y0
P:01AC 77F400 FFFFF9  3  95723437         move    #-7,n7
P:01AE 000000         2  95923438         nop
P:01AF 4E6F00         4  96323439         move    y0,y:(r7+n7)
                            23444 
                            23445 ; 388  |    BOOL bDisplayTitle = TRUE;
                            23446 
P:01B0 46F400 000001  3  96623448         move    #>1,y0
P:01B2 77F400 FFFFFA  3  96923450         move    #-6,n7
P:01B4 000000         2  97123451         nop
P:01B5 4E6F00         4  97523452         move    y0,y:(r7+n7)
                            23512 
                            23513 ; 389  |    BOOL bSendToPlayerStateMachine = FALSE;
                            23514 ; 390  |
                            23515 ; 391  |    union DisplayHints DisplayHint;
                            23516 ; 392  |    INT iSelectedItem=RECORDSETTINGSMENU_SOURCE;
                            23517 
P:01B6 270000         2  97723519         move    #0,y1
P:01B7 77F400 FFFFFB  3  98023521         move    #-5,n7
P:01B9 000000         2  98223522         nop
P:01BA 4F6F00         4  98623523         move    y1,y:(r7+n7)
                            23530 
                            23531 ; 393  |    INT iEvent;
                            23532 ; 394  |    INT iSource = g_ADCsource;
                            23533 
P:01BB 4EF000 rrrrrr  3  98923535         move    y:Fg_ADCsource,y0
P:01BD 77F400 FFFFFC  3  99223536         move    #-4,n7
P:01BF 000000         2  99423537         nop
P:01C0 4E6F00         4  99823538         move    y0,y:(r7+n7)
                            23545 
                            23546 ; 395  |    INT iNextMenu = MENU_MAIN;  // default return (main menu)
                            23547 ; 396  |
                            23548 ; 397  |///////////////////////////////////////////////////////////////////////////
                            23549 ; 398  |//These data structures are used by the DisplayPagedList function to create the 
                            23550 ; 399  |//the main menu lists.  see displaylists.h for more info
                            23551 ; 400  |///////////////////////////////////////////////////////////////////////////
                            23552 ; 401  |
                            23553 ; 402  |    struct PagedListStructure PagedListInfo;     
                            23554 ; 403  |    
                            23555 ; 404  |//    Make these as large as the largest MenuItem list you need.  We're going to re-use it for each sub list to save memory
                            23556 ; 405  |    struct MenuItem Items[8];
                            23557 ; 406  |#ifdef USE_PLAYLIST3
                            23558 ; 407  |    struct MenuItem SelectionItems[8];
                            23559 ; 408  |#endif //#ifdef USE_PLAYLIST3
                            23560 ; 409  |    
                            23561 ; 410  |    pPtr = (int *) &gEventInfo;
                            23562 
P:01C1 66F400 rrrrrr  3 100123564         move    #FgEventInfo,r6
P:01C3 77F400 FFFFFD  3 100423567         move    #-3,n7
P:01C5 000000         2 100623568         nop
P:01C6 6E6F00         4 101023569         move    r6,y:(r7+n7)
                            23572 
                            23573 ; 411  |
                            23574 ; 412  |    a;b;  // avoid warnings for unused
                            23575 ; 413  |
                            23576 ; 414  |    //we need to refresh the screen since entering the menu
                            23577 ; 415  |    DisplayHint.I = RECORD_SETTINGS_DISPLAY_ALL;
                            23578 
P:01C7 47F400 700611  3 101323580         move    #7341585,y1
P:01C9 77F400 FFFFF8  3 101623581         move    #-8,n7
P:01CB 000000         2 101823582         nop
P:01CC 4F6F00         4 102223583         move    y1,y:(r7+n7)
                            23584 
                            23585 ; 416  |
                            23586 ; 417  |#ifdef CLCD
                            23587 ; 418  |    // initialized the x_pos array.
                            23588 ; 419  |    for(iSelectedItem = 0; iSelectedItem < RECORDSETTINGSMENU_COUNT; iSelectedItem++)
                            23589 ; 420  |        prev_x_pos[iSelectedItem] = 0;
                            23590 ; 421  |    iSelectedItem = RECORDSETTINGSMENU_SOURCE; // restore the init value
                            23591 ; 422  |#endif
                            23592 ; 423  |    while(!bDone) 
                            23593 
P:01CD 0AF080 rrrrrr  6 102823595         jmp     L419
                            23596 
                            23597 ; 424  |    {           
                            23598 ; 425  |        //mask out any hints that got added that aren't on our screen
                            23599 ; 426  |        DisplayHint.I &= (RECORD_SETTINGS_DISPLAY_ALL);
                            23600 
                            23602 L308:
P:01CF 77F400 FFFFF8  3 103123605         move    #-8,n7
P:01D1 000000         2 103323606         nop
P:01D2 5FEF00         4 103723607         move    y:(r7+n7),b
P:01D3 46F400 700611  3 104023608         move    #7341585,y0
P:01D5 20005E         2 104223609         and     y0,b
P:01D6 5D6F00         4 104623611         move    b1,y:(r7+n7)
                            23612 
                            23613 ; 427  |
                            23614 ; 428  |        //wait until a message or button happens.
                            23615 ; 429  |        iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg, DisplayHint.I ? 1 : -1 );
                            23616 
P:01D7 2B0000         2 104823618         move    #0,b2
P:01D8 20000B         2 105023619         tst     b
P:01D9 57F400 000001  3 105323620         move    #>1,b
P:01DB 0AF0A2 rrrrrr  6 105923621         jne     L421
P:01DD 57F400 FFFFFF  3 106223622         move    #>-1,b
P:01DF 77F400 FFFFF9  3 106523623 L421:   move    #-7,n7
P:01E1 000000         2 106723624         nop
P:01E2 5C6F00         4 107123625         move    a1,y:(r7+n7)
P:01E3 60F400 rrrrrr  3 107423628         move    #FgEventInfo,r0
P:01E5 56F400 00000A  3 107723629         move    #>10,a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01E7 0BF080 rrrrrr  6 108323630         jsr     SysWaitOnEvent
                            23633 
                            23634 ; 430  |
                            23635 ; 431  |        bSendToPlayerStateMachine=TRUE;
                            23636 
P:01E9 46F400 000001  3 108623638         move    #>1,y0
P:01EB 045FA0         2 108823640         movec   m0,n7
P:01EC 000000         2 109023641         nop
P:01ED 4E6F00         4 109423642         move    y0,y:(r7+n7)
                            23645 
                            23646 ; 432  |
                            23647 ; 433  |        //handle that EVENT_MESSAGE or EVENT_BUTTON
                            23648 ; 434  |        switch(iEvent)
                            23649 
P:01EE 77F400 FFFFFE  3 109723651         move    #-2,n7
P:01F0 000000         2 109923652         nop
P:01F1 5E6F00         4 110323653         move    a,y:(r7+n7)
P:01F2 46F400 000008  3 110623654         move    #>8,y0
P:01F4 46F455 000004  3 110923655         cmp     y0,a    #>4,y0
P:01F6 0AF0AA rrrrrr  6 111523656         jeq     L313
P:01F8 200055         2 111723657         cmp     y0,a
P:01F9 0AF0A2 rrrrrr  6 112323658         jne     L417
                            23659 
                            23660 ; 435  |        {
                            23661 ; 436  |        case EVENT_TIMER:
                            23662 ; 437  |            //we processed all the events, and got a timeout so time to update the display if necessary
                            23663 ; 438  |            if(DisplayHint.I)
                            23664 
P:01FB 77F400 FFFFF8  3 112623666         move    #-8,n7
P:01FD 000000         2 112823667         nop
P:01FE 5FEF00         4 113223668         move    y:(r7+n7),b
P:01FF 2B0000         2 113423669         move    #0,b2
P:0200 20000B         2 113623670         tst     b
P:0201 0AF0AA rrrrrr  6 114223671         jeq     L310
                            23672 
                            23673 ; 439  |            {
                            23674 ; 440  |                SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay, DisplayHint.I,1,0);
                            23675 
P:0203 340000         2 114423677         move    #0,r4
P:0204 44F400 000001  3 114723678         move    #>1,x0
P:0206 60F400 rrrrrr  3 115023679         move    #FRefreshDisplay,r0
P:0208 56F400 000022  3 115323680         move    #>34,a
P:020A 21AF00         2 115523681         move    b1,b
P:020B 0BF080 rrrrrr  6 116123682         jsr     SysCallFunction
                            23683 
                            23684 ; 441  |            }
                            23685 ; 442  |#ifndef CLCD
                            23686 ; 443  |            SysPostMessage(6,LCD_CLEAR_RANGE,0,24,98,40);
                            23687 
P:020D 200013         2 116323689 L310:   clr     a   
P:020E 292800         2 116523690         move    #40,b0
P:020F 595F00         2 116723691         move    b0,y:(r7)+
P:0210 296200         2 116923693         move    #98,b0
P:0211 595F00         2 117123694         move    b0,y:(r7)+
P:0212 291800         2 117323696         move    #24,b0
P:0213 595F00         2 117523697         move    b0,y:(r7)+
P:0214 5C5F00         2 117723699         move    a1,y:(r7)+
P:0215 260300         2 117923701         move    #<3,y0
P:0216 4E5F00         2 118123702         move    y0,y:(r7)+
P:0217 290600         2 118323704         move    #6,b0
P:0218 595F00         2 118523705         move    b0,y:(r7)+
P:0219 0BF080 rrrrrr  6 119123707         jsr     FSysPostMessage
P:021B 3F0600         2 119323708         move    #6,n7
P:021C 000000         2 119523709         nop
P:021D 204700         2 119723710         move    (r7)-n7
                            23712 
                            23713 ; 444  |#endif                  
                            23714 ; 445  |            FillRecordSettingsHeadingsPagedList(&PagedListInfo,Items);
                            23715 
P:021E 77F400 FFFFF4  3 120023717         move    #-12,n7
P:0220 000000         2 120223718         nop
P:0221 044F1E         4 120623719         lua     (r7)+n7,n6
P:0222 77F400 FFFFD4  3 120923720         move    #-44,n7
P:0224 000000         2 121123721         nop
P:0225 044F14         4 121523722         lua     (r7)+n7,r4
P:0226 23D000         2 121723723         move    n6,r0
P:0227 0BF080 rrrrrr  6 122323724         jsr     FFillRecordSettingsHeadingsPagedList
P:0229 77F400 FFFFF4  3 122623725         move    #-12,n7
P:022B 000000         2 122823726         nop
P:022C 044F14         4 123223727         lua     (r7)+n7,r4
                            23728 
                            23729 ; 446  |            if(bDisplayTitle == TRUE)
                            23730 
P:022D 77F400 FFFFFA  3 123523732         move    #-6,n7
P:022F 000000         2 123723733         nop
P:0230 5FEF00         4 124123734         move    y:(r7+n7),b
P:0231 45F400 000001  3 124423735         move    #>1,x1
P:0233 2B0000         2 124623736         move    #0,b2
P:0234 20006D         2 124823737         cmp     x1,b
P:0235 77F400 FFFFFB  3 125123740         move    #-5,n7
P:0237 000000         2 125323741         nop
P:0238 4EEF00         4 125723742         move    y:(r7+n7),y0
P:0239 0AF0A2 rrrrrr  6 126323745         jne     L311
                            23746 
                            23747 ; 447  |            {   SysCallFunction(RSRC_DISPLAY_LISTS_CODE_BANK,DisplayPagedList,iSelectedItem,BITMAP_SETTINGS_TITLE_NUM,(int*)&PagedListInfo);
                            23748 
P:023B 200059         2 126523750         tfr     y0,b
P:023C 20A400         2 126723756         move    x1,x0
P:023D 60F400 rrrrrr  3 127023757         move    #FDisplayPagedList,r0
P:023F 56F400 000079  3 127323758         move    #>$79,a
P:0241 0BF080 rrrrrr  6 127923759         jsr     SysCallFunction
P:0243 77F400 FFFFF4  3 128223762         move    #-12,n7
P:0245 000000         2 128423763         nop
P:0246 044F10         4 128823764         lua     (r7)+n7,r0
                            23765 
                            23766 ; 448  |                bDisplayTitle = FALSE;
                            23767 
P:0247 250000         2 129023769         move    #0,x1
P:0248 77F400 FFFFFA  3 129323771         move    #-6,n7
P:024A 000000         2 129523772         nop
P:024B 4D6F00         4 129923773         move    x1,y:(r7+n7)
                            23776 
                            23777 ; 449  |            }else
                            23778 
P:024C 0AF080 rrrrrr  6 130523780         jmp     L312
                            23781 L311:
P:024E 77F400 FFFFFA  3 130823786         move    #-6,n7
P:0250 000000         2 131023787         nop
P:0251 5D6F00         4 131423788         move    b1,y:(r7+n7)
                            23791 
                            23792 ; 450  |            {   SysCallFunction(RSRC_DISPLAY_LISTS_CODE_BANK,DisplayPagedList,iSelectedItem,0,(int*)&PagedListInfo);
                            23793 
P:0252 77F400 FFFFFB  3 131723795         move    #-5,n7
P:0254 000000         2 131923796         nop
P:0255 4E6F00         4 132323797         move    y0,y:(r7+n7)
P:0256 200059         2 132523798         tfr     y0,b
P:0257 240000         2 132723803         move    #0,x0
P:0258 60F400 rrrrrr  3 133023804         move    #FDisplayPagedList,r0
P:025A 56F400 000079  3 133323805         move    #>$79,a
P:025C 0BF080 rrrrrr  6 133923806         jsr     SysCallFunction
P:025E 77F400 FFFFF4  3 134223809         move    #-12,n7
P:0260 000000         2 134423810         nop
P:0261 044F10         4 134823811         lua     (r7)+n7,r0
                            23812 
                            23813 ; 451  |            }
                            23814 ; 452  |#ifdef USE_PLAYLIST3
                            23815 ; 453  |            FillRecordSettingsPagedList(iSource,&PagedListInfo,SelectionItems);
                            23816 
P:0262 77F400 FFFFB4  3 135123818 L312:   move    #-76,n7
P:0264 000000         2 135323819         nop
P:0265 044F14         4 135723820         lua     (r7)+n7,r4
P:0266 77F400 FFFFFC  3 136023821         move    #-4,n7
P:0268 000000         2 136223822         nop
P:0269 5EEF00         4 136623823         move    y:(r7+n7),a
P:026A 0BF080 rrrrrr  6 137223826         jsr     FFillRecordSettingsPagedList
P:026C 77F400 FFFFF4  3 137523829         move    #-12,n7
P:026E 000000         2 137723830         nop
P:026F 044F14         4 138123831         lua     (r7)+n7,r4
                            23832 
                            23833 ; 454  |#else //#ifdef USE_PLAYLIST3
                            23834 ; 455  |            FillRecordSettingsPagedList(iSource,&PagedListInfo,Items);
                            23835 ; 456  |#endif //#ifdef USE_PLAYLIST3
                            23836 ; 457  |            SysCallFunction(RSRC_DISPLAY_LISTS_CODE_BANK,DisplayPagedList,iSelectedItem,BITMAP_RECORD_SETTINGS_TITLE_NUM,(int*)&PagedListInfo);
                            23837 
P:0270 77F400 FFFFFB  3 138423839         move    #-5,n7
P:0272 000000         2 138623840         nop
P:0273 5FEF00         4 139023841         move    y:(r7+n7),b
P:0274 44F400 000004  3 139323844         move    #>4,x0
P:0276 60F400 rrrrrr  3 139623845         move    #FDisplayPagedList,r0
P:0278 56F400 000079  3 139923846         move    #>$79,a
P:027A 0BF080 rrrrrr  6 140523847         jsr     SysCallFunction
                            23850 
                            23851 ; 458  |            DisplayHint.I = 0;
                            23852 
P:027C 20001B         2 140723854         clr     b   
P:027D 77F400 FFFFF8  3 141023855         move    #-8,n7
P:027F 000000         2 141223856         nop
P:0280 5D6F00         4 141623857         move    b1,y:(r7+n7)
                            23858 
                            23859 ; 459  |            break;
                            23860 ; 460  |        case EVENT_MESSAGE:
                            23861 ; 461  |            switch(gEventInfo.Message.wMsgCommand)
                            23862 ; 462  |            {
                            23863 ; 463  |            }
                            23864 ; 464  |            break;
                            23865 
P:0281 0AF080 rrrrrr  6 142223867         jmp     L417
                            23868 
                            23869 ; 465  |
                            23870 ; 466  |        case EVENT_BUTTON:
                            23871 ; 467  |                        // button pressed, so restart timer if enabled
                            23872 ; 468  |            UpdateAutoShutdownTimer();
                            23873 
P:0283 0BF080 rrrrrr  6 142823875 L313:   jsr     FUpdateAutoShutdownTimer
                            23876 
                            23877 ; 469  |#ifdef BACKLIGHT
                            23878 ; 470  |            // turn on backlight when button is pressed.
                            23879 ; 471  |            if (g_iBackLightState==BACKLIGHT_ON)
                            23880 
P:0285 5EF000 rrrrrr  3 143123882         move    y:Fg_iBackLightState,a
P:0287 47F400 000001  3 143423883         move    #>1,y1
P:0289 200075         2 143623884         cmp     y1,a
P:028A 0AF0A2 rrrrrr  6 144223885         jne     L314
                            23886 
                            23887 ; 472  |            {
                            23888 ; 473  |                SysPostMessage(2,LCD_BACKLIGHT_ON);
                            23889 
P:028C 290200         2 144423891         move    #2,b0
P:028D 46F400 030010  3 144723892         move    #196624,y0
P:028F 4E5F00         2 144923893         move    y0,y:(r7)+
P:0290 595F00         2 145123895         move    b0,y:(r7)+
P:0291 0BF080 rrrrrr  6 145723897         jsr     FSysPostMessage
P:0293 205700         2 145923898         move    (r7)-
P:0294 205700         2 146123900         move    (r7)-
                            23902 
                            23903 ; 474  |                SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BACKLIGHT_TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            23904 
P:0295 290100         2 146323906         move    #1,b0
P:0296 46F400 06001A  3 146623907         move    #393242,y0
P:0298 4E5F00         2 146823908         move    y0,y:(r7)+
P:0299 47F400 001388  3 147123910         move    #5000,y1
P:029B 4F5F00         2 147323911         move    y1,y:(r7)+
P:029C 595F00         2 147523913         move    b0,y:(r7)+
P:029D 290500         2 147723915         move    #5,b0
P:029E 595F00         2 147923916         move    b0,y:(r7)+
P:029F 45F400 090001  3 148223918         move    #589825,x1
P:02A1 4D5F00         2 148423919         move    x1,y:(r7)+
P:02A2 290600         2 148623921         move    #6,b0
P:02A3 595F00         2 148823922         move    b0,y:(r7)+
P:02A4 0BF080 rrrrrr  6 149423924         jsr     FSysPostMessage
P:02A6 3F0600         2 149623925         move    #6,n7
P:02A7 000000         2 149823926         nop
P:02A8 204700         2 150023927         move    (r7)-n7
                            23929 
                            23930 ; 475  |                    SysWaitOnEvent(0,0,0);
                            23931 
P:02A9 300000         2 150223933         move    #0,r0
P:02AA 200013         2 150423934         clr     a   
P:02AB 20001B         2 150623935         clr     b   
P:02AC 0BF080 rrrrrr  6 151223936         jsr     SysWaitOnEvent
                            23937 
                            23938 ; 476  |            } 
                            23939 ; 477  |#endif
                            23940 ; 478  |            switch(gEventInfo.Button.wButtonEvent)
                            23941 
P:02AE 5FF000 rrrrrr  3 151523943 L314:   move    y:FgEventInfo,b
P:02B0 66F400 rrrrrr  3 151823944         move    #L422,r6
P:02B2 2B0000         2 152023945         move    #0,b2
P:02B3 56F400 00001A  3 152323946         move    #>26,a
P:02B5 21FE0D         2 152523947         cmp     a,b     b,n6
P:02B6 0AF0A7 rrrrrr  6 153123948         jgt     L417
P:02B8 07EE96         8 153923949         movem   p:(r6+n6),r6
P:02B9 000000         2 154123950         nop
P:02BA 0AE680         4 154523951         jmp     (r6)
                            23952 
P:02BB rrrrrr               23953 L422:   dc      L318    ; case 0:
P:02BC rrrrrr               23954         dc      L318    ; case 1:
P:02BD rrrrrr               23955         dc      L316    ; case 2:
P:02BE rrrrrr               23956         dc      L316    ; case 3:
P:02BF rrrrrr               23957         dc      L319    ; case 4:
P:02C0 rrrrrr               23958         dc      L390    ; case 5:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
P:02C1 rrrrrr               23959         dc      L417    ; default:
P:02C2 rrrrrr               23960         dc      L417    ; default:
P:02C3 rrrrrr               23961         dc      L417    ; default:
P:02C4 rrrrrr               23962         dc      L417    ; default:
P:02C5 rrrrrr               23963         dc      L417    ; default:
P:02C6 rrrrrr               23964         dc      L417    ; default:
P:02C7 rrrrrr               23965         dc      L417    ; default:
P:02C8 rrrrrr               23966         dc      L417    ; default:
P:02C9 rrrrrr               23967         dc      L417    ; default:
P:02CA rrrrrr               23968         dc      L417    ; default:
P:02CB rrrrrr               23969         dc      L417    ; default:
P:02CC rrrrrr               23970         dc      L417    ; default:
P:02CD rrrrrr               23971         dc      L417    ; default:
P:02CE rrrrrr               23972         dc      L417    ; default:
P:02CF rrrrrr               23973         dc      L417    ; default:
P:02D0 rrrrrr               23974         dc      L417    ; default:
P:02D1 rrrrrr               23975         dc      L417    ; default:
P:02D2 rrrrrr               23976         dc      L417    ; default:
P:02D3 rrrrrr               23977         dc      L417    ; default:
P:02D4 rrrrrr               23978         dc      L387    ; case 25:
P:02D5 rrrrrr               23979         dc      L388    ; case 26:
                            23980 
                            23981 
                            23982 ; 479  |            {
                            23983 ; 480  | 
                            23984 ; 481  |                case PR_FF:
                            23985 ; 482  |                case PH_FF:
                            23986 ; 483  |                    DisplayHint.bits.Misc = TRUE;
                            23987 
P:02D6 77F400 FFFFF8  3 154823989 L316:   move    #-8,n7
P:02D8 000000         2 155023990         nop
P:02D9 0A6F64         6 155623991         bset    #4,y:(r7+n7)
                            23992 
                            23993 ; 484  |                    bSendToPlayerStateMachine = FALSE;//don't want to skip to next song or fast forward
                            23994 
P:02DA 270000         2 155823996         move    #0,y1
P:02DB 045FA0         2 156023999         movec   m0,n7
P:02DC 000000         2 156224000         nop
P:02DD 4F6F00         4 156624001         move    y1,y:(r7+n7)
                            24004 
                            24005 ; 485  |                    iSelectedItem++;
                            24006 
P:02DE 77F400 FFFFFB  3 156924008         move    #-5,n7
P:02E0 000000         2 157124009         nop
P:02E1 5EEF00         4 157524010         move    y:(r7+n7),a
P:02E2 44F400 000001  3 157824011         move    #>1,x0
P:02E4 200040         2 158024012         add     x0,a
P:02E5 218F00         2 158224015         move    a1,b
                            24018 
                            24019 ; 486  |                    if(iSelectedItem>RECORDSETTINGSMENU_LAST)
                            24020 
P:02E6 5D6F00         4 158624022         move    b1,y:(r7+n7)
P:02E7 44F400 000007  3 158924023         move    #>7,x0
P:02E9 20004D         2 159124024         cmp     x0,b
P:02EA 0AF0AF rrrrrr  6 159724027         jle     L417
                            24030 
                            24031 ; 487  |                        iSelectedItem = RECORDSETTINGSMENU_FIRST;
                            24032 
P:02EC 596F00         4 160124034         move    b0,y:(r7+n7)
                            24037 
                            24038 ; 488  |                    break;
                            24039 
P:02ED 0AF080 rrrrrr  6 160724041         jmp     L417
                            24042 
                            24043 ; 489  |
                            24044 ; 490  |                case PR_RW:
                            24045 ; 491  |                case PH_RW:
                            24046 ; 492  |                    DisplayHint.bits.Misc = TRUE;
                            24047 
P:02EF 77F400 FFFFF8  3 161024049 L318:   move    #-8,n7
P:02F1 000000         2 161224050         nop
P:02F2 0A6F64         6 161824051         bset    #4,y:(r7+n7)
                            24052 
                            24053 ; 493  |                    bSendToPlayerStateMachine = FALSE;//don't want to skip to prev song or rewind
                            24054 
P:02F3 240000         2 162024056         move    #0,x0
P:02F4 045FA0         2 162224059         movec   m0,n7
P:02F5 000000         2 162424060         nop
P:02F6 4C6F00         4 162824061         move    x0,y:(r7+n7)
                            24064 
                            24065 ; 494  |                    iSelectedItem--;
                            24066 
P:02F7 77F400 FFFFFB  3 163124068         move    #-5,n7
P:02F9 000000         2 163324069         nop
P:02FA 5FEF00         4 163724070         move    y:(r7+n7),b
P:02FB 46F400 000001  3 164024071         move    #>1,y0
P:02FD 20005C         2 164224072         sub     y0,b
                            24075 
                            24076 ; 495  |                    if(iSelectedItem<RECORDSETTINGSMENU_FIRST)
                            24077 
P:02FE 5D6F00         4 164624079         move    b1,y:(r7+n7)
P:02FF 0AF0A1 rrrrrr  6 165224082         jge     L417
                            24083 
                            24084 ; 496  |                        iSelectedItem = RECORDSETTINGSMENU_LAST;
                            24085 
P:0301 2D0700         2 165424087         move    #7,b1
P:0302 5D6F00         4 165824090         move    b1,y:(r7+n7)
                            24093 
                            24094 ; 497  |                    break;
                            24095 
P:0303 0AF080 rrrrrr  6 166424097         jmp     L417
                            24098 
                            24099 ; 498  |
                            24100 ; 499  |                case PR_MENU:
                            24101 ; 500  |                    DisplayHint.bits.Misc = TRUE;
                            24102 
P:0305 77F400 FFFFF8  3 166724104 L319:   move    #-8,n7
P:0307 000000         2 166924105         nop
P:0308 0A6F64         6 167524106         bset    #4,y:(r7+n7)
                            24107 
                            24108 ; 501  |                    switch(iSelectedItem)
                            24109 
P:0309 77F400 FFFFFB  3 167824111         move    #-5,n7
P:030B 000000         2 168024112         nop
P:030C 5FEF00         4 168424113         move    y:(r7+n7),b
P:030D 65F40B rrrrrr  3 168724114         tst     b       #L423,r5
P:030F 0AF0AB rrrrrr  6 169324115         jmi     L417
P:0311 56F400 000007  3 169624116         move    #>7,a
P:0313 21FD0D         2 169824117         cmp     a,b     b,n5
P:0314 0AF0A7 rrrrrr  6 170424118         jgt     L417
P:0316 07ED95         8 171224119         movem   p:(r5+n5),r5
P:0317 000000         2 171424120         nop
P:0318 0AE580         4 171824121         jmp     (r5)
                            24122 
P:0319 rrrrrr               24123 L423:   dc      L378    ; case 0:
P:031A rrrrrr               24124         dc      L365    ; case 1:
P:031B rrrrrr               24125         dc      L357    ; case 2:
P:031C rrrrrr               24126         dc      L320    ; case 3:
P:031D rrrrrr               24127         dc      L321    ; case 4:
P:031E rrrrrr               24128         dc      L345    ; case 5:
P:031F rrrrrr               24129         dc      L380    ; case 6:
P:0320 rrrrrr               24130         dc      L383    ; case 7:
                            24131 
                            24132 
                            24133 ; 502  |                    {
                            24134 ; 503  |                    case RECORDSETTINGSMENU_DESTINATION:
                            24135 ; 504  |#ifdef TUNER_STFM1000
                            24136 ; 505  |                        if (iSource == SOURCE_FM)
                            24137 
P:0321 77F400 FFFFFC  3 172124139 L320:   move    #-4,n7
P:0323 000000         2 172324140         nop
P:0324 5EEF00         4 172724141         move    y:(r7+n7),a
P:0325 46F400 000001  3 173024142         move    #>1,y0
P:0327 200055         2 173224143         cmp     y0,a
P:0328 0AF0AA rrrrrr  6 173824144         jeq     L386
                            24145 
                            24146 ; 506  |                        {
                            24147 ; 507  |                            g_RecorderSettings[iSource].m_iDestinationDevice = DESTINATION_INTERNAL;
                            24148 ; 508  |                        }
                            24149 ; 509  |                        else
                            24150 ; 510  |#endif
                            24151 ; 511  |                        {
                            24152 ; 512  |#if (NUM_REMOVABLE_MEDIA > 0)
                            24153 ; 513  |// for players with external media
                            24154 ; 514  |                            g_RecorderSettings[iSource].m_iDestinationDevice++;
                            24155 
P:032A 21C400         2 174024157         move    a,x0
P:032B 0115D8         2 174224158         mpy     x0,#21,b
P:032C 213E00         2 174424159         move    b0,n6
P:032D 66F400 rrrrrr  3 174724160         move    #Fg_RecorderSettings+3,r6
P:032F 000000         2 174924161         nop
P:0330 204E00         2 175124162         move    (r6)+n6
P:0331 5EE600         2 175324163         move    y:(r6),a
P:0332 20C500         2 175524164         move    y0,x1
P:0333 200060         2 175724165         add     x1,a
P:0334 5C6600         2 175924166         move    a1,y:(r6)
                            24167 
                            24168 ; 515  |                            if(g_RecorderSettings[iSource].m_iDestinationDevice>DESTINATION_LAST)
                            24169 
P:0335 2A0000         2 176124171         move    #0,a2
P:0336 200065         2 176324172         cmp     x1,a
P:0337 0AF0AF rrrrrr  6 176924173         jle     L417
                            24174 
                            24175 ; 516  |                                g_RecorderSettings[iSource].m_iDestinationDevice = DESTINATION_FIRST;
                            24176 ; 517  |#else
                            24177 ; 518  |                            g_RecorderSettings[iSource].m_iDestinationDevice = DESTINATION_INTERNAL;
                            24178 ; 519  |#endif
                            24179 ; 520  |                        }
                            24180 ; 521  |                        break;
                            24181 
P:0339 0AF080 rrrrrr  6 177524183         jmp     L386
                            24184 
                            24185 ; 522  |
                            24186 ; 523  |                    case RECORDSETTINGSMENU_SAMPLERATE:
                            24187 ; 524  |#ifdef TUNER_STFM1000
                            24188 ; 525  |                        if (iSource == SOURCE_FM)
                            24189 
P:033B 77F400 FFFFFC  3 177824191 L321:   move    #-4,n7
P:033D 000000         2 178024192         nop
P:033E 5FEF00         4 178424193         move    y:(r7+n7),b
P:033F 56F400 000001  3 178724194         move    #>1,a
P:0341 20000D         2 178924195         cmp     a,b
P:0342 0AF0A2 rrrrrr  6 179524198         jne     L322
                            24199 
                            24200 ; 526  |                        {
                            24201 ; 527  |                            // force FM to 44.1 KHz
                            24202 ; 528  |                            g_RecorderSettings[iSource].m_iSampleRateInHz = 44100;
                            24203 
P:0344 21E600         2 179724205         move    b,y0
P:0345 0115E0         2 179924206         mpy     y0,#21,a
P:0346 211D00         2 180124209         move    a0,n5
P:0347 65F400 rrrrrr  3 180424210         move    #Fg_RecorderSettings+4,r5
P:0349 000000         2 180624211         nop
P:034A 044D16         4 181024212         lua     (r5)+n5,r6
P:034B 55F400 00AC44  3 181324213         move    #44100,b1
P:034D 5D6600         2 181524214         move    b1,y:(r6)
                            24215 
                            24216 ; 529  |                            break;
                            24217 
P:034E 0AF080 rrrrrr  6 182124219         jmp     L417
                            24220 
                            24221 ; 530  |                        }
                            24222 ; 531  |#endif
                            24223 ; 532  |                        if (g_RecorderSettings[iSource].m_EncoderNo != ENCODER_MP3)
                            24224 
                            24226 L322:
P:0350 5D6F00         4 182524229         move    b1,y:(r7+n7)
P:0351 060380 rrrrrr  6 183124230         do      #3,L424
P:0353 20003B         2 183324232         lsl     b
P:0354 000000         2 183524233         nop
                         (4)24234 L424:
P:0355 21BD00         2 183724238         move    b1,n5
P:0356 65F400 rrrrrr  3 184024239         move    #Fg_RecorderSettings+1,r5
P:0358 000000         2 184224240         nop
P:0359 044D16         4 184624241         lua     (r5)+n5,r6
P:035A 000000         2 184824242         nop
P:035B 5FE600         2 185024243         move    y:(r6),b
P:035C 21A700         2 185224244         move    b1,y1
P:035D 45F400 000003  3 185524245         move    #>3,x1
P:035F 2B0000         2 185724246         move    #0,b2
P:0360 20006D         2 185924247         cmp     x1,b
P:0361 0AF0AA rrrrrr  6 186524248         jeq     L337
                            24250 
                            24251 ; 533  |                        {
                            24252 ; 534  |                            WORD wRate = g_RecorderSettings[iSource].m_iSampleRateInHz;
                            24253 
P:0363 23BE00         2 186724257         move    n5,n6
P:0364 66F400 rrrrrr  3 187024258         move    #Fg_RecorderSettings+4,r6
P:0366 000000         2 187224259         nop
P:0367 204E00         2 187424260         move    (r6)+n6
P:0368 5FE600         2 187624261         move    y:(r6),b
P:0369 21AE00         2 187824262         move    b1,a
                            24264 
                            24265 ; 535  |                            if(wRate==8000)
                            24266 
P:036A 46F400 001F40  3 188124268         move    #8000,y0
P:036C 2B0000         2 188324269         move    #0,b2
P:036D 20005D         2 188524270         cmp     y0,b
P:036E 0AF0A2 rrrrrr  6 189124271         jne     L323
                            24272 
                            24273 ; 536  |                                wRate = 11025;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24274 
P:0370 50F400 002B11  3 189424276         move    #11025,a0
P:0372 0AF080 rrrrrr  6 190024279         jmp     L336
                            24280 
                            24281 ; 537  |                            else if (wRate==11025)
                            24282 
                            24284 L323:
P:0374 44F400 002B11  3 190324286         move    #11025,x0
P:0376 2A0000         2 190524287         move    #0,a2
P:0377 200045         2 190724288         cmp     x0,a
P:0378 0AF0A2 rrrrrr  6 191324289         jne     L324
                            24290 
                            24291 ; 538  |                                wRate = 16000;
                            24292 
P:037A 50F400 003E80  3 191624294         move    #16000,a0
P:037C 0AF080 rrrrrr  6 192224296         jmp     L336
                            24297 
                            24298 ; 539  |                            else if (wRate==16000)
                            24299 
                            24301 L324:
P:037E 57F400 003E80  3 192524303         move    #16000,b
P:0380 200005         2 192724304         cmp     b,a
P:0381 0AF0A2 rrrrrr  6 193324305         jne     L325
                            24306 
                            24307 ; 540  |                                wRate = 22050;
                            24308 
P:0383 50F400 005622  3 193624310         move    #22050,a0
P:0385 0AF080 rrrrrr  6 194224312         jmp     L336
                            24313 
                            24314 ; 541  |                            else if (wRate==22050)
                            24315 
                            24317 L325:
P:0387 46F400 005622  3 194524319         move    #22050,y0
P:0389 200055         2 194724320         cmp     y0,a
P:038A 0AF0A2 rrrrrr  6 195324321         jne     L326
                            24322 
                            24323 ; 542  |                                wRate = 32000;
                            24324 
P:038C 50F400 007D00  3 195624326         move    #$7D00,a0
P:038E 0AF080 rrrrrr  6 196224328         jmp     L336
                            24329 
                            24330 ; 543  |                            else if (wRate==32000)
                            24331 
                            24333 L326:
P:0390 44F400 007D00  3 196524335         move    #$7D00,x0
P:0392 200045         2 196724336         cmp     x0,a
P:0393 0AF0A2 rrrrrr  6 197324337         jne     L327
                            24338 
                            24339 ; 544  |// Set line below to 1 to allow 44.1/48kHz voice record. This is the only change needed to reenable it.
                            24340 ; 545  |#if 0 
                            24341 ; 546  |                                wRate = 8000;
                            24342 ; 547  |#else
                            24343 ; 548  |//////////////////////////////// WARNING !!! //////////////////////////////////
                            24344 ; 549  |// The following code was removed due to poor
                            24345 ; 550  |// record quality at those rates (dropouts).
                            24346 ; 551  |//////////////////////////////// WARNING !!! //////////////////////////////////
                            24347 ; 552  |                                wRate = 44100;
                            24348 
P:0395 50F400 00AC44  3 197624350         move    #44100,a0
P:0397 0AF080 rrrrrr  6 198224352         jmp     L336
                            24353 
                            24354 ; 553  |                            else if (wRate==44100) // if 44.1kS pcm stereo force low rate
                            24355 
                            24357 L327:
P:0399 57F400 00AC44  3 198524359         move    #44100,b
P:039B 200005         2 198724360         cmp     b,a
P:039C 0AF0A2 rrrrrr  6 199324361         jne     L330
                            24362 
                            24363 ; 554  |                                if((g_RecorderSettings[iSource].m_EncoderNo == ENCODER_PCM)
                            24364 ; 555  |                                                &&
                            24365 ; 556  |                                    (g_RecorderSettings[iSource].m_iChannels == CHANNELS_STEREO))
                            24366 
P:039E 200079         2 199524368         tfr     y1,b
P:039F 46F400 000002  3 199824369         move    #>2,y0
P:03A1 2B0000         2 200024370         move    #0,b2
P:03A2 20005D         2 200224371         cmp     y0,b
P:03A3 0AF0A2 rrrrrr  6 200824372         jne     L328
P:03A5 65F400 rrrrrr  3 201124373         move    #Fg_RecorderSettings+2,r5
P:03A7 000000         2 201324374         nop
P:03A8 204D00         2 201524375         move    (r5)+n5
P:03A9 5FE500         2 201724376         move    y:(r5),b
P:03AA 200051         2 201924377         tfr     y0,a
P:03AB 2B0000         2 202124378         move    #0,b2
P:03AC 20000D         2 202324379         cmp     a,b
P:03AD 0AF0AA rrrrrr  6 202924380         jeq     L330
                            24381 
                            24382 ; 557  |                                {       
                            24383 ; 558  |                                        wRate = 8000;       //fix for defect 3719. Think of a better approach than this.
                            24384 ; 559  |                                }
                            24385 ; 560  |                                else  wRate = 48000;
                            24386 
P:03AF 50F400 00BB80  3 203224388 L328:   move    #48000,a0
P:03B1 0AF080 rrrrrr  6 203824390         jmp     L336
                            24391 
                            24392 ; 561  |                              
                            24393 ; 562  |                            else 
                            24394 ; 563  |                                wRate = 8000;               // default sample rate
                            24395 
P:03B3 50F400 001F40  3 204124397 L330:   move    #8000,a0
                            24398 
                            24399 ; 564  |#endif                                
                            24400 ; 565  |                            g_RecorderSettings[iSource].m_iSampleRateInHz = wRate;
                            24401 
P:03B5 586600         2 204324403 L336:   move    a0,y:(r6)
                            24406 
                            24407 ; 566  |                        }
                            24408 
P:03B6 0AF080 rrrrrr  6 204924410         jmp     L417
                            24411 
                            24412 ; 567  |                        else { // ENCODER_MP3
                            24413 ; 568  |                           
                            24414 ; 569  |                             WORD wRate = g_RecorderSettings[iSource].m_iSampleRateInHz;
                            24415 
                            24417 L337:
P:03B8 65F400 rrrrrr  3 205224421         move    #Fg_RecorderSettings+4,r5
P:03BA 000000         2 205424422         nop
P:03BB 044D16         4 205824423         lua     (r5)+n5,r6
P:03BC 000000         2 206024424         nop
P:03BD 5EE600         2 206224425         move    y:(r6),a
P:03BE 218F00         2 206424426         move    a1,b
                            24428 
                            24429 ; 570  |                                     if(wRate==32000)
                            24430 
P:03BF 46F400 007D00  3 206724432         move    #$7D00,y0
P:03C1 2A0000         2 206924433         move    #0,a2
P:03C2 200055         2 207124434         cmp     y0,a
P:03C3 0AF0AA rrrrrr  6 207724435         jeq     L339
                            24436 
                            24437 ; 571  |                                        wRate =  44100;
                            24438 ; 572  |                                     else if(wRate==44100)
                            24439 
P:03C5 44F400 00AC44  3 208024441         move    #44100,x0
P:03C7 200045         2 208224442         cmp     x0,a
P:03C8 0AF0A2 rrrrrr  6 208824443         jne     L338
                            24444 
                            24445 ; 573  |                                        wRate = 48000;
                            24446 
P:03CA 57F400 00BB80  3 209124448         move    #48000,b
P:03CC 0AF080 rrrrrr  6 209724449         jmp     L344
                            24450 
                            24451 ; 574  |                                     else if(wRate==48000)
                            24452 
P:03CE 45F400 00BB80  3 210024454 L338:   move    #48000,x1
P:03D0 2B0000         2 210224455         move    #0,b2
P:03D1 20006D         2 210424456         cmp     x1,b
P:03D2 0AF0A2 rrrrrr  6 211024457         jne     L344
                            24458 
                            24459 ; 575  |                                                                  if((g_RecorderSettings[iSource].m_iChannels == CHANNELS_MONO) &&
                            24460 ; 576  |                                                                         (g_RecorderSettings[iSource].m_iBitRateInKbps > 224))
                            24461 
P:03D4 65F400 rrrrrr  3 211324463         move    #Fg_RecorderSettings+2,r5
P:03D6 000000         2 211524464         nop
P:03D7 204D00         2 211724465         move    (r5)+n5
P:03D8 5FE500         2 211924466         move    y:(r5),b
P:03D9 44F400 000001  3 212224468         move    #>1,x0
P:03DB 2B0000         2 212424469         move    #0,b2
P:03DC 20004D         2 212624470         cmp     x0,b
P:03DD 0AF0A2 rrrrrr  6 213224471         jne     L341
P:03DF 65F400 rrrrrr  3 213524472         move    #Fg_RecorderSettings+5,r5
P:03E1 000000         2 213724473         nop
P:03E2 204D00         2 213924474         move    (r5)+n5
P:03E3 5FE500         2 214124475         move    y:(r5),b
P:03E4 56F400 0000E0  3 214424476         move    #>$E0,a
P:03E6 2B0000         2 214624477         move    #0,b2
P:03E7 20000D         2 214824478         cmp     a,b
P:03E8 0AF0AF rrrrrr  6 215424479         jle     L341
                            24480 
                            24481 ; 577  |                                                                          {
                            24482 ; 578  |                                                                          wRate = 44100;
                            24483 
P:03EA 57F400 00AC44  3 215724485 L339:   move    #44100,b
                            24487 
                            24488 ; 579  |                                                                          }
                            24489 
P:03EC 0AF080 rrrrrr  6 216324491         jmp     L344
                            24492 
                            24493 ; 580  |                                                                          else
                            24494 ; 581  |                                          wRate = 32000;
                            24495 
P:03EE 57F400 007D00  3 216624497 L341:   move    #$7D00,b
                            24498 
                            24499 ; 582  |                            g_RecorderSettings[iSource].m_iSampleRateInHz = wRate;
                            24500 
P:03F0 5D6600         2 216824502 L344:   move    b1,y:(r6)
                            24505 
                            24506 ; 583  |                        }
                            24507 ; 584  |                        break;
                            24508 
P:03F1 0AF080 rrrrrr  6 217424510         jmp     L417
                            24511 
                            24512 ; 585  |
                            24513 ; 586  |                    case RECORDSETTINGSMENU_BITRATE:
                            24514 ; 587  |                        if (g_RecorderSettings[iSource].m_EncoderNo == ENCODER_MP3)
                            24515 
P:03F3 77F400 FFFFFC  3 217724517 L345:   move    #-4,n7
P:03F5 000000         2 217924518         nop
P:03F6 4EEF00         4 218324519         move    y:(r7+n7),y0
P:03F7 0115E8         2 218524520         mpy     y0,#21,b
P:03F8 213E00         2 218724521         move    b0,n6
P:03F9 66F400 rrrrrr  3 219024522         move    #Fg_RecorderSettings+1,r6
P:03FB 000000         2 219224523         nop
P:03FC 204E00         2 219424524         move    (r6)+n6
P:03FD 5FE600         2 219624525         move    y:(r6),b
P:03FE 47F400 000003  3 219924526         move    #>3,y1
P:0400 2B0000         2 220124527         move    #0,b2
P:0401 20007D         2 220324528         cmp     y1,b
P:0402 0AF0A2 rrrrrr  6 220924529         jne     L417
                            24531 
                            24532 ; 588  |                        {
                            24533 ; 589  |                             WORD wBRate = g_RecorderSettings[iSource].m_iBitRateInKbps;
                            24534 
P:0404 66F400 rrrrrr  3 221224538         move    #Fg_RecorderSettings+5,r6
P:0406 000000         2 221424539         nop
P:0407 204E00         2 221624540         move    (r6)+n6
P:0408 5FE600         2 221824541         move    y:(r6),b
P:0409 21AE00         2 222024542         move    b1,a
                            24544 
                            24545 ; 590  |                             if(wBRate==96)
                            24546 
P:040A 46F400 000060  3 222324548         move    #>$60,y0
P:040C 2B0000         2 222524549         move    #0,b2
P:040D 20005D         2 222724550         cmp     y0,b
P:040E 0AF0A2 rrrrrr  6 223324551         jne     L346
                            24552 
                            24553 ; 591  |                                wBRate = 112;
                            24554 
P:0410 56F400 000070  3 223624556         move    #>$70,a
P:0412 0AF080 rrrrrr  6 224224557         jmp     L356
                            24558 
                            24559 ; 592  |                             else if (wBRate==112)
                            24560 
P:0414 44F400 000070  3 224524562 L346:   move    #>$70,x0
P:0416 2A0000         2 224724563         move    #0,a2
P:0417 200045         2 224924564         cmp     x0,a
P:0418 0AF0A2 rrrrrr  6 225524565         jne     L347
                            24566 
                            24567 ; 593  |                                wBRate = 128;
                            24568 
P:041A 56F400 000080  3 225824570         move    #>$80,a
P:041C 0AF080 rrrrrr  6 226424571         jmp     L356
                            24572 
                            24573 ; 594  |                             else if (wBRate==128)
                            24574 
P:041E 57F400 000080  3 226724576 L347:   move    #>$80,b
P:0420 200005         2 226924577         cmp     b,a
P:0421 0AF0A2 rrrrrr  6 227524578         jne     L348
                            24579 
                            24580 ; 595  |                                wBRate = 160;
                            24581 
P:0423 56F400 0000A0  3 227824583         move    #>160,a
P:0425 0AF080 rrrrrr  6 228424584         jmp     L356
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24585 
                            24586 ; 596  |                             else if (wBRate==160)
                            24587 
P:0427 46F400 0000A0  3 228724589 L348:   move    #>160,y0
P:0429 200055         2 228924590         cmp     y0,a
P:042A 0AF0A2 rrrrrr  6 229524591         jne     L349
                            24592 
                            24593 ; 597  |                                wBRate = 192;
                            24594 
P:042C 56F400 0000C0  3 229824596         move    #>$C0,a
P:042E 0AF080 rrrrrr  6 230424597         jmp     L356
                            24598 
                            24599 ; 598  |                             else if (wBRate==192)
                            24600 
P:0430 44F400 0000C0  3 230724602 L349:   move    #>$C0,x0
P:0432 200045         2 230924603         cmp     x0,a
P:0433 0AF0A2 rrrrrr  6 231524604         jne     L350
                            24605 
                            24606 ; 599  |                                wBRate = 224;
                            24607 
P:0435 56F400 0000E0  3 231824609         move    #>$E0,a
P:0437 0AF080 rrrrrr  6 232424610         jmp     L356
                            24611 
                            24612 ; 600  |                             else if (wBRate==224)
                            24613 
P:0439 46F400 0000E0  3 232724615 L350:   move    #>$E0,y0
P:043B 200055         2 232924616         cmp     y0,a
P:043C 0AF0A2 rrrrrr  6 233524617         jne     L356
                            24618 
                            24619 ; 601  |                                                         if((g_RecorderSettings[iSource].m_iSampleRateInHz==32000) && 
                            24620 ; 602  |                                                         (g_RecorderSettings[iSource].m_iChannels == CHANNELS_MONO)) 
                            24621 ; 603  |                                                                 {
                            24622 ; 604  |                                        wBRate = 96;
                            24623 ; 605  |                                                                 }
                            24624 ; 606  |                                                                 else // allows 256kbps if was not (32khz mono)
                            24625 ; 607  |#if 0                                 // Nov4 '04 disable these due to flash filewrite latency overflows. MLC & some type2 flash products can enable this.
                            24626 ; 608  |                                                                        wBRate = 256;
                            24627 ; 609  |                             else if (wBRate==256)
                            24628 ; 610  |                                wBRate = 320;
                            24629 ; 611  |                             else if (wBRate==320)
                            24630 ; 612  |#endif
                            24631 ; 613  |                                    wBRate = 96;
                            24632 
P:043E 56F400 000060  3 233824634         move    #>$60,a
                            24635 
                            24636 ; 614  |
                            24637 ; 615  |                             g_RecorderSettings[iSource].m_iBitRateInKbps = wBRate;
                            24638 
P:0440 5C6600         2 234024640 L356:   move    a1,y:(r6)
                            24643 
                            24644 ; 616  |                        }
                            24645 ; 617  |                        break;
                            24646 
P:0441 0AF080 rrrrrr  6 234624648         jmp     L417
                            24649 
                            24650 ; 618  |
                            24651 ; 619  |                    case RECORDSETTINGSMENU_CHANNELS:
                            24652 ; 620  |#ifdef TUNER_STFM1000
                            24653 ; 621  |                        if (iSource == SOURCE_FM)
                            24654 
P:0443 77F400 FFFFFC  3 234924656 L357:   move    #-4,n7
P:0445 000000         2 235124657         nop
P:0446 5FEF00         4 235524658         move    y:(r7+n7),b
P:0447 46F400 000001  3 235824659         move    #>1,y0
P:0449 20005D         2 236024660         cmp     y0,b
P:044A 0AF0AA rrrrrr  6 236624661         jeq     L359
                            24662 
                            24663 ; 622  |                        {
                            24664 ; 623  |                            // force FM to stereo channels
                            24665 ; 624  |                            g_RecorderSettings[iSource].m_iChannels = CHANNELS_STEREO;
                            24666 ; 625  |                            break;
                            24667 ; 626  |                        }
                            24668 ; 627  |                        else 
                            24669 ; 628  |#endif
                            24670 ; 629  |                        if((iSource!=SOURCE_MIC)) {
                            24671 
P:044C 20000B         2 236824673         tst     b
P:044D 0AF0AA rrrrrr  6 237424674         jeq     L364
                            24675 
                            24676 ; 630  |                            if((g_RecorderSettings[iSource].m_EncoderNo == ENCODER_PCM)
                            24677 ; 631  |                                            &&
                            24678 ; 632  |                                (g_RecorderSettings[iSource].m_iSampleRateInHz == 48000))
                            24679 
P:044F 21E600         2 237624681         move    b,y0
P:0450 0115E0         2 237824682         mpy     y0,#21,a
P:0451 211B00         2 238024683         move    a0,n3
P:0452 63F400 rrrrrr  3 238324684         move    #Fg_RecorderSettings+1,r3
P:0454 000000         2 238524685         nop
P:0455 044B16         4 238924686         lua     (r3)+n3,r6
P:0456 000000         2 239124687         nop
P:0457 5EE600         2 239324688         move    y:(r6),a
P:0458 57F400 000002  3 239624689         move    #>2,b
P:045A 2A0000         2 239824690         move    #0,a2
P:045B 200005         2 240024691         cmp     b,a
P:045C 0AF0A2 rrrrrr  6 240624692         jne     L358
P:045E 237E00         2 240824693         move    n3,n6
P:045F 66F400 rrrrrr  3 241124694         move    #Fg_RecorderSettings+4,r6
P:0461 000000         2 241324695         nop
P:0462 204E00         2 241524696         move    (r6)+n6
P:0463 5FE600         2 241724697         move    y:(r6),b
P:0464 46F400 00BB80  3 242024698         move    #48000,y0
P:0466 2B0000         2 242224699         move    #0,b2
P:0467 20005D         2 242424700         cmp     y0,b
P:0468 0AF0AA rrrrrr  6 243024701         jeq     L364
                            24702 
                            24703 ; 633  |                            {       
                            24704 ; 634  |                                    g_RecorderSettings[iSource].m_iChannels = CHANNELS_MONO;
                            24705 ; 635  |                                                //fix for defect 3719. Think of a better approach than this.
                            24706 ; 636  |                            }
                            24707 ; 637  |                                                        else if((g_RecorderSettings[iSource].m_EncoderNo == ENCODER_MP3) &&
                            24708 ; 638  |                                                                        (g_RecorderSettings[iSource].m_iSampleRateInHz == 32000) &&
                            24709 ; 639  |                                                                        (g_RecorderSettings[iSource].m_iBitRateInKbps >224))
                            24710 
P:046A 46F400 000003  3 243324712 L358:   move    #>3,y0
P:046C 2A0000         2 243524713         move    #0,a2
P:046D 200055         2 243724714         cmp     y0,a
P:046E 0AF0A2 rrrrrr  6 244324715         jne     L362
P:0470 63F400 rrrrrr  3 244624716         move    #Fg_RecorderSettings+4,r3
P:0472 000000         2 244824717         nop
P:0473 044B16         4 245224718         lua     (r3)+n3,r6
P:0474 000000         2 245424719         nop
P:0475 5FE600         2 245624720         move    y:(r6),b
P:0476 56F400 007D00  3 245924721         move    #$7D00,a
P:0478 2B0000         2 246124722         move    #0,b2
P:0479 20000D         2 246324723         cmp     a,b
P:047A 0AF0A2 rrrrrr  6 246924724         jne     L362
P:047C 63F400 rrrrrr  3 247224725         move    #Fg_RecorderSettings+5,r3
P:047E 000000         2 247424726         nop
P:047F 044B16         4 247824727         lua     (r3)+n3,r6
P:0480 000000         2 248024728         nop
P:0481 5FE600         2 248224729         move    y:(r6),b
P:0482 44F400 0000E0  3 248524730         move    #>$E0,x0
P:0484 2B0000         2 248724731         move    #0,b2
P:0485 20004D         2 248924732         cmp     x0,b
P:0486 0AF0AF rrrrrr  6 249524733         jle     L362
                            24734 
                            24735 ; 640  |                                                                        {
                            24736 ; 641  |                                                                                g_RecorderSettings[iSource].m_iChannels = CHANNELS_STEREO;
                            24737 
P:0488 77F400 FFFFFC  3 249824739 L359:   move    #-4,n7
P:048A 000000         2 250024740         nop
P:048B 4DEF00         4 250424741         move    y:(r7+n7),x1
P:048C 0115F0         2 250624742         mpy     x1,#21,a
P:048D 211D00         2 250824743         move    a0,n5
P:048E 65F400 rrrrrr  3 251124744         move    #Fg_RecorderSettings+2,r5
P:0490 000000         2 251324745         nop
P:0491 044D16         4 251724746         lua     (r5)+n5,r6
P:0492 290200         2 251924747         move    #2,b0
P:0493 596600         2 252124748         move    b0,y:(r6)
                            24749 
                            24750 ; 642  |                                                                        }
                            24751 
P:0494 0AF080 rrrrrr  6 252724753         jmp     L417
                            24754 
                            24755 ; 643  |                            else
                            24756 ; 644  |                            {
                            24757 ; 645  |                                                                
                            24758 ; 646  |                                g_RecorderSettings[iSource].m_iChannels++;
                            24759 
P:0496 63F400 rrrrrr  3 253024761 L362:   move    #Fg_RecorderSettings+2,r3
P:0498 000000         2 253224762         nop
P:0499 044B16         4 253624763         lua     (r3)+n3,r6
P:049A 000000         2 253824764         nop
P:049B 5FE600         2 254024765         move    y:(r6),b
P:049C 56F400 000001  3 254324766         move    #>1,a
P:049E 200018         2 254524767         add     a,b
P:049F 5D6600         2 254724768         move    b1,y:(r6)
                            24769 
                            24770 ; 647  |                                if(g_RecorderSettings[iSource].m_iChannels>CHANNELS_LAST)
                            24771 
P:04A0 44F400 000002  3 255024773         move    #>2,x0
P:04A2 2B0000         2 255224774         move    #0,b2
P:04A3 20004D         2 255424775         cmp     x0,b
P:04A4 0AF0AF rrrrrr  6 256024776         jle     L417
                            24777 
                            24778 ; 648  |                                    g_RecorderSettings[iSource].m_iChannels = CHANNELS_FIRST;
                            24779 ; 649  |                            }
                            24780 ; 650  |                        
                            24781 ; 651  |                        }        
                            24782 ; 652  |                        else {    
                            24783 ; 653  |                            // Mic can only handle a single channel
                            24784 ; 654  |                            g_RecorderSettings[iSource].m_iChannels = CHANNELS_MONO;
                            24785 
P:04A6 77F400 FFFFFC  3 256324787 L364:   move    #-4,n7
P:04A8 000000         2 256524788         nop
P:04A9 4FEF00         4 256924789         move    y:(r7+n7),y1
P:04AA 0115C8         2 257124790         mpy     y1,#21,b
P:04AB 213E00         2 257324791         move    b0,n6
P:04AC 66F400 rrrrrr  3 257624792         move    #Fg_RecorderSettings+2,r6
P:04AE 000000         2 257824793         nop
P:04AF 204E00         2 258024794         move    (r6)+n6
P:04B0 290100         2 258224795         move    #1,b0
P:04B1 596600         2 258424796         move    b0,y:(r6)
                            24797 
                            24798 ; 655  |                        }
                            24799 ; 656  |                        break;
                            24800 
P:04B2 0AF080 rrrrrr  6 259024802         jmp     L417
                            24803 
                            24804 ; 657  |
                            24805 ; 658  |                     case RECORDSETTINGSMENU_ENCODER:
                            24806 ; 659  |                        g_RecorderSettings[iSource].m_EncoderNo++;                      //m_Encoder
                            24807 
P:04B4 77F400 FFFFFC  3 259324809 L365:   move    #-4,n7
P:04B6 000000         2 259524810         nop
P:04B7 4FEF00         4 259924811         move    y:(r7+n7),y1
P:04B8 0115C0         2 260124812         mpy     y1,#21,a
P:04B9 211C00         2 260324815         move    a0,n4
P:04BA 64F400 rrrrrr  3 260624816         move    #Fg_RecorderSettings+1,r4
P:04BC 000000         2 260824817         nop
P:04BD 044C16         4 261224818         lua     (r4)+n4,r6
P:04BE 000000         2 261424819         nop
P:04BF 5EE600         2 261624820         move    y:(r6),a
P:04C0 46F400 000001  3 261924821         move    #>1,y0
P:04C2 200050         2 262124822         add     y0,a
P:04C3 5C6600         2 262324823         move    a1,y:(r6)
                            24824 
                            24825 ; 660  |
                            24826 ; 661  |#ifdef TUNER_STFM1000
                            24827 ; 662  |                        if((iSource==SOURCE_FM) && (g_RecorderSettings[iSource].m_EncoderNo >= ENCODER_PCM))
                            24828 
P:04C4 200079         2 262524830         tfr     y1,b
P:04C5 20005D         2 262724831         cmp     y0,b
P:04C6 0AF0A2 rrrrrr  6 263324834         jne     L367
P:04C8 46F400 000002  3 263624835         move    #>2,y0
P:04CA 2A0000         2 263824836         move    #0,a2
P:04CB 200055         2 264024837         cmp     y0,a
P:04CC 0AF0A9 rrrrrr  6 264624838         jlt     L367
                            24839 
                            24840 ; 663  |                        {
                            24841 ; 664  |                            // STFM1000 will not encode MP3 or PCM, advance past PCM and MP3                        
                            24842 ; 665  |                            g_RecorderSettings[iSource].m_EncoderNo = ENCODER_FIRST;
                            24843 
P:04CE 20001B         2 264824845         clr     b   
P:04CF 5D6600         2 265024846         move    b1,y:(r6)
                            24847 
                            24848 ; 666  |                        }    
                            24849 ; 667  |#endif
                            24850 ; 668  |                        if(g_RecorderSettings[iSource].m_EncoderNo > ENCODER_LAST)
                            24851 
P:04D0 5FE600         2 265224853 L367:   move    y:(r6),b
P:04D1 46F400 000003  3 265524854         move    #>3,y0
P:04D3 2B0000         2 265724855         move    #0,b2
P:04D4 20005D         2 265924856         cmp     y0,b
P:04D5 0AF0AF rrrrrr  6 266524857         jle     L368
                            24858 
                            24859 ; 669  |                            g_RecorderSettings[iSource].m_EncoderNo = ENCODER_FIRST;
                            24860 
P:04D7 20001B         2 266724862         clr     b   
P:04D8 5D6600         2 266924863         move    b1,y:(r6)
                            24864 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24865 ; 670  |
                            24866 ; 671  |                        if((g_RecorderSettings[iSource].m_EncoderNo==ENCODER_IMADPCM) ||(g_RecorderSettings[iSource].m_EncoderNo== ENCODER_MSADPCM))
                            24867 
P:04D9 5EE600         2 267124869 L368:   move    y:(r6),a
P:04DA 2A0000         2 267324870         move    #0,a2
P:04DB 200003         2 267524871         tst     a
P:04DC 0AF0AA rrrrrr  6 268124872         jeq     L369
P:04DE 45F400 000001  3 268424873         move    #>1,x1
P:04E0 200065         2 268624874         cmp     x1,a
P:04E1 0AF0A2 rrrrrr  6 269224875         jne     L370
                            24876 
                            24877 ; 672  |                                                {
                            24878 ; 673  |#ifdef TUNER_STFM1000
                            24879 ; 674  |                            if(iSource == SOURCE_FM)
                            24880 
P:04E3 77F400 FFFFFC  3 269524882 L369:   move    #-4,n7
P:04E5 000000         2 269724883         nop
P:04E6 5EEF00         4 270124884         move    y:(r7+n7),a
P:04E7 47F400 000001  3 270424885         move    #>1,y1
P:04E9 200075         2 270624886         cmp     y1,a
P:04EA 0AF0AA rrrrrr  6 271224887         jeq     L371
                            24888 
                            24889 ; 675  |                            {
                            24890 ; 676  |                                                            g_RecorderSettings[iSource].m_iSampleRateInHz = 44100;
                            24891 ; 677  |                                                    }
                            24892 ; 678  |                            else
                            24893 ; 679  |#endif
                            24894 ; 680  |                            {
                            24895 ; 681  |                                g_RecorderSettings[iSource].m_ibits = 4;
                            24896 
P:04EC 64F400 rrrrrr  3 271524898         move    #Fg_RecorderSettings+7,r4
P:04EE 000000         2 271724899         nop
P:04EF 044C15         4 272124900         lua     (r4)+n4,r5
P:04F0 290400         2 272324901         move    #4,b0
P:04F1 596500         2 272524902         move    b0,y:(r5)
                            24903 
                            24904 ; 682  |                                                            g_RecorderSettings[iSource].m_iSampleRateInHz = 8000;
                            24905 
P:04F2 64F400 rrrrrr  3 272824907         move    #Fg_RecorderSettings+4,r4
P:04F4 000000         2 273024908         nop
P:04F5 044C15         4 273424909         lua     (r4)+n4,r5
P:04F6 55F400 001F40  3 273724910         move    #8000,b1
P:04F8 5D6500         2 273924911         move    b1,y:(r5)
                            24912 
                            24913 ; 683  |                            }
                            24914 ; 684  |                        }
                            24915 
P:04F9 0AF080 rrrrrr  6 274524917         jmp     L377
                            24918 
                            24919 ; 685  |                        else if (g_RecorderSettings[iSource].m_EncoderNo==ENCODER_PCM) // PCM
                            24920 
P:04FB 5FE600         2 274724922 L370:   move    y:(r6),b
P:04FC 44F400 000002  3 275024923         move    #>2,x0
P:04FE 2B0000         2 275224924         move    #0,b2
P:04FF 20004D         2 275424925         cmp     x0,b
P:0500 0AF0A2 rrrrrr  6 276024926         jne     L372
                            24927 
                            24928 ; 686  |                            {
                            24929 ; 687  |                                g_RecorderSettings[iSource].m_ibits = g_PCMBits;
                            24930 
P:0502 4FF000 rrrrrr  3 276324932         move    y:Fg_PCMBits,y1
P:0504 239D00         2 276524933         move    n4,n5
P:0505 65F400 rrrrrr  3 276824934         move    #Fg_RecorderSettings+7,r5
P:0507 000000         2 277024935         nop
P:0508 204D00         2 277224936         move    (r5)+n5
P:0509 4F6500         2 277424937         move    y1,y:(r5)
                            24938 
                            24939 ; 688  |                                //if settings.dat has saved sample rate and NumChannels for adpcm earlier 
                            24940 ; 689  |                                //it might conflict with non-supported PCM types. So take care of this here.
                            24941 ; 690  |                                //if stereo and 48000 both are selected then just change sample rate to 44100.
                            24942 ; 691  |                                //workaround for defect #3719
                            24943 ; 692  |                                if( (g_RecorderSettings[iSource].m_iSampleRateInHz == 48000)
                            24944 ; 693  |                                                    &&
                            24945 ; 694  |                                    (g_RecorderSettings[iSource].m_iChannels == CHANNELS_STEREO))
                            24946 
P:050A 64F400 rrrrrr  3 277724948         move    #Fg_RecorderSettings+4,r4
P:050C 000000         2 277924949         nop
P:050D 044C15         4 278324950         lua     (r4)+n4,r5
P:050E 000000         2 278524951         nop
P:050F 5FE500         2 278724952         move    y:(r5),b
P:0510 44F400 00BB80  3 279024953         move    #48000,x0
P:0512 2B0000         2 279224954         move    #0,b2
P:0513 20004D         2 279424955         cmp     x0,b
P:0514 0AF0A2 rrrrrr  6 280024956         jne     L377
P:0516 64F400 rrrrrr  3 280324957         move    #Fg_RecorderSettings+2,r4
P:0518 000000         2 280524958         nop
P:0519 044C15         4 280924959         lua     (r4)+n4,r5
P:051A 000000         2 281124960         nop
P:051B 5FE500         2 281324961         move    y:(r5),b
P:051C 56F400 000002  3 281624962         move    #>2,a
P:051E 2B0000         2 281824963         move    #0,b2
P:051F 20000D         2 282024964         cmp     a,b
P:0520 0AF0A2 rrrrrr  6 282624965         jne     L377
                            24966 
                            24967 ; 695  |                                    
                            24968 ; 696  |                                    g_RecorderSettings[iSource].m_iSampleRateInHz = 44100;
                            24969 
P:0522 64F400 rrrrrr  3 282924971 L371:   move    #Fg_RecorderSettings+4,r4
P:0524 000000         2 283124972         nop
P:0525 044C15         4 283524973         lua     (r4)+n4,r5
P:0526 51F400 00AC44  3 283824974         move    #44100,b0
P:0528 596500         2 284024975         move    b0,y:(r5)
                            24976 
                            24977 ; 697  |                        
                            24978 ; 698  |                            }
                            24979 
P:0529 0AF080 rrrrrr  6 284624981         jmp     L377
                            24982 
                            24983 ; 699  |                        
                            24984 ; 700  |
                            24985 ; 701  |                        else if (g_RecorderSettings[iSource].m_EncoderNo==ENCODER_MP3) // MP3 sample rate
                            24986 
P:052B 5FE600         2 284824988 L372:   move    y:(r6),b
P:052C 2B0000         2 285024989         move    #0,b2
P:052D 20005D         2 285224990         cmp     y0,b
P:052E 0AF0A2 rrrrrr  6 285824991         jne     L377
                            24992 
                            24993 ; 702  |                            {
                            24994 ; 703  |                                g_RecorderSettings[iSource].m_iSampleRateInHz = 32000;
                            24995 
P:0530 64F400 rrrrrr  3 286124997         move    #Fg_RecorderSettings+4,r4
P:0532 000000         2 286324998         nop
P:0533 044C15         4 286724999         lua     (r4)+n4,r5
P:0534 50F400 007D00  3 287025000         move    #$7D00,a0
P:0536 586500         2 287225001         move    a0,y:(r5)
                            25002 
                            25003 ; 704  |                                g_RecorderSettings[iSource].m_iBitRateInKbps    = 96;
                            25004 
P:0537 64F400 rrrrrr  3 287525006         move    #Fg_RecorderSettings+5,r4
P:0539 000000         2 287725007         nop
P:053A 044C15         4 288125008         lua     (r4)+n4,r5
P:053B 296000         2 288325009         move    #$60,b0
P:053C 596500         2 288525010         move    b0,y:(r5)
                            25011 
                            25012 ; 705  |                             }
                            25013 ; 706  |
                            25014 ; 707  |                        if (g_RecorderSettings[iSource].m_EncoderNo != ENCODER_MP3)
                            25015 
P:053D 5FE600         2 288725017 L377:   move    y:(r6),b
P:053E 2B0000         2 288925018         move    #0,b2
P:053F 20005D         2 289125019         cmp     y0,b
P:0540 0AF0AA rrrrrr  6 289725020         jeq     L417
                            25021 
                            25022 ; 708  |                                g_RecorderSettings[iSource].m_iBitRateInKbps = '-';
                            25023 
P:0542 64F400 rrrrrr  3 290025025         move    #Fg_RecorderSettings+5,r4
P:0544 000000         2 290225026         nop
P:0545 044C16         4 290625027         lua     (r4)+n4,r6
P:0546 292D00         2 290825028         move    #45,b0
P:0547 596600         2 291025029         move    b0,y:(r6)
                            25030 
                            25031 ; 709  |
                            25032 ; 710  |                        break;             
                            25033 
P:0548 0AF080 rrrrrr  6 291625035         jmp     L417
                            25036 
                            25037 ; 711  |             
                            25038 ; 712  |                    case RECORDSETTINGSMENU_SOURCE:
                            25039 ; 713  |                        iSource++;
                            25040 
P:054A 77F400 FFFFFC  3 291925042 L378:   move    #-4,n7
P:054C 000000         2 292125043         nop
P:054D 5EEF00         4 292525044         move    y:(r7+n7),a
P:054E 44F400 000001  3 292825045         move    #>1,x0
P:0550 200040         2 293025046         add     x0,a
                            25049 
                            25050 ; 714  |#ifdef REMOVE_FM
                            25051 ; 715  |                        if(iSource == SOURCE_FM) iSource++;
                            25052 ; 716  |#endif                        
                            25053 ; 717  |                        if(iSource > SOURCE_LAST)
                            25054 
P:0551 46F400 000002  3 293325056         move    #>2,y0
P:0553 200055         2 293525057         cmp     y0,a
P:0554 0AF0AF rrrrrr  6 294125058         jle     L379
                            25059 
                            25060 ; 718  |                            iSource = SOURCE_FIRST;
                            25061 
P:0556 200013         2 294325063         clr     a   
                            25064 
                            25065 ; 719  |                        
                            25066 ; 720  |#ifdef TUNER_STFM1000
                            25067 ; 721  |                        // STFM1000 remove MP3 encoding from FM
                            25068 ; 722  |                        if((iSource==SOURCE_FM) && (g_RecorderSettings[iSource].m_EncoderNo >= ENCODER_PCM))
                            25069 
P:0557 77F400 FFFFFC  3 294625071 L379:   move    #-4,n7
P:0559 000000         2 294825072         nop
P:055A 5C6F00         4 295225073         move    a1,y:(r7+n7)
P:055B 200045         2 295425074         cmp     x0,a
P:055C 0AF0A2 rrrrrr  6 296025077         jne     L417
P:055E 218600         2 296225078         move    a1,y0
P:055F 0115E8         2 296425079         mpy     y0,#21,b
P:0560 213E00         2 296625080         move    b0,n6
P:0561 66F400 rrrrrr  3 296925081         move    #Fg_RecorderSettings+1,r6
P:0563 000000         2 297125082         nop
P:0564 204E00         2 297325083         move    (r6)+n6
P:0565 5FE600         2 297525084         move    y:(r6),b
P:0566 44F400 000002  3 297825085         move    #>2,x0
P:0568 2B0000         2 298025086         move    #0,b2
P:0569 20004D         2 298225087         cmp     x0,b
P:056A 0AF0A9 rrrrrr  6 298825088         jlt     L417
                            25089 
                            25090 ; 723  |                        {
                            25091 ; 724  |                            g_RecorderSettings[iSource].m_EncoderNo = ENCODER_FIRST;
                            25092 ; 725  |                            g_RecorderSettings[iSource].m_iDestinationDevice = DESTINATION_INTERNAL;
                            25093 
P:056C 0AF080 rrrrrr  6 299425095         jmp     L384
                            25096 
                            25097 ; 726  |                        }
                            25098 ; 727  |#endif
                            25099 ; 728  |                        
                            25100 ; 729  |                        break;
                            25101 ; 730  |                        
                            25102 ; 731  |                                    case RECORDSETTINGSMENU_MODE:
                            25103 ; 732  |                                                g_RecorderSettings[iSource].m_iMode++;
                            25104 
P:056E 77F400 FFFFFC  3 299725106 L380:   move    #-4,n7
P:0570 000000         2 299925107         nop
P:0571 4DEF00         4 300325108         move    y:(r7+n7),x1
P:0572 0115F8         2 300525109         mpy     x1,#21,b
P:0573 213E00         2 300725110         move    b0,n6
P:0574 66F400 rrrrrr  3 301025111         move    #Fg_RecorderSettings+6,r6
P:0576 000000         2 301225112         nop
P:0577 204E00         2 301425113         move    (r6)+n6
P:0578 5EE600         2 301625114         move    y:(r6),a
P:0579 46F400 000001  3 301925115         move    #>1,y0
P:057B 200050         2 302125116         add     y0,a
P:057C 5C6600         2 302325117         move    a1,y:(r6)
                            25118 
                            25119 ; 733  |                                                if(g_RecorderSettings[iSource].m_iMode > MODE_LAST)
                            25120 
P:057D 2A0000         2 302525122         move    #0,a2
P:057E 200055         2 302725123         cmp     y0,a
P:057F 0AF0AF rrrrrr  6 303325124         jle     L381
                            25125 
                            25126 ; 734  |                                                        g_RecorderSettings[iSource].m_iMode = MODE_FIRST;
                            25127 
P:0581 20001B         2 303525129         clr     b   
P:0582 5D6600         2 303725130         move    b1,y:(r6)
                            25131 
                            25132 ; 735  |
                            25133 ; 736  |                                                if(g_RecorderSettings[iSource].m_iMode == MODE_ALBUM)
                            25134 
P:0583 5FE600         2 303925136 L381:   move    y:(r6),b
P:0584 2B0000         2 304125137         move    #0,b2
P:0585 20000B         2 304325138         tst     b
P:0586 0AF0A2 rrrrrr  6 304925139         jne     L382
                            25140 
                            25141 ; 737  |                                                        g_wEncoderMode =1;
                            25142 
P:0588 290100         2 305125144         move    #1,b0
P:0589 597000 rrrrrr  3 305425145         move    b0,y:Fg_wEncoderMode
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                                                                                                                                                       Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
P:058B 0AF080 rrrrrr  6 306025146         jmp     L417
                            25147 
                            25148 ; 738  |                                                else
                            25149 ; 739  |                                                        g_wEncoderMode =0;                                              
                            25150 
P:058D 20001B         2 306225152 L382:   clr     b   
P:058E 5D7000 rrrrrr  3 306525153         move    b1,y:Fg_wEncoderMode
                            25154 
                            25155 ; 740  |                                        break;
                            25156 
P:0590 0AF080 rrrrrr  6 307125158         jmp     L417
                            25159 
                            25160 ; 741  |
                            25161 ; 742  |                    case RECORDSETTINGSMENU_EXIT:
                            25162 ; 743  |                        bDone = TRUE;
                            25163 
P:0592 280100         2 307325165 L383:   move    #1,a0
P:0593 77F400 FFFFF9  3 307625168         move    #-7,n7
P:0595 000000         2 307825169         nop
P:0596 586F00         4 308225170         move    a0,y:(r7+n7)
                            25173 
                            25174 ; 744  |                        break;
                            25175 
P:0597 0AF080 rrrrrr  6 308825177         jmp     L417
P:0599 20001B         2 309025179 L384:   clr     b   
P:059A 5D6600         2 309225180         move    b1,y:(r6)
P:059B 77F400 FFFFFC  3 309525182 L386:   move    #-4,n7
P:059D 000000         2 309725183         nop
P:059E 4FEF00         4 310125184         move    y:(r7+n7),y1
P:059F 0115C8         2 310325185         mpy     y1,#21,b
P:05A0 213B00         2 310525186         move    b0,n3
P:05A1 63F400 rrrrrr  3 310825187         move    #Fg_RecorderSettings+3,r3
P:05A3 000000         2 311025188         nop
P:05A4 044B16         4 311425189         lua     (r3)+n3,r6
P:05A5 20001B         2 311625190         clr     b   
P:05A6 5D6600         2 311825191         move    b1,y:(r6)
                            25192 
                            25193 ; 745  |                        
                            25194 ; 746  |                    default://Not Implemented Yet
                            25195 ; 747  |                        break;
                            25196 ; 748  |                    }
                            25197 ; 749  |                    break;
                            25198 
P:05A7 0AF080 rrrrrr  6 312425200         jmp     L417
                            25201 
                            25202 ; 750  |
                            25203 ; 751  |                                case PR_STOP:
                            25204 ; 752  |                                        if((g_wDecoderSR & DECODER_STOPPED) != 0)
                            25205 
P:05A9 55F000 rrrrrr  3 312725207 L387:   move    x:Fg_wDecoderSR,b1
P:05AB 46F400 000040  3 313025208         move    #>$40,y0
P:05AD 20005E         2 313225209         and     y0,b
P:05AE 21AF00         2 313425210         move    b1,b
P:05AF 2B0000         2 313625211         move    #0,b2
P:05B0 20000B         2 313825212         tst     b
P:05B1 0AF0AA rrrrrr  6 314425213         jeq     L389
                            25214 
                            25215 ; 753  |                                                bSendToPlayerStateMachine = FALSE;
                            25216 
P:05B3 250000         2 314625218         move    #0,x1
P:05B4 045FA0         2 314825221         movec   m0,n7
P:05B5 000000         2 315025222         nop
P:05B6 4D6F00         4 315425223         move    x1,y:(r7+n7)
P:05B7 0AF080 rrrrrr  6 316025226         jmp     L417
                            25227 
                            25228 ; 754  |                                        else
                            25229 ; 755  |                                                DisplayHint.I |= (RECORD_SETTINGS_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            25230 ; 756  |                                        break;
                            25231 ; 757  |            
                            25232 ; 758  |                                case PH_STOP:
                            25233 ; 759  |                                        //if the STOP button is held down, lets call the shutdown menu
                            25234 ; 760  |                                        SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USERSHUTDOWN,0,0);
                            25235 
P:05B9 20001B         2 316225237 L388:   clr     b   
P:05BA 340000         2 316425238         move    #0,r4
P:05BB 240000         2 316625239         move    #0,x0
P:05BC 56F400 000078  3 316925240         move    #>$78,a
P:05BE 60F400 rrrrrr  3 317225241         move    #FShutdownMenu,r0
P:05C0 0BF080 rrrrrr  6 317825242         jsr     SysCallFunction
                            25243 
                            25244 ; 761  |                                        // when returns update display  -- if doesn't return, powered down
                            25245 ; 762  |                                        DisplayHint.I |= (RECORD_SETTINGS_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS));
                            25246 
P:05C2 77F400 FFFFF8  3 318125248 L389:   move    #-8,n7
P:05C4 000000         2 318325249         nop
P:05C5 5FEF00         4 318725250         move    y:(r7+n7),b
P:05C6 46F400 700611  3 319025251         move    #7341585,y0
P:05C8 20005A         2 319225252         or      y0,b
P:05C9 5D6F00         4 319625253         move    b1,y:(r7+n7)
                            25254 
                            25255 ; 763  |                                        break;
                            25256 
P:05CA 0AF080 rrrrrr  6 320225258         jmp     L417
                            25259 
                            25260 ; 764  |
                            25261 ; 765  |                case PH_MENU:
                            25262 ; 766  |                    // allow user to escape to music mode
                            25263 ; 767  |                    bDone= TRUE;
                            25264 
P:05CC 46F400 000001  3 320525266 L390:   move    #>1,y0
P:05CE 77F400 FFFFF9  3 320825269         move    #-7,n7
P:05D0 000000         2 321025270         nop
P:05D1 4E6F00         4 321425271         move    y0,y:(r7+n7)
                            25274 
                            25275 ; 768  |                    // set flag so PR_MENU in music mode will ignore
                            25276 ; 769  |                    g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = TRUE;
                            25277 
P:05D2 0A7061 rrrrrr  6 322025279         bset    #1,y:Fg_MenuFlags
                            25280 
                            25281 ; 770  |                    break;
                            25282 ; 771  |            }
                            25283 ; 772  |        } // end switch(iEvent)
                            25284 ; 773  |        if(bSendToPlayerStateMachine)
                            25285 
P:05D4 045FA0         2 322225287 L417:   movec   m0,n7
P:05D5 000000         2 322425288         nop
P:05D6 5FEF00         4 322825289         move    y:(r7+n7),b
P:05D7 2B0000         2 323025290         move    #0,b2
P:05D8 20000B         2 323225291         tst     b
P:05D9 0AF0AA rrrrrr  6 323825294         jeq     L419
                            25295 
                            25296 ; 774  |            DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStateMachine,iEvent,0,pPtr);
                            25297 
P:05DB 77F400 FFFFFD  3 324125299         move    #-3,n7
P:05DD 000000         2 324325300         nop
P:05DE 6CEF00         4 324725301         move    y:(r7+n7),r4
P:05DF 240000         2 324925304         move    #0,x0
P:05E0 56F400 000011  3 325225305         move    #>17,a
P:05E2 77F400 FFFFFE  3 325525306         move    #-2,n7
P:05E4 000000         2 325725307         nop
P:05E5 5FEF00         4 326125308         move    y:(r7+n7),b
P:05E6 60F400 rrrrrr  3 326425309         move    #FHandlePlayerStateMachine,r0
P:05E8 0BF080 rrrrrr  6 327025310         jsr     SysCallFunction
P:05EA 77F400 FFFFF8  3 327325317         move    #-8,n7
P:05EC 000000         2 327525318         nop
P:05ED 5DEF00         4 327925319         move    y:(r7+n7),b1
P:05EE 21C600         2 328125320         move    a,y0
P:05EF 20005A         2 328325321         or      y0,b
P:05F0 5D6F00         4 328725322         move    b1,y:(r7+n7)
P:05F1 77F400 FFFFF9  3 329025324 L419:   move    #-7,n7
P:05F3 000000         2 329225325         nop
P:05F4 5EEF00         4 329625326         move    y:(r7+n7),a
P:05F5 2A0000         2 329825327         move    #0,a2
P:05F6 200003         2 330025328         tst     a
P:05F7 0AF0AA rrrrrr  6 330625331         jeq     L308
                            25332 
                            25333 ; 775  |
                            25334 ; 776  |    } // end while (bDone)
                            25335 ; 777  |
                            25336 ; 778  |    g_iSourceSetting=iSource;
                            25337 
P:05F9 77F400 FFFFFC  3 330925339         move    #-4,n7
P:05FB 000000         2 331125340         nop
P:05FC 59EF00         4 331525341         move    y:(r7+n7),b0
P:05FD 597000 rrrrrr  3 331825342         move    b0,y:Fg_iSourceSetting
                            25343 
                            25344 ; 779  |
                            25345 ; 780  |    return MENU_RECORD_SETTINGS;
                            25346 
P:05FF 56F400 000005  3 332125348         move    #>5,a
                            25350 
                            25351 ; 781  |
                            25352 ; 782  |}
                            25353 
P:0601 77F400 FFFFB3  3 332425355         move    #-77,n7
P:0603 000000         2 332625356         nop
P:0604 05EF7C         4 333025357         movec   y:(r7+n7),ssh
P:0605 204F00         2 333225359         move    (r7)+n7
P:0606 00000C         4 333625361         rts
                            25367 
                            25368 ; 783  |
                            25369 ; 784  |// Use SaveRange macro to save a copy of global variable addresses as well as
                            25370 ; 785  |// reserve space for their values in section "Player_settings_Y".  All of which
                            25371 ; 786  |// will be used at shutdown to save user settings in the Settings.dat file.
                            25372 ; 787  |// Defect 5750 corrected by saving g_wEncoderMode
                            25373 ; 788  |#pragma asm
Y:0000                      25378     org y,"Player_settings_Y":
                            25379     extern y:Fg_RecorderSettings
                            25380     extern y:Fg_ADCsource
                            25381         ;The below hard coded number is based on the structure size, and how many elements.
                            25382         ;This will have to change if the structure size or elements changes
                            25383     SaveRange Fg_RecorderSettings,8*3
                            25383 
                            25383 
Y:0000 rrrrrr               25383     dc      $400000|Fg_RecorderSettings
                            25383 
                            25383 
                            25383 
                            25383 
Y:0001 000048               25383     dc      8*3*3
                            25384     SaveRange Fg_ADCsource,1
                            25384 
                            25384 
Y:0002 rrrrrr               25384     dc      $400000|Fg_ADCsource
                            25384 
                            25384 
                            25384 
                            25384 
Y:0003 000003               25384     dc      1*3
                            25385     SaveRange Fg_wEncoderMode,1
                            25385 
                            25385 
Y:0004 rrrrrr               25385     dc      $400000|Fg_wEncoderMode
                            25385 
                            25385 
                            25385 
                            25385 
Y:0005 000003               25385     dc      1*3
                            25386 ; 801  |#pragma endasm
                            25387 ; 802  | 
                            25388 ; 803  |
                            25389 
                            25475 
                            25476         extern  SysCallFunction, SysWaitOnEvent, FDisplayPagedList
                            25477         extern  FHandlePlayerStateMachine, FRefreshDisplay, FShutdownMenu
                            25478         extern  FSysPostMessage, FUpdateAutoShutdownTimer, y:FgEventInfo
                            25479         extern  y:Fg_MenuFlags, y:Fg_iBackLightState, x:Fg_wDecoderSR
                            25480         extern  y:Fg_wEncoderMode
                            25481 
                            25482         global  FCopyItems, FFillRecordSettingsHeadingsPagedList
                            25483         global  FFillRecordSettingsPagedList, FHeadingItems
                            25484         global  FRecordSettingsMenu, FSelectionItems, FSetupItemsPerSource
                            25485         global  Fg_ADCNumChannels, Fg_ADCsource, Fg_PCMBits
                            25486         global  Fg_RecorderSettings, Fg_iSourceSetting
                            25487 
                            25488         local   L3, L4, L6, L7, L8, L11, L13, L15, L17, L19, L21, L22, L23
                            25489         local   L24, L25, L26, L33, L35, L36, L37, L38, L39, L40, L41, L42
                            25490         local   L50, L52, L54, L55, L56, L58, L59, L308, L310, L311, L312
                            25491         local   L313, L314, L316, L318, L319, L320, L321, L322, L323, L324
                            25492         local   L325, L326, L327, L328, L330, L336, L337, L338, L339, L341
                            25493         local   L344, L345, L346, L347, L348, L349, L350, L356, L357, L358
                            25494         local   L359, L362, L364, L365, L367, L368, L369, L370, L371, L372
                            25495         local   L377, L378, L379, L380, L381, L382, L383, L384, L386, L387
                            25496         local   L388, L389, L390, L417, L419, L421, L422, L423, L424
                            25497 
                            25498         calls   "FillRecordSettingsHeadingsPagedList", "CopyItems"
                            25499         calls   "FillRecordSettingsPagedList", "CopyItems"
                            25500         calls   "FillRecordSettingsPagedList", "SetupItemsPerSource"
                            25501         calls   "RecordSettingsMenu", "FillRecordSettingsHeadingsPagedList"
                            25502         calls   "RecordSettingsMenu", "FillRecordSettingsPagedList"
                            25503         calls   "RecordSettingsMenu", "SysCallFunction", "SysPostMessage"
                            25504         calls   "RecordSettingsMenu", "SysWaitOnEvent"
                            25505         calls   "RecordSettingsMenu", "UpdateAutoShutdownTimer"
                            25506 
