spectre_golden_spm_registers	,	V_23
"radeon: ring %d test failed (0x%08X)\n"	,	L_43
GRBM_STATUS_SE3	,	V_502
CP_RB_VMID	,	V_318
GRBM_STATUS_SE2	,	V_501
GRBM_STATUS_SE1	,	V_500
GRBM_STATUS_SE0	,	V_499
"ring test on %d succeeded in %d usecs\n"	,	L_23
status_reg	,	V_949
cik_pciep_wreg	,	F_4
radeon_atom_get_clock_dividers	,	F_302
num_pipe_configs	,	V_99
QUEUEID	,	F_19
crtc_vblank_int	,	V_803
reset_work	,	V_866
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_56
TC_CFG_L1_LOAD_POLICY1	,	V_646
MCB_BUSY	,	V_548
TC_CFG_L1_LOAD_POLICY0	,	V_645
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_57
cp_hqd_pq_rptr_report_addr_hi	,	V_421
SOFT_RESET_DC	,	V_563
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_58
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_416
dfixed_div	,	F_281
unlikely	,	F_110
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_422
"KABINI"	,	L_6
cik_ring_ib_execute	,	F_80
gpu_clock_mutex	,	V_944
IH_RB_WPTR	,	V_729
other_heads_data_return_time	,	V_916
SDMA_POLL_REG_MEM_EXTRA_OP	,	F_130
SDMA0_GFX_RB_CNTL	,	V_451
ring_obj	,	V_879
scratch	,	V_239
QUEUE_SIZE_MASK	,	V_405
PQ_VOLATILE	,	V_409
radeon_fence	,	V_248
ENABLE_L2_FRAGMENT_PROCESSING	,	V_606
CP_ME2_PIPE0_INT_CNTL	,	V_736
size	,	V_35
dram_channels	,	V_891
r600_vram_scratch_init	,	F_231
"(%d) pin HDP EOP bo failed\n"	,	L_35
PA_SC_LINE_STIPPLE_STATE	,	V_231
dce8_available_bandwidth	,	F_287
"cik_irq_set: hpd 1\n"	,	L_93
TRAIN_DONE_D1	,	V_66
r600_ih_ring_init	,	F_261
TRAIN_DONE_D0	,	V_65
GC_MASTER_BUSY	,	V_703
IRQ_NONE	,	V_857
MC_SEQ_SUP_CNTL	,	V_56
cik_setup_rb	,	F_45
cik_sdma_rlc_resume	,	F_138
clear_state_info	,	V_708
CP_MEC_ME2_UCODE_DATA	,	V_350
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_310
ASIC_IS_AVIVO	,	F_251
RADEON_WB_SCRATCH_OFFSET	,	V_320
"disabling GPU acceleration\n"	,	L_142
RREG32	,	F_3
interrupt_cntl	,	V_758
reference_freq	,	V_26
num_tile_pipes	,	V_191
cik_sdma_fence_ring_emit	,	F_129
ucode_size	,	V_49
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_603
PAGE_TABLE_DEPTH	,	F_185
a	,	V_893
b	,	V_900
c	,	V_923
CP_RB0_CNTL	,	V_324
dram_efficiency	,	V_889
"VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n"	,	L_74
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_64
real_vram_size	,	V_475
i	,	V_48
irq	,	V_798
j	,	V_160
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_183
cik_dma_vm_flush	,	F_199
k	,	V_694
SDMA_OPCODE_SEMAPHORE	,	V_447
RLC_GPU_CLOCK_COUNT_MSB	,	V_947
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_256
CP_RB0_RPTR_ADDR_HI	,	V_329
"IH: D5 vblank\n"	,	L_110
dma_ring_index	,	V_489
r	,	V_4
CP_HQD_PQ_CONTROL	,	V_404
ADDR_SURF_SAMPLE_SPLIT_2	,	V_121
cp_hqd_pq_base_hi	,	V_400
v	,	V_7
"force priority to high\n"	,	L_145
radeon_semaphore_create	,	F_143
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_68
LB_VBLANK_STATUS	,	V_822
cik_mc_init	,	F_172
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_746
TC_CFG_L2_VOLATILE	,	V_654
cp_hqd_pq_rptr	,	V_388
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_742
EVENT_TYPE	,	F_71
cik_compute_ring_get_rptr	,	F_97
GRBM_SOFT_RESET	,	V_430
"unknown num pipe config: 0x%x\n"	,	L_20
max_texture_channel_caches	,	V_176
IH_WPTR_OVERFLOW_CLEAR	,	V_765
SCRATCH_UMSK	,	V_330
"reading beyond doorbell aperture: 0x%08x!\n"	,	L_1
IH_WPTR_WRITEBACK_ENABLE	,	V_766
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_635
CP_BUSY	,	V_530
reg	,	V_3
CIK_ME_UCODE_SIZE	,	V_78
num_reg	,	V_240
ib_cntl	,	V_457
MC_VM_MX_L1_TLB_CNTL	,	V_599
ret	,	V_757
CAYMAN_RING_TYPE_CP2_INDEX	,	V_352
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_644
spll	,	V_25
cik_ib_test	,	F_82
CP_ME1_PIPE1_INT_CNTL	,	V_733
"  CP_CPC_STATUS = 0x%08x\n"	,	L_64
"radeon/%s_mec.bin"	,	L_12
PA_SC_FIFO_SIZE	,	V_223
MC_SEQ_IO_DEBUG_INDEX	,	V_59
SOFT_RESET_SDMA	,	V_480
SOFT_RESET_IH	,	V_566
CP_PFP_HALT	,	V_289
SDMA0_GFX_VIRTUAL_ADDR	,	V_661
"(%d) create HDP EOP bo failed\n"	,	L_34
VM_CONTEXT1_CNTL2	,	V_632
cik	,	V_102
IH_BUSY	,	V_540
wm_mask	,	V_933
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_569
"cik_irq_set: vblank 1\n"	,	L_88
is_atom_bios	,	V_877
line_time	,	V_905
num_rbs	,	V_100
sc_prim_fifo_size_backend	,	V_181
"Wait for MC idle timedout !\n"	,	L_69
RADEON_UVD_HEAP_SIZE	,	V_971
mc_latency	,	V_911
RADEON_GPU_PAGE_ALIGN	,	F_306
RLC_GPM_UCODE_DATA	,	V_717
le32_to_cpu	,	F_98
TC_CFG_L2_LOAD_POLICY0	,	V_648
DC_HPD2_INT_CONTROL	,	V_752
CG_DCLK_STATUS	,	V_963
R600_RING_TYPE_UVD_INDEX	,	V_868
atom_asic_init	,	F_243
RADEON_RESET_VMC	,	V_547
radeon_ttm_set_active_vram_size	,	F_134
TC_CFG_L2_LOAD_POLICY1	,	V_649
DB_DEBUG2	,	V_219
CP_PQ_WPTR_POLL_CNTL	,	V_381
gtt_end	,	V_617
DC_HPD6_INT_CONTROL	,	V_756
DB_DEBUG3	,	V_220
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_59
"IH: D1 vblank\n"	,	L_101
MC_ARB_RAMCFG	,	V_190
DC_HPD4_INT_CONTROL	,	V_754
GRBM_STATUS2	,	V_498
GPU_HDP_FLUSH_REQ	,	V_445
SE_MASTER_BUSY_MASK	,	V_702
lb_size	,	V_927
CP_MQD_BASE_ADDR_HI	,	V_395
atom_context	,	V_875
dce8_program_watermarks	,	F_294
VGT_CACHE_INVALIDATION	,	V_227
DRM_DEBUG	,	F_24
RADEON_RESET_IH	,	V_541
family	,	V_8
"Loading %s Microcode\n"	,	L_7
mec_req_size	,	V_71
CIK_CE_UCODE_SIZE	,	V_79
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_620
SDMA_RPTR_WRITEBACK_ENABLE	,	V_470
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_630
SOFT_RESET_MC	,	V_568
VM_L2_CNTL	,	V_604
num_gpus	,	V_196
pfp_fw	,	V_85
SDMA0_GFX_RB_RPTR	,	V_466
RLC_BUSY	,	V_533
SDMA1_BUSY	,	V_539
queue_state	,	V_383
CP_MEQ_THRESHOLDS	,	V_213
tmp	,	V_173
evergreen_mc_save	,	V_554
latency_tolerant_lines	,	V_928
block	,	V_677
DCLK_DIVIDER_MASK	,	V_954
CP_ME_CNTL	,	V_287
bytes_per_pixel	,	V_909
GB_MACROTILE_MODE0	,	V_140
radeon_bo_create	,	F_117
"writing beyond doorbell aperture: 0x%08x!\n"	,	L_2
VGA_MEMORY_DISABLE	,	V_571
ddev	,	V_860
cp_hqd_pq_base	,	V_399
radeon_gart_table_vram_unpin	,	F_187
radeon_bo_kunmap	,	F_120
MC_SEQ_SUP_PGM	,	V_62
DC_HPD3_INTERRUPT	,	V_840
spectre_golden_common_registers	,	V_22
IA_BUSY	,	V_527
cik_sdma_ring_test	,	F_151
INTERRUPT_CNTL2	,	V_759
INDIRECT_BUFFER_VALID	,	V_272
UVD_UDEC_DB_ADDR_CONFIG	,	V_211
IRQ_HANDLED	,	V_867
active_time	,	V_907
radeon_uvd_fini	,	F_267
radeon_ib_get	,	F_83
ridx	,	V_679
DRM_INFO	,	F_26
"cik startup failed on resume\n"	,	L_138
SDMA_RPTR_WRITEBACK_SWAP_ENABLE	,	V_465
CHIP_KAVERI	,	V_19
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_460
vsc	,	V_910
"BONAIRE"	,	L_4
max_cu_per_sh	,	V_174
save	,	V_555
src_width	,	V_906
RLC_LB_CNTR_MAX	,	V_710
drm_handle_vblank	,	F_223
sh_per_se	,	V_155
CP_RB0_RPTR	,	V_335
radeon_doorbell_get	,	F_259
enabled_rbs	,	V_162
cik_vm_init	,	F_192
current_sclk	,	V_936
CP_PFP_UCODE_DATA	,	V_294
MEC_HPD_SIZE	,	V_360
ROW_SIZE_SHIFT	,	V_204
multi_gpu_tile_size	,	V_197
RADEON_RESET_GRBM	,	V_545
cik_select_se_sh	,	F_40
ENABLE_L1_TLB	,	V_600
LB_VLINE_STATUS	,	V_825
RADEON_GEM_DOMAIN_GTT	,	V_362
SDMA_OPCODE_NOP	,	V_435
err	,	V_76
radeon_fence_emit	,	F_149
bonaire_golden_common_registers	,	V_12
CP_HPD_EOP_CONTROL	,	V_376
cntl_reg	,	V_948
DCLK_DIR_CNTL_EN	,	V_953
srbm_gfx_cntl	,	V_42
RADEON_RESET_DMA1	,	V_537
SDMA0_GFX_APE1_CNTL	,	V_662
PACKET3_INDIRECT_BUFFER_CONST	,	V_275
PACKET3_SET_CONTEXT_REG	,	V_312
disabled_rbs	,	V_161
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_73
num_tile_mode_states	,	V_94
CP_MQD_CONTROL	,	V_397
"radeon: ib test failed (0x%08X)\n"	,	L_44
TILE_SPLIT	,	F_34
CHANSIZE_MASK	,	V_587
"failed initializing CP fences (%d).\n"	,	L_131
ndw	,	V_688
"IH: HPD1\n"	,	L_114
HDP_NONSURFACE_INFO	,	V_579
rmb	,	F_222
"si_irq_set: sw int cp2 invalid me %d\n"	,	L_84
max_pfn	,	V_629
cik_vm_fini	,	F_193
RADEON_RESET_CP	,	V_532
BCI_BUSY	,	V_519
PCIE_DATA	,	V_6
bonaire_golden_registers	,	V_11
cik_cp_gfx_start	,	F_89
msi_enabled	,	V_770
cik_pcie_gart_tlb_flush	,	F_177
UVD_VCPU_CACHE_OFFSET2	,	V_972
ADDR_SURF_THIN_MICRO_TILING	,	V_124
UVD_VCPU_CACHE_OFFSET1	,	V_969
mode	,	V_882
UVD_VCPU_CACHE_OFFSET0	,	V_966
CP_HPD_EOP_BASE_ADDR_HI	,	V_374
cp_int_cntl	,	V_772
pipe	,	V_39
use_doorbell	,	V_364
DOORBELL_HIT	,	V_426
cik_rlc_start	,	F_200
radeon_fence_driver_start_ring	,	F_234
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_576
queue_id	,	V_853
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_120
vram_is_ddr	,	V_586
UVD_RBC_RB_WPTR	,	V_873
me_cntl	,	V_454
"IH: D2 vline\n"	,	L_105
LB_D6_VBLANK_INTERRUPT	,	V_835
"failed initializing DMA fences (%d).\n"	,	L_132
crtc_htotal	,	V_934
shader_engine_tile_size	,	V_195
WREG32_P	,	F_226
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_203
CP_CE_UCODE_DATA	,	V_296
cik_vm_set_page	,	F_196
cik_irq_ack	,	F_215
cik_resume	,	F_242
spectre_golden_registers	,	V_21
CP_CPC_BUSY_STAT	,	V_513
BUF_SWAP_32BIT	,	V_323
lb_partitions	,	V_926
cp_hqd_active	,	V_429
UVD_LMI_ADDR_EXT	,	V_974
DAC_AUTODETECT_INT_CONTROL	,	V_749
ADDR_SURF_P4_16x16	,	V_141
accel_working	,	V_876
"radeon: failed to get scratch reg (%d).\n"	,	L_25
latency	,	V_918
"  SDMA1_STATUS_REG   = 0x%08X\n"	,	L_54
cik_sdma_load_microcode	,	F_139
IH_RB_CNTL	,	V_724
bonaire_mqd	,	V_370
"SRBM_SOFT_RESET=0x%08X\n"	,	L_71
"cik_cp: Failed to load firmware \"%s\"\n"	,	L_19
running	,	V_45
emit_wait	,	V_263
cik_disable_interrupts	,	F_203
visible_vram_size	,	V_450
SDMA_BUSY	,	V_538
"si_irq_set: sw int cp1 invalid pipe %d\n"	,	L_80
"radeon/%s_pfp.bin"	,	L_8
mem_row_size_in_kb	,	V_105
GC_USER_RB_BACKEND_DISABLE	,	V_158
LB_D3_VBLANK_INTERRUPT	,	V_829
pfp_req_size	,	V_68
DC_HPD1_INT_CONTROL	,	V_750
radeon_crtc_handle_flip	,	F_225
mc_shared_chmap	,	V_170
se_num	,	V_146
DC_HPD5_INT_CONTROL	,	V_755
"Failed to init MEC BOs!\n"	,	L_130
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_50
IA_BUSY_NO_DMA	,	V_528
radeon_ib	,	V_268
"UVD fences init error (%d).\n"	,	L_133
CP_PERFMON_CNTL	,	V_225
sc_earlyz_tile_fifo_size	,	V_183
RADEON_RESET_GFX	,	V_529
disp_int_cont5	,	V_817
cp1_ring	,	V_846
disp_int_cont6	,	V_819
disp_int_cont3	,	V_813
disp_int_cont4	,	V_815
disp_int_cont2	,	V_811
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_558
SOFT_RESET_GRBM	,	V_562
radeon_uvd_suspend	,	F_247
RLC_LB_INIT_CU_MASK	,	V_711
"radeon: cp failed to lock ring (%d).\n"	,	L_31
ADDR_SURF_TILE_SPLIT_256B	,	V_115
DOORBELL_OFFSET_MASK	,	V_424
DCLK_STATUS	,	V_956
SDMA0_GFX_RB_RPTR_ADDR_HI	,	V_468
ring	,	V_244
LB_MEMORY_SIZE	,	F_277
DIV_ROUND_UP	,	F_144
return_efficiency	,	V_896
ih_cntl	,	V_721
cik_rlc_stop	,	F_158
stat_regs	,	V_806
SDMA0_SEM_INCOMPLETE_TIMER_CNTL	,	V_462
CP_CPF_STALLED_STAT1	,	V_511
DB_DEBUG	,	V_218
"si_irq_set: sw int cp2 invalid pipe %d\n"	,	L_83
FB_READ_EN	,	V_187
GDS_BUSY	,	V_525
cp_mqd_base_addr_hi	,	V_393
r600_set_bios_scratch_engine_hung	,	F_163
rmx_type	,	V_938
PACKET3	,	F_67
cik_copy_dma	,	F_142
radeon_ring_lockup_update	,	F_165
vmid	,	V_41
CIK_PFP_UCODE_SIZE	,	V_77
RADEON_GPU_PAGE_SIZE	,	V_322
RADEON_WB_CP_RPTR_OFFSET	,	V_328
"(%d) map MQD bo failed\n"	,	L_39
radeon_update_bandwidth_info	,	F_176
yclk	,	V_890
cp_hqd_pq_rptr_report_addr	,	V_420
mc_fw	,	V_51
worst_chunk_return_time	,	V_913
dce8_wm_params	,	V_887
kalindi_mgcg_cgcg_init	,	V_15
SC_HIZ_TILE_FIFO_SIZE	,	F_54
FB_WRITE_EN	,	V_188
VMID	,	F_18
CIK_WB_CP2_WPTR_OFFSET	,	V_413
RLC_CGCG_CGLS_CTRL	,	V_699
DB_BUSY	,	V_523
cp_mqd_base_addr	,	V_392
max_backends_per_se	,	V_103
CG_VCLK_STATUS	,	V_961
VM_CONTEXT0_CNTL	,	V_623
CP_STALLED_STAT3	,	V_509
"Illegal instruction in SDMA command stream\n"	,	L_125
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_49
CP_STALLED_STAT2	,	V_508
radeon_wb_disable	,	F_248
CP_STALLED_STAT1	,	V_507
cp_hqd_dequeue_request	,	V_387
cik_get_xclk	,	F_8
NOOFCOLS_MASK	,	V_193
radeon_vm_map_gart	,	F_198
mc_id	,	V_669
"IH: HPD3\n"	,	L_116
IH_RB_RPTR	,	V_728
VBLANK_ACK	,	V_823
"cik_irq_set: vblank 5\n"	,	L_92
dst_offset	,	V_483
mutex_unlock	,	F_100
BACKEND_DISABLE_MASK	,	V_157
CP_HPD_EOP_VMID	,	V_375
BUG	,	F_25
RREG32_SMC	,	F_9
CHUB_CONTROL	,	V_655
SH_MEM_APE1_LIMIT	,	V_659
radeon_surface_init	,	F_254
be32_to_cpup	,	F_21
HDP_NONSURFACE_BASE	,	V_578
sdma_req_size	,	V_74
bandwidth	,	V_892
RLC_ENABLE	,	V_707
"radeon: MC ucode required for NI+.\n"	,	L_143
CHIP_KABINI	,	V_14
CP_RB0_BASE_HI	,	V_333
kalindi_golden_spm_registers	,	V_18
hpd_eop_gpu_addr	,	V_363
NOOFCOLS_SHIFT	,	V_194
DRM_UDELAY	,	F_69
fw_data	,	V_44
cik_cp_compute_start	,	F_107
r600_pcie_gart_init	,	F_262
MICRO_TILE_MODE_NEW	,	F_32
split_equal_to_row_size	,	V_98
mutex_lock	,	F_99
cik_fini	,	F_266
reference_clock	,	V_24
radeon_bo_init	,	F_257
RADEON_CP_PACKET2	,	V_869
cik_sdma_gfx_stop	,	F_133
SOFT_RESET_VMC	,	V_567
mdelay	,	F_95
cik_sdma_enable	,	F_136
CIK_RB_BITMAP_WIDTH_PER_SH	,	V_163
blackout	,	V_46
CG_DCLK_CNTL	,	V_962
CP_MEC_ME1_UCODE_DATA	,	V_348
radeon_ring	,	V_243
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_47
MC_VM_FB_OFFSET	,	V_665
blank_time	,	V_908
RPTR_BLOCK_SIZE_MASK	,	V_406
IH_CNTL	,	V_722
PRIV_STATE	,	V_410
"radeon: failed to schedule ib (%d).\n"	,	L_27
cik_get_rb_disabled	,	F_44
r600_ih_ring_alloc	,	F_206
PCIE_INDEX	,	V_5
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_574
INVALIDATE_L2_CACHE	,	V_611
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_423
ci_mc_load_microcode	,	F_20
ADDR_SURF_TILE_SPLIT_128B	,	V_114
WARN	,	F_213
ETIMEDOUT	,	V_957
radeon_bo_unpin	,	F_112
"cik_irq_set: hpd 5\n"	,	L_97
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_461
GB_ADDR_CONFIG	,	V_169
dce8_latency_watermark	,	F_290
cik_compute_ring_get_wptr	,	F_101
ES_AND_GS_AUTO	,	V_229
UVD_UDEC_DBW_ADDR_CONFIG	,	V_212
full	,	V_894
"Mode too big for LB!\n"	,	L_144
WREG32	,	F_2
TA_CNTL_AUX	,	V_215
gpu_addr	,	V_252
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_99
LB_D4_VBLANK_INTERRUPT	,	V_831
VM_L2_CNTL2	,	V_609
VM_L2_CNTL3	,	V_612
cik_init	,	F_249
VGT_NUM_INSTANCES	,	V_224
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_63
me_req_size	,	V_69
evergreen_is_display_hung	,	F_156
"write"	,	L_75
RADEON_IS_IGP	,	V_28
"radeon/%s_sdma.bin"	,	L_15
dce8_average_bandwidth_vs_available_bandwidth	,	F_292
LB_D1_VLINE_INTERRUPT	,	V_824
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_643
MC_VM_AGP_TOP	,	V_582
DOORBELL_SOURCE	,	V_425
HDP_FLUSH_INVALIDATE_CACHE	,	V_233
ptr	,	V_37
__BIG_ENDIAN	,	F_81
"  SDMA0_STATUS_REG   = 0x%08X\n"	,	L_53
FORCE_EOV_MAX_CLK_CNT	,	F_56
"(%d) reserve MQD bo failed\n"	,	L_32
me_fw	,	V_89
GRBM_STATUS	,	V_497
uvd_fw	,	V_965
DC_HPD4_INTERRUPT	,	V_841
PACKET3_SET_UCONFIG_REG	,	V_246
next_rptr_gpu_addr	,	V_281
dummy_page	,	V_621
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_77
DRM_MODE_FLAG_INTERLACE	,	V_937
cik_set_uvd_clock	,	F_301
uint64_t	,	T_6
CP_HQD_PQ_DOORBELL_CONTROL	,	V_385
"(%d) map HDP EOP bo failed\n"	,	L_36
"IH: HPD5\n"	,	L_118
CIK_SDMA_UCODE_SIZE	,	V_82
"cik_irq_set: vblank 3\n"	,	L_90
me_id	,	V_851
"GPU not posted. posting now...\n"	,	L_141
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_634
"si_irq_set: sw int cp1\n"	,	L_79
atom_clock_dividers	,	V_950
cik_ring_test	,	F_62
current_mclk	,	V_935
CLIP_VTX_REORDER_ENA	,	V_236
"radeon: cp failed to get scratch reg (%d).\n"	,	L_21
PACKET3_PREAMBLE_CNTL	,	V_306
CP_COHERENCY_BUSY	,	V_531
"invalid vram scratch pointer\n"	,	L_41
"Failed to load MC firmware!\n"	,	L_128
CP_HQD_PQ_WPTR	,	V_342
numchan	,	V_585
SDMA_HALT	,	V_456
"cik_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_14
mc_arb_ramcfg	,	V_171
wptr	,	V_278
MCC_BUSY	,	V_550
cik_cp_gfx_fini	,	F_91
cp_m1p0	,	V_775
cp_m1p1	,	V_776
cik_init_microcode	,	F_23
dce8_check_latency_hiding	,	F_293
VGT_GS_VERTEX_REUSE	,	V_230
DMIF_ADDR_CALC	,	V_206
disp_int	,	V_807
cp_m1p2	,	V_777
cp_m1p3	,	V_778
mc_client	,	V_668
RADEON_RESET_DISPLAY	,	V_553
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_259
doorbell_offset	,	V_343
PAGE_SIZE	,	V_361
PROTECTIONS_SHIFT	,	V_676
"(%d) create MQD bo failed\n"	,	L_37
LB_INTERRUPT_MASK	,	V_741
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_747
rptr_offs	,	V_336
post_divider	,	V_955
flags	,	V_27
LB_D2_VLINE_INTERRUPT	,	V_828
DPG_PIPE_LATENCY_CONTROL	,	V_942
cik_irq_process	,	F_220
"vm manager initialization failed (%d).\n"	,	L_137
enabled	,	V_280
ARRAY_2D_TILED_THIN1	,	V_110
WRITE_DATA_DST_SEL	,	F_77
ptr_mask	,	V_845
num_crtc	,	V_744
DC_HPD5_INTERRUPT	,	V_842
"Illegal register access in command stream\n"	,	L_122
ROQ_PQ_IB_FLIP	,	V_408
cp2_ring	,	V_847
TA_BUSY	,	V_521
"IH: D6 vline\n"	,	L_113
cik_sdma_ring_ib_execute	,	F_127
SDMA0_UCODE_DATA	,	V_477
ADDR_SURF_BANK_HEIGHT_1	,	V_134
cik_mm_rdoorbell	,	F_10
ADDR_SURF_BANK_HEIGHT_2	,	V_132
ADDR_SURF_BANK_HEIGHT_4	,	V_129
ADDR_SURF_2_BANK	,	V_138
SDMA_POLL_REG_MEM_EXTRA_FUNC	,	F_131
ADDR_SURF_BANK_HEIGHT_8	,	V_139
SDMA0_GFX_RB_BASE	,	V_471
rb_bufsz	,	V_313
INTERRUPT_CNTL	,	V_760
NUM_CLIP_SEQ	,	F_60
CE_PARTITION_BASE	,	V_305
VGA_HDP_CONTROL	,	V_570
"cik_irq_set: hpd 3\n"	,	L_95
RADEON_VM_PAGE_SYSTEM	,	V_690
CIK_MEC_UCODE_SIZE	,	V_80
SOFT_RESET_GFX	,	V_561
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_613
ptr_reg_shift	,	V_340
ENABLE_INTR	,	V_725
DATA_SEL	,	F_74
"cik_irq_set: sw int dma1\n"	,	L_86
cik_set_uvd_clocks	,	F_304
cik_rlc_resume	,	F_201
TC_CFG_L1_STORE_POLICY	,	V_647
"\n"	,	L_3
restart_ih	,	V_858
SDMA0_ME_CNTL	,	V_455
CP_DEVICE_ID	,	V_302
CP_ME2_PIPE2_INT_CNTL	,	V_738
EVENT_INDEX	,	F_72
CP_SEM_WAIT_TIMER	,	V_315
next_rptr	,	V_276
GRBM_GFX_INDEX	,	V_151
BONAIRE_IO_MC_REGS_SIZE	,	V_55
RLC_LB_CNTL	,	V_713
disp_int_cont	,	V_809
CP_MEC_ME2_UCODE_ADDR	,	V_349
r600_ring_init	,	F_258
wptr_offs	,	V_341
"IH: GUI idle\n"	,	L_126
sdma_fw	,	V_93
MEMORY_CLIENT_RW_MASK	,	V_678
"cik_irq_set: sw int gfx\n"	,	L_78
num_secondary_tile_mode_states	,	V_95
cik_cp_gfx_load_microcode	,	F_88
CIK_SDMA_UCODE_VERSION	,	V_478
"Illegal instruction in command stream\n"	,	L_123
SE_BROADCAST_WRITES	,	V_150
latency_hiding	,	V_929
mem_max_burst_length_bytes	,	V_192
nvm	,	V_664
DISP_INTERRUPT_STATUS	,	V_808
SDMA_IDLE	,	V_535
SPI_CONFIG_CNTL_1	,	V_222
radeon_ring_write	,	F_66
wb_gpu_addr	,	V_368
cik_sdma_resume	,	F_140
DPG_WATERMARK_MASK_CONTROL	,	V_941
radeon_bo_unref	,	F_114
PA_BUSY	,	V_517
max_tile_pipes	,	V_109
grbm_int_cntl	,	V_795
CP_RB0_BASE	,	V_332
DC_HPD6_INTERRUPT	,	V_843
radeon_get_clock_info	,	F_255
gb_addr_config	,	V_168
VBLANK_INTERRUPT_MASK	,	V_805
"radeon: failed to get ib (%d).\n"	,	L_26
cik_print_gpu_status_regs	,	F_153
shutdown	,	V_856
cik_cp_load_microcode	,	F_124
SDMA_OPCODE_GENERATE_PTE_PDE	,	V_692
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_184
disp_clk_request_efficiency	,	V_898
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_636
rlc_fw	,	V_92
radeon_fence_wait	,	F_86
radeon_bo_fini	,	F_271
CP_ME1_PIPE2_INT_CNTL	,	V_734
SDMA_OPCODE_POLL_REG_MEM	,	V_443
radeon_vm_manager_init	,	F_241
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_417
rlc_req_size	,	V_72
radeon_bo_reserve	,	F_109
r600_vram_scratch_fini	,	F_268
addr	,	V_250
SX_DEBUG_1	,	V_214
PACKET3_CONTEXT_CONTROL	,	V_308
CB_BUSY	,	V_524
PIPEID	,	F_16
src_id	,	V_848
cik_default_state	,	V_309
cur_size_in_bytes	,	V_491
cik_semaphore_ring_emit	,	F_79
SOFT_RESET_CP	,	V_431
cik_gpu_check_soft_reset	,	F_155
dce8_line_buffer_adjust	,	F_274
radeon_scratch_free	,	F_65
NOOFCHAN_MASK	,	V_588
atomic_xchg	,	F_221
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_618
MACRO_TILE_ASPECT	,	F_38
RLC_GPM_SCRATCH_ADDR	,	V_718
cik_mm_wdoorbell	,	F_13
SAMPLE_SPLIT	,	F_35
RADEON_RESET_RLC	,	V_534
MQD_VMID_MASK	,	V_398
cik_asic_reset	,	F_162
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_608
atomic_set	,	F_229
lb_fill_bw	,	V_920
cik_srbm_select	,	F_15
vram_end	,	V_575
radeon_card_posted	,	F_253
upper_32_bits	,	F_73
INVALIDATE_ALL_L1_TLBS	,	V_610
ce_req_size	,	V_70
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_631
ROW_SIZE_MASK	,	V_198
vtaps	,	V_924
dev	,	V_86
RLC_GPM_UCODE_ADDR	,	V_716
ih_rb_cntl	,	V_723
ADDR_SURF_ROTATED_MICRO_TILING	,	V_125
cik_sdma_fini	,	F_141
radeon_gart_table_vram_free	,	F_189
SPI_CONFIG_CNTL	,	V_216
IH_RB_BASE	,	V_763
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_614
ARRAY_SIZE	,	F_7
num_gpu_pages	,	V_484
SDMA0_GFX_RB_BASE_HI	,	V_472
CP_CPF_STATUS	,	V_512
"(%d) pin MQD bo failed\n"	,	L_38
latency_watermark_b	,	V_932
RLC_SERDES_NONCU_MASTER_BUSY	,	V_706
latency_watermark_a	,	V_931
"IB initialization failed (%d).\n"	,	L_136
wb_offset	,	V_458
fence_drv	,	V_251
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_67
rptr_save_reg	,	V_277
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_625
static_thread_mgmt23	,	V_380
crtc_offset	,	V_886
EFFECTIVE_L2_QUEUE_SIZE	,	F_182
"IH: D3 vblank\n"	,	L_106
PACKET3_SWITCH_BUFFER	,	V_274
LB_D3_VLINE_INTERRUPT	,	V_830
LB_D6_VLINE_INTERRUPT	,	V_836
SRBM_SOFT_RESET	,	V_479
MC_VM_FB_LOCATION	,	V_577
r600_uvd_stop	,	F_246
WDOORBELL32	,	F_104
bios	,	V_878
"cik_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_18
INT_SEL	,	F_75
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_641
"radeon: moving bo (%d).\n"	,	L_40
RADEON_GPU_PAGE_SHIFT	,	V_493
FORCE_EOV_MAX_REZ_CNT	,	F_57
ptr_reg_mask	,	V_339
ARRAY_PRT_TILED_THIN1	,	V_122
CP_HQD_DEQUEUE_REQUEST	,	V_391
"GPU softreset: 0x%08X\n"	,	L_66
"radeon/%s_mc.bin"	,	L_17
CACHE_INVALIDATION	,	F_58
sem	,	V_485
sel	,	V_264
mc_vram_size	,	V_594
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_601
hpd	,	V_356
cp_mqd_control	,	V_396
seq	,	V_257
"cik_irq_set: sw int dma\n"	,	L_85
CB_CGTT_SCLK_CTRL	,	V_698
ROW_SIZE	,	F_48
incr	,	V_685
SDMA0_REGISTER_OFFSET	,	V_208
SDMA_OPCODE_INDIRECT_BUFFER	,	V_436
"cik_irq_set: vblank 0\n"	,	L_87
ce_fw	,	V_90
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_945
pci_resource_len	,	F_174
LB_D5_VBLANK_INTERRUPT	,	V_833
PACKET3_SET_UCONFIG_REG_START	,	V_247
mec_fw	,	V_91
max_rb_num	,	V_154
radeon_fence_process	,	F_227
GENERAL_PWRMGT	,	V_29
VC_AND_TC	,	V_228
radeon_scratch_get	,	F_63
config	,	V_101
DRM_DEBUG_KMS	,	F_275
CP_HQD_ACTIVE	,	V_390
"cik_irq_process start: rptr %d, wptr %d\n"	,	L_100
radeon_vm_manager_fini	,	F_245
bonaire_io_mc_regs	,	V_53
BANK_WIDTH	,	F_36
MEQ2_START	,	F_50
"Card not posted and no BIOS - ignoring\n"	,	L_140
SDMA_OPCODE_COPY	,	V_494
CP_ME1_PIPE0_INT_CNTL	,	V_732
RADEON_RESET_SEM	,	V_543
LB_MEMORY_CTRL	,	V_885
RADEON_WB_CP2_RPTR_OFFSET	,	V_419
cik_irq_suspend	,	F_217
bonaire_golden_spm_registers	,	V_13
MEID	,	F_17
"  GRBM_STATUS2=0x%08X\n"	,	L_46
"(%d) reserve HPD EOP bo failed\n"	,	L_33
SDMA0_TILING_CONFIG	,	V_207
ADDR_SURF_8_BANK	,	V_136
SDMA_OPCODE_WRITE	,	V_433
radeon_gart_table_vram_pin	,	F_180
radeon_gart_fini	,	F_190
CNTX_EMPTY_INT_ENABLE	,	V_697
count	,	V_684
CP_CE_HALT	,	V_290
gart	,	V_597
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_48
"  CP_CPF_STATUS = 0x%08x\n"	,	L_61
"cik_irq_set: vblank 2\n"	,	L_89
PACKET3_SEM_SEL_SIGNAL	,	V_266
RLC_GPU_CLOCK_COUNT_LSB	,	V_946
is_const_ib	,	V_273
DRM_ERROR	,	F_12
PRIV_REG_INT_ENABLE	,	V_774
crtcs	,	V_943
cik_get_ih_wptr	,	F_219
sh_num	,	V_147
CP_STAT	,	V_506
cik_gfx_is_lockup	,	F_164
HDP_ADDR_CONFIG	,	V_205
CP_CPC_STALLED_STAT1	,	V_514
"IH: D3 vline\n"	,	L_107
cp_hqd_pq_control	,	V_403
ADDR_SURF_16_BANK	,	V_131
cik_fence_compute_ring_emit	,	F_78
SDMA0_CNTL	,	V_730
SC_BUSY	,	V_518
vclk	,	V_958
bonaire_mgcg_cgcg_init	,	V_10
asic	,	V_487
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_637
spectre_mgcg_cgcg_init	,	V_20
radeon_program_register_sequence	,	F_6
radeon_gem_fini	,	F_269
"radeon: dma failed to lock ring %d (%d).\n"	,	L_42
AUTO_INVLD_EN	,	F_59
CP_CPC_STATUS	,	V_515
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_627
cik_mc_program	,	F_169
kalindi_golden_registers	,	V_16
SQ_CONFIG	,	V_217
R600_WB_UVD_RPTR_OFFSET	,	V_871
CIK_MC_UCODE_SIZE	,	V_54
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_952
static_thread_mgmt01	,	V_379
sc_prim_fifo_size_frontend	,	V_180
cik_tiling_mode_table_init	,	F_30
mc_req_size	,	V_73
NOOFBANK_MASK	,	V_200
PACKET3_BASE_INDEX	,	F_90
"Expecting atombios for cayman GPU\n"	,	L_139
fw_name	,	V_75
cp_hqd_pq_doorbell_control	,	V_384
crtc_hdisplay	,	V_884
rptr	,	V_334
radeon_ring_test_lockup	,	F_167
MC_SEQ_IO_DEBUG_DATA	,	V_60
max_hw_contexts	,	V_179
ib	,	V_269
cik_sdma_semaphore_ring_emit	,	F_132
lock	,	V_859
CP_HQD_PQ_BASE_HI	,	V_402
id	,	V_285
CB_HW_CONTROL	,	V_221
EOP_TCL1_ACTION_EN	,	V_254
EOP_SIZE_MASK	,	V_377
RADEON_RING_TYPE_GFX_INDEX	,	V_291
ENABLE_L2_CACHE	,	V_605
ih	,	V_727
cik_sdma_ib_test	,	F_152
DC_HPDx_INT_ACK	,	V_838
BANK_HEIGHT	,	F_37
vram_width	,	V_590
radeon_ib_pool_fini	,	F_265
PACKET3_EVENT_WRITE_EOP	,	V_253
gb_tile_moden	,	V_97
radeon_fence_note_sync	,	F_148
RPTR_REARM	,	V_771
dram_bandwidth	,	V_901
cik_cp_gfx_resume	,	F_93
CP_ME_HALT	,	V_288
CONFIG_MEMSIZE	,	V_595
PROTECTIONS_MASK	,	V_675
hdp_host_path_cntl	,	V_172
SCRATCH_REG0	,	V_242
SRBM_GFX_CNTL	,	V_43
radeon_ring_test	,	F_96
status	,	V_667
DC_HPD2_INTERRUPT	,	V_839
max_gs_threads	,	V_178
MC_VM_AGP_BASE	,	V_581
radeon_fence_need_sync	,	F_146
ring_size	,	V_321
SH_MEM_APE1_BASE	,	V_658
TC0_MASTER_BUSY	,	V_704
"  SRBM_STATUS2=0x%08X\n"	,	L_52
RUN_MASK	,	V_57
PACKET3_MEM_SEMAPHORE	,	V_267
cp_hqd_pq_wptr_poll_addr_hi	,	V_415
"radeon: failed initializing UVD (%d).\n"	,	L_135
num_mec	,	V_357
PA_SC_FORCE_EOV_MAX_CNTS	,	V_226
size_in_bytes	,	V_490
radeon_ring_force_activity	,	F_166
HDP_NONSURFACE_SIZE	,	V_580
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_60
cp_hqd_pq_wptr	,	V_389
CP_MEC_CNTL	,	V_344
radeon_fence_driver_init	,	F_256
"Unhandled interrupt: %d %d\n"	,	L_103
CP_HPD_EOP_BASE_ADDR	,	V_373
SOFT_RESET_RLC	,	V_564
reg_offset	,	V_96
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_30
"cik_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_9
cik_cp_compute_resume	,	F_121
crtc6	,	V_788
length_dw	,	V_283
UNORD_DISPATCH	,	V_407
"MC busy: 0x%08X, clearing.\n"	,	L_65
cik_gpu_soft_reset	,	F_157
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_572
GRBM_CNTL	,	V_185
CP_ME_RAM_DATA	,	V_298
ADDR_SURF_TILE_SPLIT_2KB	,	V_107
TC1_MASTER_BUSY	,	V_705
crtc1	,	V_783
crtc2	,	V_784
crtc3	,	V_785
regs_size	,	V_50
PRIV_INSTR_INT_ENABLE	,	V_773
crtc4	,	V_786
crtc5	,	V_787
RADEON_WB_CP1_RPTR_OFFSET	,	V_418
SDMA0_GFX_RB_RPTR_ADDR_LO	,	V_469
cik_irq_set	,	F_212
wake_up	,	F_224
CC_RB_BACKEND_DISABLE	,	V_156
size_t	,	T_3
radeon_uvd_resume	,	F_305
cp_hqd_pq_wptr_poll_addr	,	V_414
io_mc_regs	,	V_47
ARRAY_MODE	,	F_31
cik_default_size	,	V_303
pdev	,	V_592
u32	,	T_1
eop_gpu_addr	,	V_367
mc	,	V_449
dce8_data_return_bandwidth	,	F_285
me	,	V_38
DC_HPDx_INT_POLARITY	,	V_751
cik_cp_fini	,	F_125
SDMA0	,	V_439
SDMA_COPY_SUB_OPCODE_LINEAR	,	V_495
SDMA1	,	V_440
IH_RB_ENABLE	,	V_726
radeon_semaphore	,	V_261
radeon_crtc	,	V_880
data_return_bandwidth	,	V_902
RMX_OFF	,	V_939
CP_PFP_UCODE_ADDR	,	V_293
IH_REQ_NONSNOOP_EN	,	V_762
CP_ENDIAN_SWAP	,	V_301
num_pipe	,	V_358
cik_cp_compute_fini	,	F_108
"radeon: fence wait failed (%d).\n"	,	L_28
SC_EARLYZ_TILE_FIFO_SIZE	,	F_55
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_639
IH_DUMMY_RD_OVERRIDE	,	V_761
header	,	V_270
SX_BUSY	,	V_520
max_src_lines_per_dst_line	,	V_919
cp_hqd_vmid	,	V_427
gtt_start	,	V_615
CHIP_BONAIRE	,	V_9
cik_compute_ring_set_wptr	,	F_102
RLC_SERDES_CU_MASTER_BUSY	,	V_701
num_heads	,	V_917
mec	,	V_354
num_loops	,	V_492
dividers	,	V_951
cik_ib_parse	,	F_191
dc_latency	,	V_915
ADDR_SURF_P8_32x32_8x16	,	V_123
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_748
KB_RLC_UCODE_SIZE	,	V_84
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_745
dfixed_mul	,	F_282
ADDR_SURF_DEPTH_MICRO_TILING	,	V_111
request_firmware	,	F_27
reg_base	,	V_241
CP_ME2_PIPE1_INT_CNTL	,	V_737
PA_SC_ENHANCE	,	V_237
radeon_fence_driver_fini	,	F_270
HDP_HOST_PATH_CNTL	,	V_234
RLC_DRIVER_DMA_STATUS	,	V_720
"radeon/%s_rlc.bin"	,	L_13
uvd	,	V_964
cik_pciep_rreg	,	F_1
DOORBELL_EN	,	V_386
"IH: D5 vline\n"	,	L_111
bpp	,	V_904
writel	,	F_14
ADDR_SURF_TILE_SPLIT_4KB	,	V_108
GRBM_READ_TIMEOUT	,	F_47
CP_CE_UCODE_ADDR	,	V_295
BACKEND_DISABLE_SHIFT	,	V_159
dev_warn	,	F_111
R600_RING_TYPE_DMA_INDEX	,	V_438
control	,	V_271
FAULT_VMID_SHIFT	,	V_673
DC_HPD1_INTERRUPT	,	V_837
si_rlc_init	,	F_232
srbm_mutex	,	V_337
pt_ring_index	,	V_689
SDMA_IB_ENABLE	,	V_473
cik_irq_disable	,	F_216
ENABLE_PA_SC_OUT_OF_ORDER	,	V_238
u64	,	T_5
VM_INVALIDATE_REQUEST	,	V_596
pe	,	V_683
CP_CPF_DEBUG	,	V_372
radeon_ib_pool_init	,	F_240
CP_ME_RAM_WADDR	,	V_297
"  GRBM_STATUS=0x%08X\n"	,	L_45
R600_WB_IH_WPTR_OFFSET	,	V_768
fence	,	V_249
MEC_ME2_HALT	,	V_346
pm	,	V_861
disp_clk	,	V_899
r600_flags	,	V_686
cik_gpu_init	,	F_46
GB_TILE_MODE0	,	V_127
aper_size	,	V_593
PIPE_INTERLEAVE_SIZE_MASK	,	V_202
pd_gpu_addr	,	V_681
cik_cp_gfx_enable	,	F_87
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_642
VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_864
"read"	,	L_76
dclk	,	V_959
cik_cp_compute_load_microcode	,	F_106
radeon_ring_fini	,	F_92
TC_CFG_L2_ATOMIC_POLICY	,	V_652
doorbell	,	V_34
LATENCY_LOW_WATERMARK	,	F_296
vram_start	,	V_573
cik_init_golden_registers	,	F_5
"IH: D4 vblank\n"	,	L_108
src_data	,	V_849
cik_cp_compute_enable	,	F_105
WREG32_SMC	,	F_303
cayman_vm_page_flags	,	F_197
CG_CLKPIN_CNTL	,	V_31
srbm_soft_reset	,	V_557
"IH: HPD2\n"	,	L_115
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_184
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_62
vblank_sync	,	V_862
MEMORY_CLIENT_ID_MASK	,	V_670
semaphore	,	V_262
CIK_WB_CP1_WPTR_OFFSET	,	V_412
"radeon/%s_me.bin"	,	L_10
PACKET3_RELEASE_MEM	,	V_260
RLC_MC_CNTL	,	V_714
cik_get_gpu_clock_counter	,	F_300
ring_index	,	V_486
PACKET3_NOP	,	V_870
PACKET3_INDIRECT_BUFFER	,	V_282
__be32	,	T_2
BIF_FB_EN	,	V_186
radeon_bo_pin	,	F_118
cik_mec_fini	,	F_115
SDMA_SEMAPHORE_EXTRA_S	,	V_446
"IH: D2 vblank\n"	,	L_104
"Failed to init rlc BOs!\n"	,	L_129
min	,	F_288
SOFT_RESET_SEM	,	V_565
MC_VM_AGP_BOT	,	V_583
"cik_irq_set: hpd 6\n"	,	L_98
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_638
rdev	,	V_2
FAULT_VMID_MASK	,	V_672
interlaced	,	V_925
RLC_UCODE_CNTL	,	V_715
dmif_req_bandwidth	,	V_903
atomic_read	,	F_214
u8	,	T_7
radeon_atombios_fini	,	F_272
"IH: CP EOP\n"	,	L_121
radeon_uvd_init	,	F_260
uint32_t	,	T_4
protections	,	V_674
SDMA_OPCODE_FENCE	,	V_441
ADDR_SURF_P4_8x16	,	V_142
chip_name	,	V_67
buf	,	V_369
SDMA_PACKET	,	F_128
ADDR_SURF_BANK_WIDTH_4	,	V_145
radeon_ib_schedule	,	F_84
XTALIN_DIVIDE	,	V_32
MCD_BUSY	,	V_551
queue_reset	,	V_855
ADDR_SURF_BANK_WIDTH_2	,	V_143
ADDR_SURF_BANK_WIDTH_1	,	V_128
disp_priority	,	V_940
CP_ME1_PIPE3_INT_CNTL	,	V_735
ring_id	,	V_850
NOOFBANK_SHIFT	,	V_201
hqd_gpu_addr	,	V_365
EOP_TC_ACTION_EN	,	V_255
WPTR_POLL_EN	,	V_382
doorbell_page_num	,	V_378
radeon_ring_lock	,	F_64
radeon_bo_kmap	,	F_119
cik_pcie_gart_disable	,	F_186
radeon_device	,	V_1
__iomem	,	V_36
PA_CL_ENHANCE	,	V_235
pflip	,	V_804
MEMORY_CLIENT_ID_SHIFT	,	V_671
radeon_ib_free	,	F_85
MC_SHARED_CHMAP	,	V_189
SDMA_IB_SWAP_ENABLE	,	V_474
evergreen_mc_stop	,	F_159
hotplug_work	,	V_865
ARRAY_1D_TILED_THIN1	,	V_117
cik_mec_init	,	F_116
pci_set_master	,	F_211
R600_WB_DMA_RPTR_OFFSET	,	V_459
grbm_soft_reset	,	V_556
si_rlc_fini	,	F_263
SH_MEM_BASES	,	V_660
drm_display_mode	,	V_881
radeon_ring_init	,	F_238
vram_base_offset	,	V_666
LB_D1_VBLANK_INTERRUPT	,	V_821
max_gprs	,	V_177
DC_HPDx_INT_EN	,	V_800
cik_fence_gfx_ring_emit	,	F_70
"  SRBM_STATUS=0x%08X\n"	,	L_51
ADDR_SURF_MACRO_ASPECT_2	,	V_133
ADDR_SURF_MACRO_ASPECT_1	,	V_135
ADDR_SURF_MACRO_ASPECT_4	,	V_130
bit_width	,	V_152
mode_info	,	V_874
CP_CPF_BUSY_STAT	,	V_510
ADDR_SURF_P8_32x32_16x16	,	V_112
dmif_size	,	V_922
cik_uvd_resume	,	F_235
vm	,	V_284
ADDR_SURF_TILE_SPLIT_1KB	,	V_106
ADDR_SURF_TILE_SPLIT_64B	,	V_113
idx	,	V_245
CAYMAN_RING_TYPE_CP1_INDEX	,	V_351
radeon_wb_fini	,	F_264
installed	,	V_799
NUM_BANKS	,	F_39
cik_cp_enable	,	F_123
MC_SHARED_BLACKOUT_CNTL	,	V_58
CP_HQD_VMID	,	V_428
radeon_semaphore_sync_rings	,	F_147
VGT_BUSY	,	V_522
ENABLE_CONTEXT	,	V_624
RLC_LB_CNTR_INIT	,	V_709
CP_HQD_PQ_RPTR	,	V_338
queue_hotplug	,	V_854
printk	,	F_28
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_607
radeon_irq_kms_init	,	F_236
wb	,	V_279
mqd_gpu_addr	,	V_366
PACKET3_WRITE_DATA	,	V_258
"si_irq_set: sw int cp2\n"	,	L_82
RB_NO_UPDATE	,	V_331
dev_err	,	F_179
SE_INDEX	,	F_42
TC_CFG_L1_VOLATILE	,	V_653
"IH: D6 vblank\n"	,	L_112
tile_config	,	V_199
cpu_to_le32	,	F_103
CP_MQD_BASE_ADDR	,	V_394
CNTX_BUSY_INT_ENABLE	,	V_696
wm	,	V_888
cik_irq_fini	,	F_218
PACKET3_PFP_SYNC_ME	,	V_682
CP_MEC_ME1_UCODE_ADDR	,	V_347
mask	,	V_153
VTX_DONE_DELAY	,	F_51
disp_dram_allocation	,	V_895
cik_vm_flush	,	F_195
"KAVERI"	,	L_5
KV_RLC_UCODE_SIZE	,	V_83
"IH: HPD4\n"	,	L_117
"radeon: IH init failed (%d).\n"	,	L_134
release_firmware	,	F_29
tile_mode_array	,	V_126
VM_CONTEXT0_CNTL2	,	V_622
LB_D4_VLINE_INTERRUPT	,	V_832
TC_CFG_L2_STORE_POLICY1	,	V_651
rv515_vga_render_disable	,	F_171
TC_CFG_L2_STORE_POLICY0	,	V_650
radeon_mc_wait_for_idle	,	F_170
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_316
CP_ME2_PIPE3_INT_CNTL	,	V_739
"IH: SDMA trap\n"	,	L_124
"si_irq_set: sw int cp1 invalid me %d\n"	,	L_81
num_queue	,	V_359
CP_RB_WPTR_DELAY	,	V_317
dma_cntl1	,	V_797
RB_OVERFLOW	,	V_844
ARRAY_LINEAR_ALIGNED	,	V_119
cik_scratch_init	,	F_61
base	,	V_883
SDMA1_REGISTER_OFFSET	,	V_209
dce8_average_bandwidth_vs_dram_bandwidth_for_display	,	F_291
dce8_dram_bandwidth_for_display	,	F_284
LATENCY_WATERMARK_MASK	,	F_295
INSTANCE_BROADCAST_WRITES	,	V_148
HDP_MISC_CNTL	,	V_232
dev_info	,	F_154
pipe_id	,	V_852
"IH: D4 vline\n"	,	L_109
dfixed_trunc	,	F_283
PACKET3_CLEAR_STATE	,	V_311
cik_pcie_gart_fini	,	F_188
radeon_wb_init	,	F_233
r600_ih_ring_fini	,	F_207
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_616
SPI_BUSY	,	V_526
IH_RB_WPTR_ADDR_HI	,	V_769
"cik_irq_set: hpd 4\n"	,	L_96
MC_WRREQ_CREDIT	,	F_208
enable	,	V_286
SDMA0_UCODE_ADDR	,	V_476
ring_int	,	V_802
CP_HQD_PQ_BASE	,	V_401
RLC_LB_PARAMS	,	V_712
"No VRAM object for PCIE GART.\n"	,	L_72
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_812
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_814
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_816
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_818
DISP_INTERRUPT_STATUS_CONTINUE6	,	V_820
aper_base	,	V_591
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_626
PACKET3_SEM_SEL_WAIT	,	V_265
CP_MAX_CONTEXT	,	V_300
SDMA_OPCODE_SRBM_WRITE	,	V_693
r600_uvd_init	,	F_239
radeon_semaphore_free	,	F_145
cik_sdma_gfx_resume	,	F_137
GRBM_RQ_PENDING	,	V_544
TRAP_ENABLE	,	V_731
radeon_ring_unlock_commit	,	F_68
RB_RPTR_WR_ENA	,	V_325
SDMA0_GFX_RB_WPTR	,	V_467
chansize	,	V_584
"radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_24
SRBM_STATUS	,	V_503
KMD_QUEUE	,	V_411
UVD_RBC_RB_RPTR	,	V_872
radeon_irq_kms_fini	,	F_237
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_743
mqd	,	V_371
SDMA_RB_SWAP_ENABLE	,	V_464
dce8_average_bandwidth	,	F_289
usec_timeout	,	V_63
LB_D5_VLINE_INTERRUPT	,	V_834
radeon_vm	,	V_680
kfree	,	F_273
MEC_ME1_HALT	,	V_345
cursor_line_pair_return_time	,	V_914
SH_BROADCAST_WRITES	,	V_149
SDMA_OPCODE_TRAP	,	V_442
PIPE_CONFIG	,	F_33
CP_RB0_RPTR_ADDR	,	V_327
cik_sdma_is_lockup	,	F_168
out	,	V_87
SH_INDEX	,	F_41
SDMA_RB_ENABLE	,	V_452
SOFT_RESET_SDMA1	,	V_481
cik_sdma_rlc_stop	,	F_135
LB_D2_VBLANK_INTERRUPT	,	V_827
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_559
radeon_update_display_priority	,	F_299
ENABLE_ADVANCED_DRIVER_MODEL	,	V_602
LB_MEMORY_CONFIG	,	F_276
SDMA0_GFX_IB_CNTL	,	V_453
gtt_size	,	V_663
evergreen_mc_wait_for_idle	,	F_160
si_vram_gtt_location	,	F_175
copy	,	V_488
RADEON_UVD_STACK_SIZE	,	V_968
PA_SC_RASTER_CONFIG	,	V_167
cik_cp_resume	,	F_126
extra_bits	,	V_432
MCB_NON_DISPLAY_BUSY	,	V_549
max_shader_engines	,	V_104
WRITE_DATA_ENGINE_SEL	,	F_76
evergreen_mc_resume	,	F_161
VLINE_ACK	,	V_826
hpd1	,	V_789
MC_WR_CLEAN_CNT	,	F_209
hpd2	,	V_790
hpd3	,	V_791
hpd4	,	V_792
UVD_VCPU_CACHE_SIZE0	,	V_967
hpd5	,	V_793
BONAIRE_RLC_UCODE_SIZE	,	V_81
hpd6	,	V_794
UVD_VCPU_CACHE_SIZE2	,	V_973
UVD_VCPU_CACHE_SIZE1	,	V_970
SC_BACKEND_PRIM_FIFO_SIZE	,	F_53
RADEON_RESET_DMA	,	V_536
EINVAL	,	V_52
ADDR_SURF_P2	,	V_144
robj	,	V_598
RLC_CNTL	,	V_700
dce8_bandwidth_update	,	F_298
RADEON_RESET_MC	,	V_552
CP_RB0_WPTR	,	V_326
vm_manager	,	V_628
MEQ1_START	,	F_49
"ib test on ring %d succeeded in %u usecs\n"	,	L_29
IH_WPTR_OVERFLOW_ENABLE	,	V_764
cik_irq_init	,	F_205
udelay	,	F_22
NOOFCHAN_SHIFT	,	V_589
src_offset	,	V_482
queue	,	V_40
VMC_BUSY	,	V_546
GRBM_INT_CNTL	,	V_740
SCRATCH_ADDR	,	V_319
data	,	V_61
GPU_COUNTER_CLK	,	V_30
RADEON_RESET_COMPUTE	,	V_560
RASTER_CONFIG_RB_MAP_3	,	V_165
rb_addr	,	V_314
table_addr	,	V_619
dce8_dram_bandwidth	,	F_279
RASTER_CONFIG_RB_MAP_0	,	V_164
SRBM_STATUS2	,	V_504
RASTER_CONFIG_RB_MAP_2	,	V_166
"  CP_STAT = 0x%08x\n"	,	L_55
"IH: D1 vline\n"	,	L_102
cik_suspend	,	F_244
"cik_sdma: Bogus length %zu in firmware \"%s\"\n"	,	L_16
cik_disable_interrupt_state	,	F_204
IH_RB_WPTR_ADDR_LO	,	V_767
radeon_ring_unlock_undo	,	F_150
offset	,	V_33
GPU_HDP_FLUSH_DONE	,	V_444
cik_startup	,	F_230
CP_ME_RAM_RADDR	,	V_299
ADDR_SURF_TILE_SPLIT_512B	,	V_116
"radeon: cp failed to lock ring %d (%d).\n"	,	L_22
PACKET3_SET_BASE	,	V_304
RADEON_VM_PAGE_VALID	,	V_691
hpd_eop_obj	,	V_355
kalindi_golden_common_registers	,	V_17
"radeon/%s_ce.bin"	,	L_11
pci_resource_start	,	F_173
vram_scratch	,	V_496
SEM_BUSY	,	V_542
RLC_GPM_SCRATCH_DATA	,	V_719
CG_VCLK_CNTL	,	V_960
"GPU fault detected: %d 0x%08x\n"	,	L_120
dfixed_const	,	F_280
radeon_gart_restore	,	F_181
"IH: HPD6\n"	,	L_119
VM_CONTEXT1_CNTL	,	V_633
available_bandwidth	,	V_912
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_307
SDMA0_STATUS_REG	,	V_505
schedule_work	,	F_228
CP_INT_CNTL_RING0	,	V_695
DISP_INTERRUPT_STATUS_CONTINUE	,	V_810
"GRBM_SOFT_RESET=0x%08X\n"	,	L_70
sc_hiz_tile_fifo_size	,	V_182
SDMA_WRITE_SUB_OPCODE_LINEAR	,	V_434
ADDR_SURF_4_BANK	,	V_137
"Failed to load firmware!\n"	,	L_127
cik_pcie_gart_enable	,	F_178
UVD_LMI_EXT40_ADDR	,	V_975
reset_mask	,	V_516
radeon_get_bios	,	F_250
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_640
ref_and_mask	,	V_437
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_52
"cik_irq_set: hpd 2\n"	,	L_94
SDMA0_SEM_WAIT_FAIL_TIMER_CNTL	,	V_463
DOORBELL_OFFSET	,	F_122
ready	,	V_292
radeon_atombios_init	,	F_252
drm_order	,	F_94
max_sh_per_se	,	V_175
DC_HPD3_INT_CONTROL	,	V_753
value	,	V_687
TIME_STAMP_INT_ENABLE	,	V_801
pixel_period	,	V_930
UVD_UDEC_ADDR_CONFIG	,	V_210
cik_create_bitmask	,	F_43
line_fill_time	,	V_921
readl	,	F_11
SH_MEM_CONFIG	,	V_657
cp_m2p0	,	V_779
dma_cntl	,	V_796
MC_VMID	,	F_210
cp_m2p1	,	V_780
BYPASS_VM	,	V_656
cp_m2p2	,	V_781
cp_m2p3	,	V_782
cik_vm_decode_fault	,	F_194
"cik_irq_set: vblank 4\n"	,	L_91
vblank_queue	,	V_863
mqd_obj	,	V_353
dce8_dmif_request_bandwidth	,	F_286
cik_enable_interrupts	,	F_202
radeon_bo_unreserve	,	F_113
cik_get_number_of_dram_channels	,	F_278
KERN_ERR	,	V_88
rb_cntl	,	V_448
LATENCY_HIGH_WATERMARK	,	F_297
sclk	,	V_897
fixed20_12	,	T_8
ARRAY_PRT_2D_TILED_THIN1	,	V_118
