

================================================================
== Vitis HLS Report for 'ConvertInputToArray_Pipeline_VITIS_LOOP_201_1'
================================================================
* Date:           Mon Mar 10 15:35:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.348 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2306|     2306|  23.060 us|  23.060 us|  2306|  2306|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_1  |     2304|     2304|         2|          1|          1|  2304|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:201->top.cpp:67]   --->   Operation 5 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %mm_a, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_sild, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mode_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_7" [tools.cpp:198->top.cpp:67]   --->   Operation 24 'read' 'mode_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [tools.cpp:198->top.cpp:67]   --->   Operation 25 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%store_ln201 = store i32 0, i32 %rep" [tools.cpp:201->top.cpp:67]   --->   Operation 26 'store' 'store_ln201' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rep_6 = load i32 %rep" [tools.cpp:201->top.cpp:67]   --->   Operation 28 'load' 'rep_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln201 = icmp_eq  i32 %rep_6, i32 %p_read_3" [tools.cpp:201->top.cpp:67]   --->   Operation 29 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%rep_7 = add i32 %rep_6, i32 1" [tools.cpp:201->top.cpp:67]   --->   Operation 30 'add' 'rep_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %for.body.split.i, void %ConvertInputToArray.exit.exitStub" [tools.cpp:201->top.cpp:67]   --->   Operation 31 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:201->top.cpp:67]   --->   Operation 32 'specpipeline' 'specpipeline_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln203 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304" [tools.cpp:203->top.cpp:67]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [tools.cpp:201->top.cpp:67]   --->   Operation 34 'specloopname' 'specloopname_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %mode_7_read, void %if.else.i, void %if.then.i" [tools.cpp:205->top.cpp:67]   --->   Operation 35 'br' 'br_ln205' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.36ns)   --->   "%store_ln201 = store i32 %rep_7, i32 %rep" [tools.cpp:201->top.cpp:67]   --->   Operation 36 'store' 'store_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.36>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 37 [1/1] (1.46ns)   --->   "%temp_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %mm_a" [tools.cpp:211->top.cpp:67]   --->   Operation 37 'read' 'temp_1' <Predicate = (!icmp_ln201 & !mode_7_read)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 128> <FIFO>
ST_2 : Operation 38 [1/1] (0.36ns)   --->   "%br_ln0 = br void %VITIS_LOOP_216_3.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln201 & !mode_7_read)> <Delay = 0.36>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%temp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_sild" [tools.cpp:207->top.cpp:67]   --->   Operation 39 'read' 'temp' <Predicate = (!icmp_ln201 & mode_7_read)> <Delay = 1.29> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4> <FIFO>
ST_2 : Operation 40 [1/1] (0.36ns)   --->   "%br_ln208 = br void %VITIS_LOOP_216_3.i" [tools.cpp:208->top.cpp:67]   --->   Operation 40 'br' 'br_ln208' <Predicate = (!icmp_ln201 & mode_7_read)> <Delay = 0.36>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_2 = phi i512 %temp, void %if.then.i, i512 %temp_1, void %if.else.i"   --->   Operation 41 'phi' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i512 %temp_2" [tools.cpp:215->top.cpp:67]   --->   Operation 42 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A, i128 %trunc_ln215" [tools.cpp:218->top.cpp:67]   --->   Operation 43 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 44 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_1, i128 %trunc_ln215" [tools.cpp:218->top.cpp:67]   --->   Operation 44 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 45 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_2, i128 %trunc_ln215" [tools.cpp:218->top.cpp:67]   --->   Operation 45 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 46 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_3, i128 %trunc_ln215" [tools.cpp:218->top.cpp:67]   --->   Operation 46 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_s = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %temp_2, i32 128, i32 255" [tools.cpp:215->top.cpp:67]   --->   Operation 47 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_4, i128 %p_s" [tools.cpp:218->top.cpp:67]   --->   Operation 48 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 49 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_5, i128 %p_s" [tools.cpp:218->top.cpp:67]   --->   Operation 49 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 50 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_6, i128 %p_s" [tools.cpp:218->top.cpp:67]   --->   Operation 50 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 51 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_7, i128 %p_s" [tools.cpp:218->top.cpp:67]   --->   Operation 51 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_2 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %temp_2, i32 256, i32 383" [tools.cpp:215->top.cpp:67]   --->   Operation 52 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_8, i128 %p_2" [tools.cpp:218->top.cpp:67]   --->   Operation 53 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 54 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_9, i128 %p_2" [tools.cpp:218->top.cpp:67]   --->   Operation 54 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 55 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_10, i128 %p_2" [tools.cpp:218->top.cpp:67]   --->   Operation 55 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 56 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_11, i128 %p_2" [tools.cpp:218->top.cpp:67]   --->   Operation 56 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_0 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %temp_2, i32 384, i32 511" [tools.cpp:215->top.cpp:67]   --->   Operation 57 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_12, i128 %p_0" [tools.cpp:218->top.cpp:67]   --->   Operation 58 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 59 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_13, i128 %p_0" [tools.cpp:218->top.cpp:67]   --->   Operation 59 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 60 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_14, i128 %p_0" [tools.cpp:218->top.cpp:67]   --->   Operation 60 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 61 [1/1] (1.52ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_15, i128 %p_0" [tools.cpp:218->top.cpp:67]   --->   Operation 61 'write' 'write_ln218' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln201 = br void %for.body.i" [tools.cpp:201->top.cpp:67]   --->   Operation 62 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.517ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln201', tools.cpp:201->top.cpp:67) of constant 0 on local variable 'rep', tools.cpp:201->top.cpp:67 [42]  (0.362 ns)
	'load' operation 32 bit ('rep', tools.cpp:201->top.cpp:67) on local variable 'rep', tools.cpp:201->top.cpp:67 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln201', tools.cpp:201->top.cpp:67) [46]  (0.793 ns)
	'store' operation 0 bit ('store_ln201', tools.cpp:201->top.cpp:67) of variable 'rep', tools.cpp:201->top.cpp:67 on local variable 'rep', tools.cpp:201->top.cpp:67 [82]  (0.362 ns)

 <State 2>: 3.348ns
The critical path consists of the following:
	fifo read operation ('temp', tools.cpp:211->top.cpp:67) on port 'mm_a' (tools.cpp:211->top.cpp:67) [55]  (1.466 ns)
	multiplexor before 'phi' operation 512 bit ('temp') with incoming values : ('temp', tools.cpp:211->top.cpp:67) ('temp', tools.cpp:207->top.cpp:67) [61]  (0.362 ns)
	'phi' operation 512 bit ('temp') with incoming values : ('temp', tools.cpp:211->top.cpp:67) ('temp', tools.cpp:207->top.cpp:67) [61]  (0.000 ns)
	fifo write operation ('write_ln218', tools.cpp:218->top.cpp:67) on port 'fifo_SA_A' (tools.cpp:218->top.cpp:67) [63]  (1.520 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
