{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "SLD_INFO QSYS_NAME NIOS2 HAS_SOPCINFO 1 GENERATION_ID 1400059473 " "Assignment SLD_INFO with value QSYS_NAME NIOS2 HAS_SOPCINFO 1 GENERATION_ID 1400059473 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1400063241072 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1400063241072 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "SLD_INFO QSYS_NAME NIOS2 HAS_SOPCINFO 1 GENERATION_ID 1400059473 " "Assignment SLD_INFO with value QSYS_NAME NIOS2 HAS_SOPCINFO 1 GENERATION_ID 1400059473 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1400063241587 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1400063241587 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "SLD_INFO QSYS_NAME NIOS2 HAS_SOPCINFO 1 GENERATION_ID 1400059473 " "Assignment SLD_INFO with value QSYS_NAME NIOS2 HAS_SOPCINFO 1 GENERATION_ID 1400059473 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Quartus II" 0 -1 1400063242023 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1400063242023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400063245596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400063245596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 18:27:24 2014 " "Processing started: Wed May 14 18:27:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400063245596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400063245596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS2 -c DDS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS2 -c DDS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400063245596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1400063247918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2 " "Found entity 1: NIOS2" {  } { { "NIOS2/synthesis/NIOS2.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_irq_mapper " "Found entity 1: NIOS2_irq_mapper" {  } { { "NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOS2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_rsp_xbar_mux_001 " "Found entity 1: NIOS2_rsp_xbar_mux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux_001.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_rsp_xbar_mux " "Found entity 1: NIOS2_rsp_xbar_mux" {  } { { "NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_rsp_xbar_demux_004 " "Found entity 1: NIOS2_rsp_xbar_demux_004" {  } { { "NIOS2/synthesis/submodules/NIOS2_rsp_xbar_demux_004.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_rsp_xbar_demux " "Found entity 1: NIOS2_rsp_xbar_demux" {  } { { "NIOS2/synthesis/submodules/NIOS2_rsp_xbar_demux.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_cmd_xbar_mux " "Found entity 1: NIOS2_cmd_xbar_mux" {  } { { "NIOS2/synthesis/submodules/NIOS2_cmd_xbar_mux.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_cmd_xbar_demux_001 " "Found entity 1: NIOS2_cmd_xbar_demux_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_cmd_xbar_demux_001.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_cmd_xbar_demux " "Found entity 1: NIOS2_cmd_xbar_demux" {  } { { "NIOS2/synthesis/submodules/NIOS2_cmd_xbar_demux.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_id_router_004.sv(48) " "Verilog HDL Declaration information at NIOS2_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_id_router_004.sv(49) " "Verilog HDL Declaration information at NIOS2_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_id_router_004_default_decode " "Found entity 1: NIOS2_id_router_004_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248270 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_id_router_004 " "Found entity 2: NIOS2_id_router_004" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_id_router_002.sv(48) " "Verilog HDL Declaration information at NIOS2_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_id_router_002.sv(49) " "Verilog HDL Declaration information at NIOS2_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_id_router_002_default_decode " "Found entity 1: NIOS2_id_router_002_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248275 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_id_router_002 " "Found entity 2: NIOS2_id_router_002" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_id_router.sv(48) " "Verilog HDL Declaration information at NIOS2_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_id_router.sv(49) " "Verilog HDL Declaration information at NIOS2_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_id_router_default_decode " "Found entity 1: NIOS2_id_router_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248280 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_id_router " "Found entity 2: NIOS2_id_router" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_addr_router_001.sv(48) " "Verilog HDL Declaration information at NIOS2_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_addr_router_001.sv(49) " "Verilog HDL Declaration information at NIOS2_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_addr_router_001_default_decode " "Found entity 1: NIOS2_addr_router_001_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248285 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_addr_router_001 " "Found entity 2: NIOS2_addr_router_001" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS2_addr_router.sv(48) " "Verilog HDL Declaration information at NIOS2_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS2_addr_router.sv(49) " "Verilog HDL Declaration information at NIOS2_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1400063248289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_addr_router_default_decode " "Found entity 1: NIOS2_addr_router_default_decode" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248290 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_addr_router " "Found entity 2: NIOS2_addr_router" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_onchip_memory2_0 " "Found entity 1: NIOS2_onchip_memory2_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sw2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_sw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_SW2 " "Found entity 1: NIOS2_SW2" {  } { { "NIOS2/synthesis/submodules/NIOS2_SW2.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_SW2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_sysid_qsys_0 " "Found entity 1: NIOS2_sysid_qsys_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_sysid_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_sdram_input_efifo_module " "Found entity 1: NIOS2_sdram_input_efifo_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248340 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_sdram " "Found entity 2: NIOS2_sdram" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248340 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD12864_1602.v(118) " "Verilog HDL warning at LCD12864_1602.v(118): extended using \"x\" or \"z\"" {  } { { "NIOS2/synthesis/submodules/LCD12864_1602.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/LCD12864_1602.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1400063248344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/lcd12864_1602.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/lcd12864_1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD12864_1602 " "Found entity 1: LCD12864_1602" {  } { { "NIOS2/synthesis/submodules/LCD12864_1602.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/LCD12864_1602.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_sw " "Found entity 1: NIOS2_sw" {  } { { "NIOS2/synthesis/submodules/NIOS2_sw.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/key_read.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/key_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_READ " "Found entity 1: KEY_READ" {  } { { "NIOS2/synthesis/submodules/KEY_READ.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/KEY_READ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/ram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/ram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_WRITE " "Found entity 1: RAM_WRITE" {  } { { "NIOS2/synthesis/submodules/RAM_WRITE.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/RAM_WRITE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/dds_48_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/dds_48_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_IP " "Found entity 1: DDS_48_IP" {  } { { "NIOS2/synthesis/submodules/DDS_48_IP.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/DDS_48_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/nios2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOS2_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248369 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_jtag_uart_0_scfifo_w " "Found entity 2: NIOS2_jtag_uart_0_scfifo_w" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248369 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOS2_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248369 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_jtag_uart_0_scfifo_r " "Found entity 4: NIOS2_jtag_uart_0_scfifo_r" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248369 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_jtag_uart_0 " "Found entity 5: NIOS2_jtag_uart_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_epcs_flash_controller_0.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2/synthesis/submodules/nios2_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_epcs_flash_controller_0_sub " "Found entity 1: NIOS2_epcs_flash_controller_0_sub" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248376 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_NIOS2_epcs_flash_controller_0_atom " "Found entity 2: tornado_NIOS2_epcs_flash_controller_0_atom" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248376 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_epcs_flash_controller_0 " "Found entity 3: NIOS2_epcs_flash_controller_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_qsys_0_register_bank_a_module " "Found entity 1: NIOS2_nios2_qsys_0_register_bank_a_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS2_nios2_qsys_0_register_bank_b_module " "Found entity 2: NIOS2_nios2_qsys_0_register_bank_b_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS2_nios2_qsys_0_nios2_oci_debug " "Found entity 3: NIOS2_nios2_qsys_0_nios2_oci_debug" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS2_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: NIOS2_nios2_qsys_0_ociram_sp_ram_module" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS2_nios2_qsys_0_nios2_ocimem " "Found entity 5: NIOS2_nios2_qsys_0_nios2_ocimem" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS2_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: NIOS2_nios2_qsys_0_nios2_avalon_reg" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS2_nios2_qsys_0_nios2_oci_break " "Found entity 7: NIOS2_nios2_qsys_0_nios2_oci_break" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS2_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: NIOS2_nios2_qsys_0_nios2_oci_xbrk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS2_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: NIOS2_nios2_qsys_0_nios2_oci_dbrk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS2_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: NIOS2_nios2_qsys_0_nios2_oci_itrace" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS2_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: NIOS2_nios2_qsys_0_nios2_oci_td_mode" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS2_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: NIOS2_nios2_qsys_0_nios2_oci_dtrace" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS2_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: NIOS2_nios2_qsys_0_nios2_oci_fifo" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS2_nios2_qsys_0_nios2_oci_pib " "Found entity 17: NIOS2_nios2_qsys_0_nios2_oci_pib" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS2_nios2_qsys_0_nios2_oci_im " "Found entity 18: NIOS2_nios2_qsys_0_nios2_oci_im" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS2_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: NIOS2_nios2_qsys_0_nios2_performance_monitors" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS2_nios2_qsys_0_nios2_oci " "Found entity 20: NIOS2_nios2_qsys_0_nios2_oci" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS2_nios2_qsys_0 " "Found entity 21: NIOS2_nios2_qsys_0" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: NIOS2_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: NIOS2_nios2_qsys_0_jtag_debug_module_tck" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: NIOS2_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_qsys_0_oci_test_bench " "Found entity 1: NIOS2_nios2_qsys_0_oci_test_bench" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_oci_test_bench.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS2_nios2_qsys_0_test_bench " "Found entity 1: NIOS2_nios2_qsys_0_test_bench" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_test_bench.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/Qsys/DDS2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_2ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_2ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_2RAM " "Found entity 1: DDS_2RAM" {  } { { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dds2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS2 " "Found entity 1: DDS2" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063248449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063248449 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at NIOS2_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at NIOS2_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248480 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at NIOS2_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248481 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at NIOS2_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_epcs_flash_controller_0.v(401) " "Verilog HDL or VHDL warning at NIOS2_epcs_flash_controller_0.v(401): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248487 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_sdram.v(316) " "Verilog HDL or VHDL warning at NIOS2_sdram.v(316): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248502 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_sdram.v(326) " "Verilog HDL or VHDL warning at NIOS2_sdram.v(326): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248502 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_sdram.v(336) " "Verilog HDL or VHDL warning at NIOS2_sdram.v(336): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248502 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOS2_sdram.v(680) " "Verilog HDL or VHDL warning at NIOS2_sdram.v(680): conditional expression evaluates to a constant" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1400063248502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS2 " "Elaborating entity \"DDS2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400063248761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2 NIOS2:inst " "Elaborating entity \"NIOS2\" for hierarchy \"NIOS2:inst\"" {  } { { "DDS2.bdf" "inst" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { -24 -24 520 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063248769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0 NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NIOS2_nios2_qsys_0\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063248871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_test_bench NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_test_bench:the_NIOS2_nios2_qsys_0_test_bench " "Elaborating entity \"NIOS2_nios2_qsys_0_test_bench\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_test_bench:the_NIOS2_nios2_qsys_0_test_bench\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_test_bench" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063248889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_register_bank_a_module NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a " "Elaborating entity \"NIOS2_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_register_bank_a" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063248908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_altsyncram" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063249016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"NIOS2_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249017 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063249017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rjg1 " "Found entity 1: altsyncram_rjg1" {  } { { "db/altsyncram_rjg1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_rjg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063249168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063249168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rjg1 NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rjg1:auto_generated " "Elaborating entity \"altsyncram_rjg1\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_a_module:NIOS2_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_register_bank_b_module NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b " "Elaborating entity \"NIOS2_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_register_bank_b" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_altsyncram" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"NIOS2_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249277 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063249277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjg1 " "Found entity 1: altsyncram_sjg1" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_sjg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063249433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063249433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjg1 NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sjg1:auto_generated " "Elaborating entity \"altsyncram_sjg1\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_register_bank_b_module:NIOS2_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_debug NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_debug" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063249542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249542 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063249542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_ocimem NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_ocimem\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_ocimem" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_ociram_sp_ram_module NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"NIOS2_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_ociram_sp_ram" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_altsyncram" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"NIOS2_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249573 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063249573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v081 " "Found entity 1: altsyncram_v081" {  } { { "db/altsyncram_v081.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_v081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063249714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063249714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v081 NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_v081:auto_generated " "Elaborating entity \"altsyncram_v081\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_ocimem:the_NIOS2_nios2_qsys_0_nios2_ocimem\|NIOS2_nios2_qsys_0_ociram_sp_ram_module:NIOS2_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_v081:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_avalon_reg NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_avalon_reg:the_NIOS2_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_avalon_reg:the_NIOS2_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_avalon_reg" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_break NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_break:the_NIOS2_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_break\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_break:the_NIOS2_nios2_qsys_0_nios2_oci_break\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_break" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_xbrk NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_xbrk:the_NIOS2_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_xbrk:the_NIOS2_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_xbrk" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_dbrk NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_dbrk:the_NIOS2_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_dbrk:the_NIOS2_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_dbrk" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_itrace NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_itrace:the_NIOS2_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_itrace:the_NIOS2_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_itrace" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_dtrace NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_dtrace:the_NIOS2_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_dtrace:the_NIOS2_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_dtrace" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_td_mode NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_dtrace:the_NIOS2_nios2_qsys_0_nios2_oci_dtrace\|NIOS2_nios2_qsys_0_nios2_oci_td_mode:NIOS2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_dtrace:the_NIOS2_nios2_qsys_0_nios2_oci_dtrace\|NIOS2_nios2_qsys_0_nios2_oci_td_mode:NIOS2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_fifo NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_fifo" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count:NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count:NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc:NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc:NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc:NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc:NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "NIOS2_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_oci_test_bench NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_oci_test_bench:the_NIOS2_nios2_qsys_0_oci_test_bench " "Elaborating entity \"NIOS2_nios2_qsys_0_oci_test_bench\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_fifo:the_NIOS2_nios2_qsys_0_nios2_oci_fifo\|NIOS2_nios2_qsys_0_oci_test_bench:the_NIOS2_nios2_qsys_0_oci_test_bench\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_oci_test_bench" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_pib NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_pib:the_NIOS2_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_pib:the_NIOS2_nios2_qsys_0_nios2_oci_pib\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_pib" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_nios2_oci_im NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_im:the_NIOS2_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"NIOS2_nios2_qsys_0_nios2_oci_im\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_im:the_NIOS2_nios2_qsys_0_nios2_oci_im\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_nios2_oci_im" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_jtag_debug_module_wrapper NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_jtag_debug_module_tck NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS2_nios2_qsys_0_jtag_debug_module_tck:the_NIOS2_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"NIOS2_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS2_nios2_qsys_0_jtag_debug_module_tck:the_NIOS2_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NIOS2_nios2_qsys_0_jtag_debug_module_tck" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_nios2_qsys_0_jtag_debug_module_sysclk NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS2_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOS2_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"NIOS2_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|NIOS2_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOS2_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NIOS2_nios2_qsys_0_jtag_debug_module_sysclk" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "NIOS2_nios2_qsys_0_jtag_debug_module_phy" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249979 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063249979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOS2_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOS2_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_epcs_flash_controller_0 NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"NIOS2_epcs_flash_controller_0\" for hierarchy \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "NIOS2/synthesis/NIOS2.v" "epcs_flash_controller_0" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063249995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_epcs_flash_controller_0_sub NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|NIOS2_epcs_flash_controller_0_sub:the_NIOS2_epcs_flash_controller_0_sub " "Elaborating entity \"NIOS2_epcs_flash_controller_0_sub\" for hierarchy \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|NIOS2_epcs_flash_controller_0_sub:the_NIOS2_epcs_flash_controller_0_sub\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "the_NIOS2_epcs_flash_controller_0_sub" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_NIOS2_epcs_flash_controller_0_atom NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|tornado_NIOS2_epcs_flash_controller_0_atom:the_tornado_NIOS2_epcs_flash_controller_0_atom " "Elaborating entity \"tornado_NIOS2_epcs_flash_controller_0_atom\" for hierarchy \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|tornado_NIOS2_epcs_flash_controller_0_atom:the_tornado_NIOS2_epcs_flash_controller_0_atom\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "the_tornado_NIOS2_epcs_flash_controller_0_atom" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"NIOS2_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250041 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063250041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r251.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r251.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r251 " "Found entity 1: altsyncram_r251" {  } { { "db/altsyncram_r251.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_r251.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r251 NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_r251:auto_generated " "Elaborating entity \"altsyncram_r251\" for hierarchy \"NIOS2:inst\|NIOS2_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_r251:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_jtag_uart_0 NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOS2_jtag_uart_0\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOS2/synthesis/NIOS2.v" "jtag_uart_0" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_jtag_uart_0_scfifo_w NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOS2_jtag_uart_0_scfifo_w\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "the_NIOS2_jtag_uart_0_scfifo_w" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "wfifo" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250385 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063250385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "F:/Qsys/DDS2/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "F:/Qsys/DDS2/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "F:/Qsys/DDS2/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Qsys/DDS2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "F:/Qsys/DDS2/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "F:/Qsys/DDS2/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Qsys/DDS2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "F:/Qsys/DDS2/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "F:/Qsys/DDS2/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063250962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063250962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "F:/Qsys/DDS2/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063250977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "F:/Qsys/DDS2/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063251102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063251102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_w:the_NIOS2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "F:/Qsys/DDS2/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_jtag_uart_0_scfifo_r NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_r:the_NIOS2_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOS2_jtag_uart_0_scfifo_r\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|NIOS2_jtag_uart_0_scfifo_r:the_NIOS2_jtag_uart_0_scfifo_r\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "the_NIOS2_jtag_uart_0_scfifo_r" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "NIOS2_jtag_uart_0_alt_jtag_atlantic" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063251352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOS2:inst\|NIOS2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOS2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251352 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063251352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_IP NIOS2:inst\|DDS_48_IP:dds " "Elaborating entity \"DDS_48_IP\" for hierarchy \"NIOS2:inst\|DDS_48_IP:dds\"" {  } { { "NIOS2/synthesis/NIOS2.v" "dds" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_WRITE NIOS2:inst\|RAM_WRITE:ram_wr " "Elaborating entity \"RAM_WRITE\" for hierarchy \"NIOS2:inst\|RAM_WRITE:ram_wr\"" {  } { { "NIOS2/synthesis/NIOS2.v" "ram_wr" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_READ NIOS2:inst\|KEY_READ:key " "Elaborating entity \"KEY_READ\" for hierarchy \"NIOS2:inst\|KEY_READ:key\"" {  } { { "NIOS2/synthesis/NIOS2.v" "key" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_sw NIOS2:inst\|NIOS2_sw:sw " "Elaborating entity \"NIOS2_sw\" for hierarchy \"NIOS2:inst\|NIOS2_sw:sw\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sw" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD12864_1602 NIOS2:inst\|LCD12864_1602:lcd1602 " "Elaborating entity \"LCD12864_1602\" for hierarchy \"NIOS2:inst\|LCD12864_1602:lcd1602\"" {  } { { "NIOS2/synthesis/NIOS2.v" "lcd1602" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_sdram NIOS2:inst\|NIOS2_sdram:sdram " "Elaborating entity \"NIOS2_sdram\" for hierarchy \"NIOS2:inst\|NIOS2_sdram:sdram\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sdram" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_sdram_input_efifo_module NIOS2:inst\|NIOS2_sdram:sdram\|NIOS2_sdram_input_efifo_module:the_NIOS2_sdram_input_efifo_module " "Elaborating entity \"NIOS2_sdram_input_efifo_module\" for hierarchy \"NIOS2:inst\|NIOS2_sdram:sdram\|NIOS2_sdram_input_efifo_module:the_NIOS2_sdram_input_efifo_module\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "the_NIOS2_sdram_input_efifo_module" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_sysid_qsys_0 NIOS2:inst\|NIOS2_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"NIOS2_sysid_qsys_0\" for hierarchy \"NIOS2:inst\|NIOS2_sysid_qsys_0:sysid_qsys_0\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sysid_qsys_0" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_SW2 NIOS2:inst\|NIOS2_SW2:sw2 " "Elaborating entity \"NIOS2_SW2\" for hierarchy \"NIOS2:inst\|NIOS2_SW2:sw2\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sw2" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_onchip_memory2_0 NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOS2_onchip_memory2_0\" for hierarchy \"NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOS2/synthesis/NIOS2.v" "onchip_memory2_0" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "the_altsyncram" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOS2_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOS2_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251461 ""}  } { { "NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_onchip_memory2_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063251461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8mc1 " "Found entity 1: altsyncram_8mc1" {  } { { "db/altsyncram_8mc1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_8mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063251586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063251586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8mc1 NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8mc1:auto_generated " "Elaborating entity \"altsyncram_8mc1\" for hierarchy \"NIOS2:inst\|NIOS2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2:inst\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_instruction_master_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOS2:inst\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_data_master_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sdram_s1_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "onchip_memory2_0_s1_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:dds_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:dds_avalon_slave_0_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "dds_avalon_slave_0_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:ram_wr_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:ram_wr_avalon_slave_0_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "ram_wr_avalon_slave_0_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:key_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:key_avalon_slave_0_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "key_avalon_slave_0_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sw_s1_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOS2:inst\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sysid_qsys_0_control_slave_translator" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2:inst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2:inst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOS2:inst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOS2:inst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS2:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS2:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2:inst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2:inst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS2/synthesis/NIOS2.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOS2:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOS2:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOS2:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "NIOS2/synthesis/NIOS2.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOS2:inst\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOS2:inst\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS2/synthesis/NIOS2.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 2611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_addr_router NIOS2:inst\|NIOS2_addr_router:addr_router " "Elaborating entity \"NIOS2_addr_router\" for hierarchy \"NIOS2:inst\|NIOS2_addr_router:addr_router\"" {  } { { "NIOS2/synthesis/NIOS2.v" "addr_router" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_addr_router_default_decode NIOS2:inst\|NIOS2_addr_router:addr_router\|NIOS2_addr_router_default_decode:the_default_decode " "Elaborating entity \"NIOS2_addr_router_default_decode\" for hierarchy \"NIOS2:inst\|NIOS2_addr_router:addr_router\|NIOS2_addr_router_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router.sv" "the_default_decode" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_addr_router_001 NIOS2:inst\|NIOS2_addr_router_001:addr_router_001 " "Elaborating entity \"NIOS2_addr_router_001\" for hierarchy \"NIOS2:inst\|NIOS2_addr_router_001:addr_router_001\"" {  } { { "NIOS2/synthesis/NIOS2.v" "addr_router_001" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_addr_router_001_default_decode NIOS2:inst\|NIOS2_addr_router_001:addr_router_001\|NIOS2_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOS2_addr_router_001_default_decode\" for hierarchy \"NIOS2:inst\|NIOS2_addr_router_001:addr_router_001\|NIOS2_addr_router_001_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" "the_default_decode" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_addr_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_id_router NIOS2:inst\|NIOS2_id_router:id_router " "Elaborating entity \"NIOS2_id_router\" for hierarchy \"NIOS2:inst\|NIOS2_id_router:id_router\"" {  } { { "NIOS2/synthesis/NIOS2.v" "id_router" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_id_router_default_decode NIOS2:inst\|NIOS2_id_router:id_router\|NIOS2_id_router_default_decode:the_default_decode " "Elaborating entity \"NIOS2_id_router_default_decode\" for hierarchy \"NIOS2:inst\|NIOS2_id_router:id_router\|NIOS2_id_router_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router.sv" "the_default_decode" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_id_router_002 NIOS2:inst\|NIOS2_id_router_002:id_router_002 " "Elaborating entity \"NIOS2_id_router_002\" for hierarchy \"NIOS2:inst\|NIOS2_id_router_002:id_router_002\"" {  } { { "NIOS2/synthesis/NIOS2.v" "id_router_002" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_id_router_002_default_decode NIOS2:inst\|NIOS2_id_router_002:id_router_002\|NIOS2_id_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOS2_id_router_002_default_decode\" for hierarchy \"NIOS2:inst\|NIOS2_id_router_002:id_router_002\|NIOS2_id_router_002_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" "the_default_decode" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_id_router_004 NIOS2:inst\|NIOS2_id_router_004:id_router_004 " "Elaborating entity \"NIOS2_id_router_004\" for hierarchy \"NIOS2:inst\|NIOS2_id_router_004:id_router_004\"" {  } { { "NIOS2/synthesis/NIOS2.v" "id_router_004" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063251991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_id_router_004_default_decode NIOS2:inst\|NIOS2_id_router_004:id_router_004\|NIOS2_id_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOS2_id_router_004_default_decode\" for hierarchy \"NIOS2:inst\|NIOS2_id_router_004:id_router_004\|NIOS2_id_router_004_default_decode:the_default_decode\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" "the_default_decode" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOS2:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOS2:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "NIOS2/synthesis/NIOS2.v" "burst_adapter" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOS2:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOS2:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOS2:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOS2:inst\|altera_reset_controller:rst_controller\"" {  } { { "NIOS2/synthesis/NIOS2.v" "rst_controller" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOS2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOS2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_cmd_xbar_demux NIOS2:inst\|NIOS2_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"NIOS2_cmd_xbar_demux\" for hierarchy \"NIOS2:inst\|NIOS2_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "NIOS2/synthesis/NIOS2.v" "cmd_xbar_demux" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 3967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_cmd_xbar_demux_001 NIOS2:inst\|NIOS2_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"NIOS2_cmd_xbar_demux_001\" for hierarchy \"NIOS2:inst\|NIOS2_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "NIOS2/synthesis/NIOS2.v" "cmd_xbar_demux_001" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_cmd_xbar_mux NIOS2:inst\|NIOS2_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"NIOS2_cmd_xbar_mux\" for hierarchy \"NIOS2:inst\|NIOS2_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "NIOS2/synthesis/NIOS2.v" "cmd_xbar_mux" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2:inst\|NIOS2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2:inst\|NIOS2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_cmd_xbar_mux.sv" "arb" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2:inst\|NIOS2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2:inst\|NIOS2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_rsp_xbar_demux NIOS2:inst\|NIOS2_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"NIOS2_rsp_xbar_demux\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "NIOS2/synthesis/NIOS2.v" "rsp_xbar_demux" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_rsp_xbar_demux_004 NIOS2:inst\|NIOS2_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"NIOS2_rsp_xbar_demux_004\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "NIOS2/synthesis/NIOS2.v" "rsp_xbar_demux_004" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_rsp_xbar_mux NIOS2:inst\|NIOS2_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"NIOS2_rsp_xbar_mux\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "NIOS2/synthesis/NIOS2.v" "rsp_xbar_mux" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2:inst\|NIOS2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux.sv" "arb" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2:inst\|NIOS2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_rsp_xbar_mux_001 NIOS2:inst\|NIOS2_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"NIOS2_rsp_xbar_mux_001\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "NIOS2/synthesis/NIOS2.v" "rsp_xbar_mux_001" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOS2:inst\|NIOS2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux_001.sv" "arb" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_rsp_xbar_mux_001.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOS2:inst\|NIOS2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOS2:inst\|NIOS2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOS2:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOS2:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "NIOS2/synthesis/NIOS2.v" "width_adapter" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOS2:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOS2:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "NIOS2/synthesis/NIOS2.v" "width_adapter_001" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252257 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1400063252257 "|DDS2|NIOS2:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400063252257 "|DDS2|NIOS2:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400063252257 "|DDS2|NIOS2:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1400063252257 "|DDS2|NIOS2:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOS2_irq_mapper NIOS2:inst\|NIOS2_irq_mapper:irq_mapper " "Elaborating entity \"NIOS2_irq_mapper\" for hierarchy \"NIOS2:inst\|NIOS2_irq_mapper:irq_mapper\"" {  } { { "NIOS2/synthesis/NIOS2.v" "irq_mapper" { Text "F:/Qsys/DDS2/NIOS2/synthesis/NIOS2.v" 4728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst1\"" {  } { { "DDS2.bdf" "inst1" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { -24 -928 -688 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/Qsys/DDS2/PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/Qsys/DDS2/PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063252366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2083 " "Parameter \"clk2_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""}  } { { "PLL.v" "" { Text "F:/Qsys/DDS2/PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063252381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_2RAM DDS_2RAM:inst2 " "Elaborating entity \"DDS_2RAM\" for hierarchy \"DDS_2RAM:inst2\"" {  } { { "DDS2.bdf" "inst2" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 224 -928 -672 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_2RAM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\"" {  } { { "DDS_2RAM.v" "altsyncram_component" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_2RAM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\"" {  } { { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_2RAM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252413 ""}  } { { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400063252413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oik1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oik1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oik1 " "Found entity 1: altsyncram_oik1" {  } { { "db/altsyncram_oik1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_oik1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063252537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063252537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oik1 DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated " "Elaborating entity \"altsyncram_oik1\" for hierarchy \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3es1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3es1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3es1 " "Found entity 1: altsyncram_3es1" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400063252678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400063252678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3es1 DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1 " "Elaborating entity \"altsyncram_3es1\" for hierarchy \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\"" {  } { { "db/altsyncram_oik1.tdf" "altsyncram1" { Text "F:/Qsys/DDS2/db/altsyncram_oik1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400063252678 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[12\] " "Synthesized away node \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[12\]\"" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 426 2 0 } } { "db/altsyncram_oik1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_oik1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 224 -928 -672 376 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063259089 "|DDS2|DDS_2RAM:inst2|altsyncram:altsyncram_component|altsyncram_oik1:auto_generated|altsyncram_3es1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[13\] " "Synthesized away node \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[13\]\"" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 458 2 0 } } { "db/altsyncram_oik1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_oik1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 224 -928 -672 376 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063259089 "|DDS2|DDS_2RAM:inst2|altsyncram:altsyncram_component|altsyncram_oik1:auto_generated|altsyncram_3es1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[14\] " "Synthesized away node \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[14\]\"" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 490 2 0 } } { "db/altsyncram_oik1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_oik1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 224 -928 -672 376 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063259089 "|DDS2|DDS_2RAM:inst2|altsyncram:altsyncram_component|altsyncram_oik1:auto_generated|altsyncram_3es1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[15\] " "Synthesized away node \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|q_a\[15\]\"" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 522 2 0 } } { "db/altsyncram_oik1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_oik1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DDS_2RAM.v" "" { Text "F:/Qsys/DDS2/DDS_2RAM.v" 90 0 0 } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 224 -928 -672 376 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063259089 "|DDS2|DDS_2RAM:inst2|altsyncram:altsyncram_component|altsyncram_oik1:auto_generated|altsyncram_3es1:altsyncram1|ram_block2a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1400063259089 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1400063259089 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a11\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a11\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a10\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a10\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a9\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a9\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a8\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a8\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a7\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a7\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a6\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a6\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a5\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a5\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a4\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a4\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a3\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a3\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a2\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a2\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a1\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a1\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a0\" " "Converted tri-state node feeding \"DDS_2RAM:inst2\|altsyncram:altsyncram_component\|altsyncram_oik1:auto_generated\|altsyncram_3es1:altsyncram1\|ram_block2a0\" into a selector" {  } { { "db/altsyncram_3es1.tdf" "" { Text "F:/Qsys/DDS2/db/altsyncram_3es1.tdf" 36 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1400063260275 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1400063260275 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOS2:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"NIOS2:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1400063262662 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1400063262662 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1400063270634 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 440 -1 0 } } { "NIOS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 354 -1 0 } } { "NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 348 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3167 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 4133 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3740 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_jtag_uart_0.v" 393 -1 0 } } { "NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 599 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 242 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 252 -1 0 } } { "NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_epcs_flash_controller_0.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1400063271258 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1400063271258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CS VCC " "Pin \"SRAM_CS\" is stuck at VCC" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 456 -768 -592 472 "SRAM_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063275423 "|DDS2|SRAM_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB VCC " "Pin \"SRAM_UB\" is stuck at VCC" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 472 -784 -608 488 "SRAM_UB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063275423 "|DDS2|SRAM_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB VCC " "Pin \"SRAM_LB\" is stuck at VCC" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 488 -808 -632 504 "SRAM_LB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063275423 "|DDS2|SRAM_LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE VCC " "Pin \"SRAM_OE\" is stuck at VCC" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 504 -824 -648 520 "SRAM_OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063275423 "|DDS2|SRAM_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE VCC " "Pin \"SRAM_WE\" is stuck at VCC" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 520 -848 -672 536 "SRAM_WE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063275423 "|DDS2|SRAM_WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDR_CKE VCC " "Pin \"SDR_CKE\" is stuck at VCC" {  } { { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 424 -264 -88 440 "SDR_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063275423 "|DDS2|SDR_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400063275423 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "462 " "462 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1400063279728 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1400063280009 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1400063280009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400063280165 "|DDS2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400063280165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Qsys/DDS2/output_files/DDS2.map.smsg " "Generated suppressed messages file F:/Qsys/DDS2/output_files/DDS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1400063281148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400063282630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400063282630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3730 " "Implemented 3730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400063283582 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400063283582 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400063283582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3474 " "Implemented 3474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400063283582 ""} { "Info" "ICUT_CUT_TM_RAMS" "172 " "Implemented 172 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400063283582 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1400063283582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400063283582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400063283738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 18:28:03 2014 " "Processing ended: Wed May 14 18:28:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400063283738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400063283738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400063283738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400063283738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400063286842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400063286842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 18:28:05 2014 " "Processing started: Wed May 14 18:28:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400063286842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1400063286842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS2 -c DDS2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS2 -c DDS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1400063286842 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1400063287060 ""}
{ "Info" "0" "" "Project  = DDS2" {  } {  } 0 0 "Project  = DDS2" 0 0 "Fitter" 0 0 1400063287060 ""}
{ "Info" "0" "" "Revision = DDS2" {  } {  } 0 0 "Revision = DDS2" 0 0 "Fitter" 0 0 1400063287060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1400063287825 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS2 EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"DDS2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400063287934 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLL:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400063288090 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400063288090 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|_clk2 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for PLL:inst1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1400063288090 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1400063288090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400063288324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400063288823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400063288823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400063288823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400063288823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 10019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400063288839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 10020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400063288839 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400063288839 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400063288870 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400063289946 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1400063289946 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1400063290087 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.sdc " "Reading SDC File: 'NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1400063290118 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1400063290212 "|DDS2|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063290383 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063290383 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063290383 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1400063290383 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1400063290383 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400063290383 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400063290383 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400063290383 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1400063290383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:inst1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:inst1\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 4262 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node NIOS2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_sdram:sdram\|active_cs_n~1 " "Destination node NIOS2:inst\|NIOS2_sdram:sdram\|active_cs_n~1" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 210 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 5093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_sdram:sdram\|active_rnw~3 " "Destination node NIOS2:inst\|NIOS2_sdram:sdram\|active_rnw~3" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 213 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 5110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 3684 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_sdram:sdram\|i_refs\[0\] " "Destination node NIOS2:inst\|NIOS2_sdram:sdram\|i_refs\[0\]" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 354 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_sdram:sdram\|i_refs\[2\] " "Destination node NIOS2:inst\|NIOS2_sdram:sdram\|i_refs\[2\]" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 354 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_sdram:sdram\|i_refs\[1\] " "Destination node NIOS2:inst\|NIOS2_sdram:sdram\|i_refs\[1\]" {  } { { "NIOS2/synthesis/submodules/NIOS2_sdram.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/NIOS2_sdram.v" 354 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node NIOS2:inst\|NIOS2_nios2_qsys_0:nios2_qsys_0\|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci\|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|NIOS2_nios2_qsys_0:nios2_qsys_0|NIOS2_nios2_qsys_0_nios2_oci:the_NIOS2_nios2_qsys_0_nios2_oci|NIOS2_nios2_qsys_0_nios2_oci_debug:the_NIOS2_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 7194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "NIOS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 10007 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 9748 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 9882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 9883 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 10008 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400063290898 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 9641 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS2:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node NIOS2:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400063290914 ""}  } { { "NIOS2/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Qsys/DDS2/NIOS2/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NIOS2:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Qsys/DDS2/" { { 0 { 0 ""} 0 5090 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400063290914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400063292146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400063292162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400063292162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400063292177 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1400063293160 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400063293160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400063293176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400063293176 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400063293191 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400063294283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "69 I/O " "Packed 69 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1400063294299 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1400063294299 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400063294299 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst1\|altpll:altpll_component\|pll clk\[1\] DA_CLK " "PLL \"PLL:inst1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"DA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.v" "" { Text "F:/Qsys/DDS2/PLL.v" 98 0 0 } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { -24 -928 -688 160 "inst1" "" } } } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 576 -896 -720 592 "DA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1400063294439 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst1\|altpll:altpll_component\|pll clk\[2\] SDR_CLK " "PLL \"PLL:inst1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"SDR_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.v" "" { Text "F:/Qsys/DDS2/PLL.v" 98 0 0 } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { -24 -928 -688 160 "inst1" "" } } } } { "DDS2.bdf" "" { Schematic "F:/Qsys/DDS2/DDS2.bdf" { { 64 -672 -496 80 "SDR_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1400063294439 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_test " "Node \"clk_test\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_test" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1400063294595 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1400063294595 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400063294595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400063296452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400063299256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400063299350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400063301830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400063301830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400063303266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "F:/Qsys/DDS2/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400063307524 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400063307524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400063308585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1400063308585 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1400063308585 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1400063308585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400063308882 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400063308897 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[7\] 0 " "Pin \"LCD_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[6\] 0 " "Pin \"LCD_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[5\] 0 " "Pin \"LCD_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[4\] 0 " "Pin \"LCD_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[3\] 0 " "Pin \"LCD_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[2\] 0 " "Pin \"LCD_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[1\] 0 " "Pin \"LCD_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[0\] 0 " "Pin \"LCD_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[15\] 0 " "Pin \"SDR_DA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[14\] 0 " "Pin \"SDR_DA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[13\] 0 " "Pin \"SDR_DA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[12\] 0 " "Pin \"SDR_DA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[11\] 0 " "Pin \"SDR_DA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[10\] 0 " "Pin \"SDR_DA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[9\] 0 " "Pin \"SDR_DA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[8\] 0 " "Pin \"SDR_DA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[7\] 0 " "Pin \"SDR_DA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[6\] 0 " "Pin \"SDR_DA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[5\] 0 " "Pin \"SDR_DA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[4\] 0 " "Pin \"SDR_DA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[3\] 0 " "Pin \"SDR_DA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[2\] 0 " "Pin \"SDR_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[1\] 0 " "Pin \"SDR_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DA\[0\] 0 " "Pin \"SDR_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CS 0 " "Pin \"SRAM_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB 0 " "Pin \"SRAM_UB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB 0 " "Pin \"SRAM_LB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE 0 " "Pin \"SRAM_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE 0 " "Pin \"SRAM_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_CLK 0 " "Pin \"SDR_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA_CLK 0 " "Pin \"DA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_CAS 0 " "Pin \"SDR_CAS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_CKE 0 " "Pin \"SDR_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_CS 0 " "Pin \"SDR_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_RAS 0 " "Pin \"SDR_RAS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_WE 0 " "Pin \"SDR_WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[11\] 0 " "Pin \"DA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[10\] 0 " "Pin \"DA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[9\] 0 " "Pin \"DA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[8\] 0 " "Pin \"DA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[7\] 0 " "Pin \"DA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[6\] 0 " "Pin \"DA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[5\] 0 " "Pin \"DA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[4\] 0 " "Pin \"DA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[3\] 0 " "Pin \"DA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[2\] 0 " "Pin \"DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[1\] 0 " "Pin \"DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DA\[0\] 0 " "Pin \"DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[12\] 0 " "Pin \"SDR_AD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[11\] 0 " "Pin \"SDR_AD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[10\] 0 " "Pin \"SDR_AD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[9\] 0 " "Pin \"SDR_AD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[8\] 0 " "Pin \"SDR_AD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[7\] 0 " "Pin \"SDR_AD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[6\] 0 " "Pin \"SDR_AD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[5\] 0 " "Pin \"SDR_AD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[4\] 0 " "Pin \"SDR_AD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[3\] 0 " "Pin \"SDR_AD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[2\] 0 " "Pin \"SDR_AD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[1\] 0 " "Pin \"SDR_AD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_AD\[0\] 0 " "Pin \"SDR_AD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_BA\[1\] 0 " "Pin \"SDR_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_BA\[0\] 0 " "Pin \"SDR_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DQM\[1\] 0 " "Pin \"SDR_DQM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDR_DQM\[0\] 0 " "Pin \"SDR_DQM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1400063309084 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1400063309084 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400063310754 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400063311440 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400063313234 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400063313827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400063313967 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1400063314186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Qsys/DDS2/output_files/DDS2.fit.smsg " "Generated suppressed messages file F:/Qsys/DDS2/output_files/DDS2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400063314950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400063316916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 18:28:36 2014 " "Processing ended: Wed May 14 18:28:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400063316916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400063316916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400063316916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400063316916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1400063319802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400063319802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 18:28:39 2014 " "Processing started: Wed May 14 18:28:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400063319802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1400063319802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS2 -c DDS2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS2 -c DDS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1400063319802 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1400063321627 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1400063321674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400063322547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 18:28:42 2014 " "Processing ended: Wed May 14 18:28:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400063322547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400063322547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400063322547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1400063322547 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1400063323312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1400063324653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400063324653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 18:28:43 2014 " "Processing started: Wed May 14 18:28:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400063324653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400063324653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDS2 -c DDS2 " "Command: quartus_sta DDS2 -c DDS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400063324653 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1400063324809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1400063325371 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400063326151 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1400063326151 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1400063326244 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.sdc " "Reading SDC File: 'NIOS2/synthesis/submodules/NIOS2_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1400063326276 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1400063326322 "|DDS2|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326432 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326432 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326432 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1400063326432 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1400063326478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400063326556 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1400063326634 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1400063326634 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1400063326915 "|DDS2|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326931 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1400063326962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1400063326962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1400063326962 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1400063326978 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1400063327024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1400063327024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400063327243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 18:28:47 2014 " "Processing ended: Wed May 14 18:28:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400063327243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400063327243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400063327243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400063327243 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400063328194 ""}
