void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 =\r\nF_2 ( V_2 , struct V_3 , V_5 ) ;\r\nstruct V_6 * V_7 = V_4 -> V_7 ;\r\nvoid T_1 * V_8 = V_4 -> V_9 ;\r\nint V_10 = F_3 ( V_8 + V_11 ) ;\r\nint V_12 = 60 * V_13 ;\r\nint V_14 = 0 ;\r\nint V_15 = F_3 ( V_8 + V_16 ) ;\r\nif ( ( V_15 & 0x80 ) && ( V_10 & 0x7000 ) != 0x5000 )\r\nV_10 |= 6 ;\r\nif ( V_17 > 2 )\r\nF_4 ( & V_7 -> V_7 , L_1 ,\r\nV_10 , V_18 [ V_7 -> V_19 ] ) ;\r\nif ( V_20 [ V_7 -> V_19 ] & V_21 ) {\r\nif ( F_5 ( V_7 ) < 0 ) {\r\nF_6 ( V_7 ) ;\r\nV_12 = 3 * V_13 ;\r\n} else {\r\nF_7 ( V_7 ) ;\r\nV_12 = 60 * V_13 ;\r\n}\r\n} else if ( V_4 -> V_22 ) {\r\nif ( V_17 > 1 )\r\nF_4 ( & V_7 -> V_7 ,\r\nL_2 ,\r\nV_18 [ V_7 -> V_19 ] , V_10 ) ;\r\n} else if ( V_4 -> V_23 ) {\r\n;\r\n} else if ( V_7 -> V_19 == 3 ) {\r\nif ( V_10 & 2 ) {\r\nif ( V_17 > 1 )\r\nF_4 ( & V_7 -> V_7 ,\r\nL_3 ,\r\nV_10 ) ;\r\nF_8 ( V_7 ) ;\r\nV_12 = 3 * V_13 ;\r\n}\r\n} else if ( ( V_10 & 0x7000 ) != 0x5000 ) {\r\nif ( V_17 > 1 )\r\nF_4 ( & V_7 -> V_7 ,\r\nL_4 ,\r\nV_10 ) ;\r\nif ( ! ( V_10 & 4 ) ) {\r\nV_14 = 0x82420000 ;\r\nV_7 -> V_19 = 0 ;\r\nF_9 ( 0 , V_8 + V_24 ) ;\r\nF_9 ( 0x0003FFFF , V_8 + V_16 ) ;\r\nF_10 ( V_25 [ V_7 -> V_19 ] , V_8 + V_26 ) ;\r\nF_9 ( V_27 [ V_7 -> V_19 ] , V_8 + V_24 ) ;\r\n} else {\r\nV_14 = 0x83860000 ;\r\nV_7 -> V_19 = 3 ;\r\nF_9 ( 0 , V_8 + V_24 ) ;\r\nF_9 ( 0x0003FFFF , V_8 + V_16 ) ;\r\nF_10 ( 8 , V_8 + V_26 ) ;\r\nF_9 ( 1 , V_8 + V_24 ) ;\r\n}\r\nif ( V_17 > 1 )\r\nF_4 ( & V_7 -> V_7 , L_5 ,\r\nV_18 [ V_7 -> V_19 ] ) ;\r\nif ( V_14 != ( V_4 -> V_28 & ~ 0x00D5 ) ) {\r\nV_4 -> V_28 &= 0x00D5 ;\r\nV_4 -> V_28 |= V_14 ;\r\nF_9 ( 0x0301 , V_8 + V_11 ) ;\r\nF_11 ( V_4 ) ;\r\n}\r\nV_12 = 3 * V_13 ;\r\n}\r\nF_12 ( & V_4 -> V_29 , F_13 ( V_12 ) ) ;\r\n}\r\nvoid F_8 ( struct V_6 * V_7 )\r\n{\r\nstruct V_3 * V_4 = F_14 ( V_7 ) ;\r\nvoid T_1 * V_8 = V_4 -> V_9 ;\r\nint V_15 = ( ( V_4 -> V_30 & 0x0780 ) << 9 ) |\r\n( ( V_4 -> V_30 & 0x0020 ) << 1 ) | 0xffbf ;\r\nV_7 -> V_19 = 0 ;\r\nV_4 -> V_31 = V_4 -> V_32 = 1 ;\r\nV_4 -> V_22 = V_4 -> V_33 = 0 ;\r\nif ( V_17 > 1 )\r\nF_15 ( V_7 , L_6 ,\r\nV_15 ) ;\r\nF_9 ( 0x0001 , V_8 + V_24 ) ;\r\nF_16 ( 100 ) ;\r\nF_9 ( V_15 , V_8 + V_16 ) ;\r\nV_4 -> V_28 = 0x82420000 | ( V_4 -> V_30 & 0x0040 ? V_34 : 0 ) ;\r\nF_9 ( V_4 -> V_28 , V_8 + V_35 ) ;\r\nif ( V_4 -> V_36 && V_4 -> V_36 -> V_37 ) {\r\nF_9 ( V_4 -> V_36 -> V_37 , V_8 + V_26 ) ;\r\nF_9 ( V_4 -> V_36 -> V_38 , V_8 + V_26 ) ;\r\n} else\r\nF_10 ( 0x0008 , V_8 + V_26 ) ;\r\nF_9 ( 0x1301 , V_8 + V_11 ) ;\r\n}\r\nvoid F_17 ( struct V_6 * V_7 , int V_39 )\r\n{\r\nstruct V_3 * V_4 = F_14 ( V_7 ) ;\r\nvoid T_1 * V_8 = V_4 -> V_9 ;\r\nint V_10 = F_3 ( V_8 + V_11 ) ;\r\nint V_15 = F_3 ( V_8 + V_16 ) ;\r\nif ( ( V_15 & 0x80 ) && ( V_10 & 0x7000 ) != 0x5000 )\r\nV_10 |= 6 ;\r\nif ( V_17 > 1 )\r\nF_4 ( & V_7 -> V_7 ,\r\nL_7 ,\r\nV_10 , V_39 , V_15 ) ;\r\nif ( V_4 -> V_31 && ! V_4 -> V_22 && ( V_10 & 0x7000 ) == 0x5000 ) {\r\nint V_40 = 0 ;\r\nint V_41 = V_4 -> V_30 & ( V_10 >> 16 ) ;\r\nV_4 -> V_33 = V_10 >> 16 ;\r\nV_4 -> V_22 = 1 ;\r\nif ( ! ( V_10 & 0x8000 ) ) V_7 -> V_19 = 0 ;\r\nelse if ( V_41 & 0x0100 ) V_7 -> V_19 = 5 ;\r\nelse if ( V_41 & 0x0080 ) V_7 -> V_19 = 3 ;\r\nelse if ( V_41 & 0x0040 ) V_7 -> V_19 = 4 ;\r\nelse if ( V_41 & 0x0020 ) V_7 -> V_19 = 0 ;\r\nelse {\r\nV_4 -> V_22 = 0 ;\r\nif ( ( V_10 & 2 ) == 0 && ( V_4 -> V_30 & 0x0180 ) )\r\nV_7 -> V_19 = 3 ;\r\n}\r\nV_4 -> V_42 = ( V_20 [ V_7 -> V_19 ] & V_43 ) ? 1 : 0 ;\r\nif ( V_17 > 1 ) {\r\nif ( V_4 -> V_22 )\r\nF_4 ( & V_7 -> V_7 ,\r\nL_8 ,\r\nV_18 [ V_7 -> V_19 ] ,\r\nV_4 -> V_30 , V_4 -> V_33 ,\r\nV_41 ) ;\r\nelse\r\nF_4 ( & V_7 -> V_7 ,\r\nL_9 ,\r\nV_18 [ V_7 -> V_19 ] , V_10 ) ;\r\n}\r\nif ( V_4 -> V_36 ) {\r\nint V_44 ;\r\nfor ( V_44 = 0 ; V_44 < V_4 -> V_36 -> V_45 ; V_44 ++ )\r\nif ( V_4 -> V_36 -> V_46 [ V_44 ] . V_47 == V_7 -> V_19 ) {\r\nint V_48 = ! ( ( V_4 -> V_49 == V_50 && ( V_4 -> V_51 == 48 || V_4 -> V_51 == 65 ) ) ) ;\r\nV_4 -> V_52 = V_44 ;\r\nF_18 ( V_7 , V_48 ) ;\r\nV_40 = 1 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_40 ) {\r\nV_4 -> V_28 = ( V_7 -> V_19 & 1 ? 0x838E0000 : 0x82420000 ) | ( V_4 -> V_28 & 0x20ff ) ;\r\nif ( V_4 -> V_42 )\r\nV_4 -> V_28 |= 0x0200 ;\r\nF_9 ( 1 , V_8 + V_24 ) ;\r\n}\r\n#if 0\r\niowrite32(tp->csr6 | RxOn, ioaddr + CSR6);\r\nif (tulip_debug > 2)\r\nnetdev_dbg(dev, " Restarting Tx and Rx, CSR5 is %08x\n",\r\nioread32(ioaddr + CSR5));\r\n#endif\r\nF_19 ( V_4 ) ;\r\nif ( V_17 > 2 )\r\nF_15 ( V_7 , L_10 ,\r\nV_4 -> V_28 , F_3 ( V_8 + V_35 ) ,\r\nF_3 ( V_8 + V_11 ) ) ;\r\n} else if ( ( V_4 -> V_22 && ( V_39 & 0x08000000 ) &&\r\n( V_7 -> V_19 == 3 || V_7 -> V_19 == 5 ) &&\r\n( V_10 & 2 ) == 2 ) ||\r\n( V_4 -> V_31 && ( V_39 & ( V_53 ) ) ) ) {\r\nF_20 ( & V_4 -> V_29 ) ;\r\nF_8 ( V_7 ) ;\r\nV_4 -> V_29 . V_54 = F_13 ( 3 * V_13 ) ;\r\nF_21 ( & V_4 -> V_29 ) ;\r\n} else if ( V_7 -> V_19 == 3 || V_7 -> V_19 == 5 ) {\r\nif ( V_17 > 1 )\r\nF_4 ( & V_7 -> V_7 , L_11 ,\r\nV_18 [ V_7 -> V_19 ] ,\r\n( V_10 & 2 ) ? L_12 : L_13 ) ;\r\nif ( ( V_10 & 2 ) && ! V_4 -> V_23 ) {\r\nF_20 ( & V_4 -> V_29 ) ;\r\nF_8 ( V_7 ) ;\r\nV_4 -> V_29 . V_54 = F_13 ( 3 * V_13 ) ;\r\nF_21 ( & V_4 -> V_29 ) ;\r\n} else if ( V_7 -> V_19 == 5 )\r\nF_9 ( V_15 & ~ 0x080 , V_8 + V_16 ) ;\r\n} else if ( V_7 -> V_19 == 0 || V_7 -> V_19 == 4 ) {\r\nif ( ( V_10 & 4 ) == 0 )\r\nF_4 ( & V_7 -> V_7 , L_14 ) ;\r\n} else if ( ! ( V_10 & 4 ) ) {\r\nif ( V_17 )\r\nF_4 ( & V_7 -> V_7 , L_15 ) ;\r\nV_7 -> V_19 = 0 ;\r\n} else if ( V_4 -> V_22 ) {\r\nif ( V_17 )\r\nF_4 ( & V_7 -> V_7 , L_16 ,\r\nV_18 [ V_7 -> V_19 ] , V_4 -> V_28 ) ;\r\n} else {\r\nif ( V_17 )\r\nF_4 ( & V_7 -> V_7 , L_17 ) ;\r\nV_7 -> V_19 = 3 ;\r\nV_4 -> V_28 = 0x838E0000 | ( V_4 -> V_28 & 0x20ff ) ;\r\nF_9 ( 0x0003FF7F , V_8 + V_16 ) ;\r\nF_9 ( 0x0301 , V_8 + V_11 ) ;\r\nF_11 ( V_4 ) ;\r\n}\r\n}
