{"vcs1":{"timestamp_begin":1680123332.168988715, "rt":0.29, "ut":0.10, "st":0.06}}
{"vcselab":{"timestamp_begin":1680123332.474644485, "rt":0.25, "ut":0.11, "st":0.04}}
{"link":{"timestamp_begin":1680123332.741503082, "rt":0.13, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680123332.040603168}
{"VCS_COMP_START_TIME": 1680123332.040603168}
{"VCS_COMP_END_TIME": 1680123332.894002711}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv 02_tb.sv 01_sender.sv"}
{"vcs1": {"peak_mem": 337628}}
{"stitch_vcselab": {"peak_mem": 238984}}
