Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 23 17:49:33 2019
| Host         : DESKTOP-GPB4UIK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reg_v4_timing_summary_routed.rpt -pb reg_v4_timing_summary_routed.pb -rpx reg_v4_timing_summary_routed.rpx -warn_on_violation
| Design       : reg_v4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ck_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.425        0.000                      0                   33        0.292        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.425        0.000                      0                   33        0.292        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.890ns (19.648%)  route 3.640ns (80.352%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          2.343     9.550    count[31]_i_3_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.674 r  count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.674    count[15]
    SLICE_X62Y24         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    ck_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.031    15.099    count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.890ns (20.335%)  route 3.487ns (79.665%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          2.190     9.397    count[31]_i_3_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.521 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.521    count[8]
    SLICE_X62Y22         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    ck_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.029    15.100    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.890ns (20.625%)  route 3.425ns (79.375%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          2.128     9.335    count[31]_i_3_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.459 r  ck_div_i_1/O
                         net (fo=1, routed)           0.000     9.459    ck_div_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  ck_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    ck_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  ck_div_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.029    15.097    ck_div_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.808%)  route 3.191ns (78.192%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          1.894     9.101    count[31]_i_3_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.225 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.225    count[3]
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    ck_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.079    15.151    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.890ns (22.174%)  route 3.124ns (77.826%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          1.827     9.034    count[31]_i_3_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.158 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.158    count[4]
    SLICE_X62Y21         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    ck_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)        0.029    15.102    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.890ns (22.634%)  route 3.042ns (77.366%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          1.745     8.952    count[31]_i_3_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.076 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.076    count[1]
    SLICE_X60Y21         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    ck_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.077    15.149    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.890ns (22.646%)  route 3.040ns (77.354%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          1.743     8.950    count[31]_i_3_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.074 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.074    count[2]
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    ck_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.081    15.153    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.890ns (22.744%)  route 3.023ns (77.256%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.144    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  count_reg[29]/Q
                         net (fo=2, routed)           0.870     6.532    count_reg_n_0_[29]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  count[31]_i_8/O
                         net (fo=1, routed)           0.427     7.083    count[31]_i_8_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.207 r  count[31]_i_3/O
                         net (fo=32, routed)          1.726     8.933    count[31]_i_3_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.057 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.057    count[7]
    SLICE_X60Y22         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    ck_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)        0.079    15.149    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.890ns (22.959%)  route 2.986ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    ck_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  count_reg[5]/Q
                         net (fo=2, routed)           0.819     6.478    count_reg_n_0_[5]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.602 r  count[31]_i_9/O
                         net (fo=1, routed)           0.427     7.030    count[31]_i_9_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.154 r  count[31]_i_4/O
                         net (fo=32, routed)          1.740     8.894    count[31]_i_4_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I2_O)        0.124     9.018 r  count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.018    count[31]
    SLICE_X60Y28         FDRE                                         r  count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[31]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.079    15.151    count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.171ns (56.619%)  route 1.663ns (43.381%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.617     5.138    ck_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  count_reg[14]/Q
                         net (fo=2, routed)           0.855     6.512    count_reg_n_0_[14]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.186 r  count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.195    count_reg[16]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    count_reg[20]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.423    count_reg[24]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.537 r  count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.537    count_reg[28]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.871 r  count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.799     8.670    data0[30]
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.303     8.973 r  count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.973    count[30]
    SLICE_X60Y28         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    ck_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  count_reg[30]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)        0.081    15.153    count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ck_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    ck_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  ck_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ck_div_reg/Q
                         net (fo=13, routed)          0.197     1.803    ck_div_reg_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  ck_div_i_1/O
                         net (fo=1, routed)           0.000     1.848    ck_div_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  ck_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    ck_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  ck_div_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.091     1.556    ck_div_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    ck_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  count_reg[0]/Q
                         net (fo=3, routed)           0.237     1.846    count_reg_n_0_[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    count[0]
    SLICE_X62Y21         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    ck_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.092     1.560    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.231ns (49.481%)  route 0.236ns (50.519%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    ck_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  count_reg[18]/Q
                         net (fo=2, routed)           0.107     1.712    count_reg_n_0_[18]
    SLICE_X60Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  count[31]_i_2/O
                         net (fo=32, routed)          0.129     1.886    count[31]_i_2_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.931    count[23]
    SLICE_X59Y26         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    ck_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.092     1.570    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.488%)  route 0.249ns (49.512%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  count_reg[25]/Q
                         net (fo=2, routed)           0.124     1.755    count_reg_n_0_[25]
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.800 r  count[31]_i_3/O
                         net (fo=32, routed)          0.125     1.925    count[31]_i_3_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.970 r  count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.970    count[27]
    SLICE_X60Y27         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.121     1.588    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.007%)  route 0.332ns (58.993%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    ck_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  count_reg[18]/Q
                         net (fo=2, routed)           0.107     1.712    count_reg_n_0_[18]
    SLICE_X60Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  count[31]_i_2/O
                         net (fo=32, routed)          0.225     1.982    count[31]_i_2_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.045     2.027 r  count[26]_i_1/O
                         net (fo=1, routed)           0.000     2.027    count[26]
    SLICE_X60Y27         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    ck_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  count_reg[26]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.121     1.601    count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.254ns (44.782%)  route 0.313ns (55.218%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  count_reg[2]/Q
                         net (fo=2, routed)           0.178     1.809    count_reg_n_0_[2]
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  count[31]_i_4/O
                         net (fo=32, routed)          0.135     1.989    count[31]_i_4_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.034 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.034    count[3]
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.979    ck_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.121     1.588    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.254ns (43.487%)  route 0.330ns (56.513%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    ck_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  count_reg[25]/Q
                         net (fo=2, routed)           0.124     1.755    count_reg_n_0_[25]
    SLICE_X60Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.800 r  count[31]_i_3/O
                         net (fo=32, routed)          0.206     2.006    count[31]_i_3_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.051 r  count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.051    count[28]
    SLICE_X60Y26         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    ck_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  count_reg[28]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.121     1.599    count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.254ns (43.589%)  route 0.329ns (56.411%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    ck_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  count_reg[11]/Q
                         net (fo=2, routed)           0.193     1.823    count_reg_n_0_[11]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.868 r  count[31]_i_5/O
                         net (fo=32, routed)          0.135     2.003    count[31]_i_5_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.048 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.048    count[9]
    SLICE_X60Y23         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    ck_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.121     1.586    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.430%)  route 0.370ns (61.570%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    ck_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  count_reg[18]/Q
                         net (fo=2, routed)           0.107     1.712    count_reg_n_0_[18]
    SLICE_X60Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  count[31]_i_2/O
                         net (fo=32, routed)          0.263     2.020    count[31]_i_2_n_0
    SLICE_X60Y25         LUT5 (Prop_lut5_I0_O)        0.045     2.065 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.065    count[19]
    SLICE_X60Y25         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.848     1.975    ck_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.121     1.598    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    ck_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  count_reg[11]/Q
                         net (fo=2, routed)           0.060     1.689    count_reg_n_0_[11]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.800 r  count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.966    data0[11]
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.108     2.074 r  count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.074    count[11]
    SLICE_X60Y23         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    ck_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.121     1.586    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   ck_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   ck_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   ck_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   count_reg[15]/C



