-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GAT_compute_one_graph_compute_all_scores is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
    scores_source_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    scores_source_V_ce0 : OUT STD_LOGIC;
    scores_source_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    scores_target_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    scores_target_V_ce0 : OUT STD_LOGIC;
    scores_target_V_q0 : IN STD_LOGIC_VECTOR (27 downto 0);
    all_scores_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    all_scores_V_ce1 : OUT STD_LOGIC;
    all_scores_V_we1 : OUT STD_LOGIC;
    all_scores_V_d1 : OUT STD_LOGIC_VECTOR (27 downto 0) );
end;


architecture behav of GAT_compute_one_graph_compute_all_scores is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv66_0 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv66_1 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv10_64 : STD_LOGIC_VECTOR (9 downto 0) := "0001100100";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv9_64 : STD_LOGIC_VECTOR (8 downto 0) := "001100100";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv16_64 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100100";
    constant ap_const_lv45_CCCC : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000001100110011001100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln91_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bound_fu_155_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_590 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_161_p3 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_reg_595 : STD_LOGIC_VECTOR (65 downto 0);
    signal icmp_ln93_1_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_1_reg_600 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_610_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_610_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln91_fu_224_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln91_reg_614 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln91_reg_614_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln91_reg_614_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln92_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_619 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_619_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_619_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_1_fu_235_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln91_1_reg_628 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln91_1_reg_628_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln91_4_fu_326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_4_reg_638 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln92_fu_343_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln92_reg_643 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln92_reg_643_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_101_fu_359_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_101_reg_648 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln712_fu_385_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln712_reg_653 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln95_fu_451_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln95_reg_668 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln95_reg_668_pp0_iter6_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln95_reg_668_pp0_iter7_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal icmp_ln1548_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1548_reg_673 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1548_reg_673_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1548_reg_673_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_534_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_1_reg_683 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_1_reg_683_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter4_stage0 : STD_LOGIC;
    signal select_ln92_2_cast_fu_428_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln712_fu_433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln98_1_fu_483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n2_fu_82 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln93_fu_391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal n1_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln92_3_fu_373_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_90 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln92_4_fu_249_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal nh_fu_94 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten22_fu_98 : STD_LOGIC_VECTOR (65 downto 0);
    signal add_ln91_1_fu_215_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal bound_fu_155_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cast_fu_151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_155_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln92_1_fu_243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_fu_286_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln98_fu_305_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln98_fu_305_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln98_fu_305_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_fu_278_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln93_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_295_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln92_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln92_fu_332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_fu_315_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_100_fu_355_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_99_fu_351_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln91_2_fu_319_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln98_fu_381_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln91_1_fu_410_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln91_1_fu_410_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln91_1_fu_410_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_525_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln91_3_fu_416_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln92_2_fu_422_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln712_fu_441_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln92_fu_437_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal temp_V_fu_445_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_18_fu_463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_V_fu_471_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal select_ln96_fu_487_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal lhs_fu_493_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal grp_fu_543_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal zext_ln1245_fu_501_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln712_fu_505_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_fu_508_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal grp_fu_525_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_525_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_525_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_534_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_534_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_534_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_525_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_534_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln91_1_fu_410_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln98_fu_305_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component GAT_compute_one_graph_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_3ns_8ns_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_3ns_8ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component GAT_compute_one_graph_mac_muladd_3ns_7ns_9ns_9_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component GAT_compute_one_graph_ama_addmuladd_10ns_16ns_7ns_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_64_1_1_U5800 : component GAT_compute_one_graph_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => bound_fu_155_p0,
        din1 => bound_fu_155_p1,
        dout => bound_fu_155_p2);

    mul_3ns_8ns_10_1_1_U5801 : component GAT_compute_one_graph_mul_3ns_8ns_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        dout_WIDTH => 10)
    port map (
        din0 => mul_ln98_fu_305_p0,
        din1 => mul_ln98_fu_305_p1,
        dout => mul_ln98_fu_305_p2);

    mul_3ns_8ns_9_1_1_U5802 : component GAT_compute_one_graph_mul_3ns_8ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 8,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln91_1_fu_410_p0,
        din1 => mul_ln91_1_fu_410_p1,
        dout => mul_ln91_1_fu_410_p2);

    mac_muladd_3ns_7ns_9ns_9_4_1_U5803 : component GAT_compute_one_graph_mac_muladd_3ns_7ns_9ns_9_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 3,
        din1_WIDTH => 7,
        din2_WIDTH => 9,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_525_p0,
        din1 => grp_fu_525_p1,
        din2 => grp_fu_525_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_525_p3);

    ama_addmuladd_10ns_16ns_7ns_16ns_16_4_1_U5804 : component GAT_compute_one_graph_ama_addmuladd_10ns_16ns_7ns_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        din2_WIDTH => 7,
        din3_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_534_p0,
        din1 => grp_fu_534_p1,
        din2 => grp_fu_534_p2,
        din3 => select_ln92_reg_643_pp0_iter4_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_534_p4);

    mul_mul_28s_16ns_45_4_1_U5805 : component GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 28,
        din1_WIDTH => 16,
        dout_WIDTH => 45)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => min_V_fu_471_p3,
        din1 => grp_fu_543_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_543_p2);

    flow_control_loop_pipe_sequential_init_U : component GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten22_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten22_fu_98 <= ap_const_lv66_0;
                elsif (((icmp_ln91_fu_210_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten22_fu_98 <= add_ln91_1_fu_215_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_90 <= ap_const_lv64_0;
                elsif (((icmp_ln91_fu_210_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_90 <= select_ln92_4_fu_249_p3;
                end if;
            end if; 
        end if;
    end process;

    n1_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    n1_fu_86 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln91_reg_610_pp0_iter2_reg = ap_const_lv1_0))) then 
                    n1_fu_86 <= select_ln92_3_fu_373_p3;
                end if;
            end if; 
        end if;
    end process;

    n2_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    n2_fu_82 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln91_reg_610_pp0_iter2_reg = ap_const_lv1_0))) then 
                    n2_fu_82 <= add_ln93_fu_391_p2;
                end if;
            end if; 
        end if;
    end process;

    nh_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    nh_fu_94 <= ap_const_lv3_0;
                elsif (((icmp_ln91_fu_210_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    nh_fu_94 <= select_ln91_1_fu_235_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln91_reg_610_pp0_iter2_reg = ap_const_lv1_0))) then
                add_ln712_reg_653 <= add_ln712_fu_385_p2;
                empty_101_reg_648 <= empty_101_fu_359_p2;
                select_ln91_4_reg_638 <= select_ln91_4_fu_326_p3;
                select_ln92_reg_643 <= select_ln92_fu_343_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_fu_210_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln91_reg_614 <= add_ln91_fu_224_p2;
                icmp_ln92_reg_619 <= icmp_ln92_fu_230_p2;
                select_ln91_1_reg_628 <= select_ln91_1_fu_235_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln91_reg_614_pp0_iter2_reg <= add_ln91_reg_614;
                add_ln91_reg_614_pp0_iter3_reg <= add_ln91_reg_614_pp0_iter2_reg;
                add_ln95_reg_668 <= add_ln95_fu_451_p2;
                add_ln95_reg_668_pp0_iter6_reg <= add_ln95_reg_668;
                add_ln95_reg_668_pp0_iter7_reg <= add_ln95_reg_668_pp0_iter6_reg;
                add_ln98_1_reg_683_pp0_iter7_reg <= add_ln98_1_reg_683;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                icmp_ln1548_reg_673 <= icmp_ln1548_fu_457_p2;
                icmp_ln1548_reg_673_pp0_iter6_reg <= icmp_ln1548_reg_673;
                icmp_ln1548_reg_673_pp0_iter7_reg <= icmp_ln1548_reg_673_pp0_iter6_reg;
                icmp_ln91_reg_610_pp0_iter2_reg <= icmp_ln91_reg_610;
                icmp_ln91_reg_610_pp0_iter3_reg <= icmp_ln91_reg_610_pp0_iter2_reg;
                icmp_ln92_reg_619_pp0_iter2_reg <= icmp_ln92_reg_619;
                icmp_ln92_reg_619_pp0_iter3_reg <= icmp_ln92_reg_619_pp0_iter2_reg;
                select_ln91_1_reg_628_pp0_iter2_reg <= select_ln91_1_reg_628;
                select_ln92_reg_643_pp0_iter4_reg <= select_ln92_reg_643;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                add_ln98_1_reg_683 <= grp_fu_534_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                bound_reg_590 <= bound_fu_155_p2;
                icmp_ln91_reg_610 <= icmp_ln91_fu_210_p2;
                icmp_ln93_1_reg_600 <= icmp_ln93_1_fu_169_p2;
                    tmp_reg_595(65 downto 2) <= tmp_fu_161_p3(65 downto 2);
            end if;
        end if;
    end process;
    tmp_reg_595(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln712_fu_385_p2 <= std_logic_vector(unsigned(trunc_ln91_fu_315_p1) + unsigned(trunc_ln98_fu_381_p1));
    add_ln91_1_fu_215_p2 <= std_logic_vector(unsigned(indvar_flatten22_fu_98) + unsigned(ap_const_lv66_1));
    add_ln91_fu_224_p2 <= std_logic_vector(unsigned(nh_fu_94) + unsigned(ap_const_lv3_1));
    add_ln92_1_fu_243_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_90) + unsigned(ap_const_lv64_1));
    add_ln92_fu_332_p2 <= std_logic_vector(unsigned(select_ln91_fu_295_p3) + unsigned(ap_const_lv32_1));
    add_ln93_fu_391_p2 <= std_logic_vector(unsigned(select_ln92_fu_343_p3) + unsigned(ap_const_lv16_1));
    add_ln95_fu_451_p2 <= std_logic_vector(unsigned(trunc_ln712_fu_441_p1) + unsigned(trunc_ln92_fu_437_p1));
    all_scores_V_address1 <= zext_ln98_1_fu_483_p1(16 - 1 downto 0);

    all_scores_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            all_scores_V_ce1 <= ap_const_logic_1;
        else 
            all_scores_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    all_scores_V_d1 <= ret_V_fu_508_p2(45 downto 18);

    all_scores_V_we1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            all_scores_V_we1 <= ap_const_logic_1;
        else 
            all_scores_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln91_fu_210_p2)
    begin
        if (((icmp_ln91_fu_210_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone, icmp_ln91_reg_610_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln91_reg_610_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_155_p0 <= cast_fu_151_p1(32 - 1 downto 0);
    bound_fu_155_p1 <= cast_fu_151_p1(32 - 1 downto 0);
    cast_fu_151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_of_nodes),64));
    empty_100_fu_355_p1 <= add_ln92_fu_332_p2(9 - 1 downto 0);
    empty_101_fu_359_p2 <= std_logic_vector(unsigned(trunc_ln91_fu_315_p1) + unsigned(empty_100_fu_355_p1));
    empty_99_fu_351_p1 <= add_ln92_fu_332_p2(16 - 1 downto 0);
    empty_fu_278_p1 <= n1_fu_86(16 - 1 downto 0);
    grp_fu_525_p0 <= grp_fu_525_p00(3 - 1 downto 0);
    grp_fu_525_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nh_fu_94),9));
    grp_fu_525_p1 <= ap_const_lv9_64(7 - 1 downto 0);
    grp_fu_525_p2 <= n1_fu_86(9 - 1 downto 0);
    grp_fu_534_p0 <= grp_fu_534_p00(10 - 1 downto 0);
    grp_fu_534_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln98_fu_305_p2),16));
    grp_fu_534_p1 <= 
        empty_99_fu_351_p1 when (select_ln91_4_fu_326_p3(0) = '1') else 
        select_ln91_2_fu_319_p3;
    grp_fu_534_p2 <= ap_const_lv16_64(7 - 1 downto 0);
    grp_fu_543_p1 <= ap_const_lv45_CCCC(16 - 1 downto 0);
    icmp_ln1548_fu_457_p2 <= "1" when (signed(temp_V_fu_445_p2) > signed(ap_const_lv28_0)) else "0";
    icmp_ln91_fu_210_p2 <= "1" when (indvar_flatten22_fu_98 = tmp_reg_595) else "0";
    icmp_ln92_fu_230_p2 <= "1" when (indvar_flatten_fu_90 = bound_reg_590) else "0";
    icmp_ln93_1_fu_169_p2 <= "1" when (num_of_nodes = ap_const_lv32_0) else "0";
    icmp_ln93_fu_290_p2 <= "1" when (zext_ln93_fu_286_p1 = num_of_nodes) else "0";
    lhs_fu_493_p3 <= (select_ln96_fu_487_p3 & ap_const_lv18_0);
    min_V_fu_471_p3 <= 
        temp_V_fu_445_p2 when (tmp_18_fu_463_p3(0) = '1') else 
        ap_const_lv28_0;
    mul_ln91_1_fu_410_p0 <= mul_ln91_1_fu_410_p00(3 - 1 downto 0);
    mul_ln91_1_fu_410_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln91_reg_614_pp0_iter3_reg),9));
    mul_ln91_1_fu_410_p1 <= ap_const_lv9_64(8 - 1 downto 0);
    mul_ln98_fu_305_p0 <= mul_ln98_fu_305_p00(3 - 1 downto 0);
    mul_ln98_fu_305_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln91_1_reg_628_pp0_iter2_reg),10));
    mul_ln98_fu_305_p1 <= ap_const_lv10_64(8 - 1 downto 0);
    or_ln92_fu_338_p2 <= (select_ln91_4_fu_326_p3 or icmp_ln92_reg_619_pp0_iter2_reg);
    ret_V_fu_508_p2 <= std_logic_vector(unsigned(zext_ln1245_fu_501_p1) + unsigned(sext_ln712_fu_505_p1));
    scores_source_V_address0 <= select_ln92_2_cast_fu_428_p1(9 - 1 downto 0);

    scores_source_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            scores_source_V_ce0 <= ap_const_logic_1;
        else 
            scores_source_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    scores_target_V_address0 <= zext_ln712_fu_433_p1(9 - 1 downto 0);

    scores_target_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            scores_target_V_ce0 <= ap_const_logic_1;
        else 
            scores_target_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln91_1_fu_235_p3 <= 
        add_ln91_fu_224_p2 when (icmp_ln92_fu_230_p2(0) = '1') else 
        nh_fu_94;
    select_ln91_2_fu_319_p3 <= 
        ap_const_lv16_0 when (icmp_ln92_reg_619_pp0_iter2_reg(0) = '1') else 
        empty_fu_278_p1;
    select_ln91_3_fu_416_p3 <= 
        mul_ln91_1_fu_410_p2 when (icmp_ln92_reg_619_pp0_iter3_reg(0) = '1') else 
        grp_fu_525_p3;
    select_ln91_4_fu_326_p3 <= 
        icmp_ln93_1_reg_600 when (icmp_ln92_reg_619_pp0_iter2_reg(0) = '1') else 
        icmp_ln93_fu_290_p2;
    select_ln91_fu_295_p3 <= 
        ap_const_lv32_0 when (icmp_ln92_reg_619_pp0_iter2_reg(0) = '1') else 
        n1_fu_86;
    select_ln92_2_cast_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln92_2_fu_422_p3),64));
    select_ln92_2_fu_422_p3 <= 
        empty_101_reg_648 when (select_ln91_4_reg_638(0) = '1') else 
        select_ln91_3_fu_416_p3;
    select_ln92_3_fu_373_p3 <= 
        add_ln92_fu_332_p2 when (select_ln91_4_fu_326_p3(0) = '1') else 
        select_ln91_fu_295_p3;
    select_ln92_4_fu_249_p3 <= 
        ap_const_lv64_1 when (icmp_ln92_fu_230_p2(0) = '1') else 
        add_ln92_1_fu_243_p2;
    select_ln92_fu_343_p3 <= 
        ap_const_lv16_0 when (or_ln92_fu_338_p2(0) = '1') else 
        n2_fu_82;
    select_ln96_fu_487_p3 <= 
        add_ln95_reg_668_pp0_iter7_reg when (icmp_ln1548_reg_673_pp0_iter7_reg(0) = '1') else 
        ap_const_lv27_0;
        sext_ln712_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_543_p2),46));

    temp_V_fu_445_p2 <= std_logic_vector(unsigned(scores_target_V_q0) + unsigned(scores_source_V_q0));
    tmp_18_fu_463_p3 <= temp_V_fu_445_p2(27 downto 27);
    tmp_fu_161_p3 <= (bound_fu_155_p2 & ap_const_lv2_0);
    trunc_ln712_fu_441_p1 <= scores_target_V_q0(27 - 1 downto 0);
    trunc_ln91_fu_315_p1 <= mul_ln98_fu_305_p2(9 - 1 downto 0);
    trunc_ln92_fu_437_p1 <= scores_source_V_q0(27 - 1 downto 0);
    trunc_ln98_fu_381_p1 <= select_ln92_fu_343_p3(9 - 1 downto 0);
    zext_ln1245_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_fu_493_p3),46));
    zext_ln712_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln712_reg_653),64));
    zext_ln93_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n2_fu_82),32));
    zext_ln98_1_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln98_1_reg_683_pp0_iter7_reg),64));
end behav;
