

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'
================================================================
* Date:           Fri Nov 22 00:26:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.597 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_729_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxTop = alloca i32 1"   --->   Operation 7 'alloca' 'boxTop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxLeft = alloca i32 1"   --->   Operation 8 'alloca' 'boxLeft' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 10 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crossHairX_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_1"   --->   Operation 11 'read' 'crossHairX_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%boxColorG_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_1"   --->   Operation 12 'read' 'boxColorG_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp101_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp101_i"   --->   Operation 13 'read' 'cmp101_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1869_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1869_1"   --->   Operation 14 'read' 'zext_ln1869_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 15 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 16 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1869_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1869"   --->   Operation 17 'read' 'zext_ln1869_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 18 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxSize_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_1"   --->   Operation 19 'read' 'boxSize_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ovrlayId_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_load"   --->   Operation 20 'read' 'ovrlayId_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 21 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 22 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 23 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 24 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixOut_val_V_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_7"   --->   Operation 25 'read' 'pixOut_val_V_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixOut_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V"   --->   Operation 26 'read' 'pixOut_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixOut_val_V_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_9"   --->   Operation 27 'read' 'pixOut_val_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 28 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 29 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 30 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1869_1_cast = zext i9 %zext_ln1869_1_read"   --->   Operation 31 'zext' 'zext_ln1869_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1869_cast = zext i8 %zext_ln1869_read"   --->   Operation 32 'zext' 'zext_ln1869_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxLeft"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxTop"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxTop_load = load i16 %boxTop" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 40 'load' 'boxTop_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%boxLeft_load = load i16 %boxLeft" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 41 'load' 'boxLeft_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln729 = trunc i16 %x_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 42 'trunc' 'trunc_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.53ns)   --->   "%icmp_ln729 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 43 'icmp' 'icmp_ln729' <Predicate = true> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.13ns)   --->   "%x_2 = add i16 %x_1, i16 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 44 'add' 'x_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln729 = br i1 %icmp_ln729, void %for.body6.split, void %for.inc17.loopexit.exitStub" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 45 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1839)   --->   "%or_ln1839 = or i16 %x_1, i16 %y_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 46 'or' 'or_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.53ns) (out node of the LUT)   --->   "%icmp_ln1839 = icmp_eq  i16 %or_ln1839, i16 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 47 'icmp' 'icmp_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1839 = br i1 %icmp_ln1839, void %if.end64.i, void %if.then.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 48 'br' 'br_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842]   --->   Operation 49 'load' 'hDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1842 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842]   --->   Operation 50 'br' 'br_ln1842' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.53ns)   --->   "%icmp_ln1844 = icmp_ugt  i16 %boxLeft_load, i16 %hMax_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844]   --->   Operation 51 'icmp' 'icmp_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln1844 = br i1 %icmp_ln1844, void %if.end22.i, void %if.then16.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844]   --->   Operation 52 'br' 'br_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln1845 = store i1 1, i1 %hDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 53 'store' 'store_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln1845 = br void %if.end22.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 54 'br' 'br_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (2.53ns)   --->   "%icmp_ln1849 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxLeft_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 55 'icmp' 'icmp_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln1849 = br i1 %icmp_ln1849, void %if.end22.i, void %if.then20.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 56 'br' 'br_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1850 = store i1 0, i1 %hDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 57 'store' 'store_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln1850 = br void %if.end22.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 58 'br' 'br_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_65 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 59 'phi' 'empty_65' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 60 'load' 'vDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1854 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 61 'br' 'br_ln1854' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.53ns)   --->   "%icmp_ln1856 = icmp_ugt  i16 %boxTop_load, i16 %vMax_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 62 'icmp' 'icmp_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln1856 = br i1 %icmp_ln1856, void %if.end38.i, void %if.then29.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 63 'br' 'br_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln1857 = store i1 1, i1 %vDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857]   --->   Operation 64 'store' 'store_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln1857 = br void %if.end38.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857]   --->   Operation 65 'br' 'br_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (2.53ns)   --->   "%icmp_ln1861 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxTop_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861]   --->   Operation 66 'icmp' 'icmp_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln1861 = br i1 %icmp_ln1861, void %if.end38.i, void %if.then36.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861]   --->   Operation 67 'br' 'br_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln1862 = store i1 0, i1 %vDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862]   --->   Operation 68 'store' 'store_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln1862 = br void %if.end38.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862]   --->   Operation 69 'br' 'br_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1870)   --->   "%empty_64 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 70 'phi' 'empty_64' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.13ns)   --->   "%sub_ln1869 = sub i16 %boxLeft_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 71 'sub' 'sub_ln1869' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.13ns)   --->   "%add_ln1867 = add i16 %boxLeft_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 72 'add' 'add_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln1866 = select i1 %empty_65, i16 %sub_ln1869, i16 %add_ln1867" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1866]   --->   Operation 73 'select' 'select_ln1866' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %select_ln1866, i16 %boxHCoord" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 74 'store' 'store_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.13ns)   --->   "%sub_ln1873 = sub i16 %boxTop_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1873]   --->   Operation 75 'sub' 'sub_ln1873' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.13ns)   --->   "%add_ln1871 = add i16 %boxTop_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 76 'add' 'add_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1870 = select i1 %empty_64, i16 %sub_ln1873, i16 %add_ln1871" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1870]   --->   Operation 77 'select' 'select_ln1870' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %select_ln1870, i16 %boxVCoord" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 78 'store' 'store_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln1877 = store i16 %select_ln1866, i16 %boxLeft" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 79 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln1877 = store i16 %select_ln1870, i16 %boxTop" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 80 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1877 = br void %if.end64.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 81 'br' 'br_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.53ns)   --->   "%icmp_ln1918 = icmp_eq  i16 %x_1, i16 %crossHairX_1_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 82 'icmp' 'icmp_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln1918 = or i1 %cmp2_i_read, i1 %icmp_ln1918" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 83 'or' 'or_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.95ns)   --->   "%switch_ln1929 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 84 'switch' 'switch_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918)> <Delay = 1.95>
ST_2 : Operation 85 [1/1] (0.99ns)   --->   "%select_ln1930 = select i1 %trunc_ln729, i2 2, i2 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 85 'select' 'select_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln1930 = br void %cond.end.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 86 'br' 'br_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%phi_ln1930 = phi i2 %select_ln1930, void %cond.false15.i, i2 1, void %if.then.i203" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 87 'phi' 'phi_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1930 = zext i2 %phi_ln1930" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 88 'zext' 'zext_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1930" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 89 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.33ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 90 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 2.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln729 = store i16 %x_2, i16 %x" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 91 'store' 'store_ln729' <Predicate = (!icmp_ln729)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.59>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln732 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:732]   --->   Operation 92 'specpipeline' 'specpipeline_ln732' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln718 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:718]   --->   Operation 93 'specloopname' 'specloopname_ln718' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.57ns)   --->   "%bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 94 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln729)> <Delay = 3.57> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%pixIn_val_V = trunc i24 %bckgndYUV_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 95 'trunc' 'pixIn_val_V' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pixIn_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 96 'partselect' 'pixIn_val_V_5' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%pixIn_val_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 97 'partselect' 'pixIn_val_V_6' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.95ns)   --->   "%switch_ln735 = switch i8 %ovrlayId_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:735]   --->   Operation 98 'switch' 'switch_ln735' <Predicate = (!icmp_ln729)> <Delay = 1.95>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%boxTop_1 = load i16 %boxTop" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 99 'load' 'boxTop_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxLeft_1 = load i16 %boxLeft" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 100 'load' 'boxLeft_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.13ns)   --->   "%boxRight = add i16 %boxSize_1_read, i16 %boxLeft_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1881]   --->   Operation 101 'add' 'boxRight' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.13ns)   --->   "%boxBottom = add i16 %boxSize_1_read, i16 %boxTop_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1883]   --->   Operation 102 'add' 'boxBottom' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.53ns)   --->   "%icmp_ln1887 = icmp_ult  i16 %y_read, i16 %boxTop_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 103 'icmp' 'icmp_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1887 = xor i1 %icmp_ln1887, i1 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 104 'xor' 'xor_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.53ns)   --->   "%icmp_ln1887_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 105 'icmp' 'icmp_ln1887_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.53ns)   --->   "%icmp_ln1892 = icmp_ult  i16 %x_1, i16 %boxLeft_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 106 'icmp' 'icmp_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1892 = xor i1 %icmp_ln1892, i1 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 107 'xor' 'xor_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.53ns)   --->   "%icmp_ln1892_1 = icmp_ult  i16 %x_1, i16 %boxRight" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 108 'icmp' 'icmp_ln1892_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_1 = and i1 %icmp_ln1887_1, i1 %xor_ln1887" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 109 'and' 'and_ln1897_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_2 = and i1 %icmp_ln1892_1, i1 %xor_ln1892" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 110 'and' 'and_ln1897_2' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1897 = and i1 %and_ln1897_2, i1 %and_ln1897_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 111 'and' 'and_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.95ns)   --->   "%br_ln1897 = br i1 %and_ln1897, void %sw.epilog_ifconv, void %if.then97.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 112 'br' 'br_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 1.95>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_8)   --->   "%and_ln1902 = and i1 %cmp101_i_read, i1 %trunc_ln729" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 113 'and' 'and_ln1902' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_val_V_8 = select i1 %and_ln1902, i8 %pixOut_val_V_9_read, i8 %boxColorG_1_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 114 'select' 'pixOut_val_V_8' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.95ns)   --->   "%br_ln1906 = br void %sw.epilog_ifconv" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906]   --->   Operation 115 'br' 'br_ln1906' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 1.95>
ST_3 : Operation 116 [1/1] (1.95ns)   --->   "%br_ln1918 = br i1 %or_ln1918, void %sw.epilog_ifconv, void %if.then.i203" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 116 'br' 'br_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 1.95>
ST_3 : Operation 117 [1/2] (2.33ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 117 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 2.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 118 [1/1] (1.95ns)   --->   "%br_ln1929 = br void %sw.epilog_ifconv" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 118 'br' 'br_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 1.95>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %boxLeft_load, i16 %boxHCoord_loc_1_out" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 131 'store' 'store_ln1867' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %boxTop_load, i16 %boxVCoord_loc_1_out" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 132 'store' 'store_ln1871' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln729)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%pix_val_V_4 = phi i8 %pixOut_val_V_9_read, void %if.then97.i, i8 %pixOut_val_V_read, void %cond.end.i, i8 %pixIn_val_V_6, void %for.body6.split, i8 %pixIn_val_V_6, void %if.end64.i, i8 %pixIn_val_V_6, void %sw.bb10, i8 %pixOut_val_V_read, void %if.then.i203"   --->   Operation 119 'phi' 'pix_val_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%pix_val_V_3 = phi i8 %pixOut_val_V_8, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_val_V_5, void %for.body6.split, i8 %pixIn_val_V_5, void %if.end64.i, i8 %pixIn_val_V_5, void %sw.bb10, i8 240, void %if.then.i203"   --->   Operation 120 'phi' 'pix_val_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%pix_val_V = phi i8 %pixOut_val_V_7_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn_val_V, void %for.body6.split, i8 %pixIn_val_V, void %if.end64.i, i8 %pixIn_val_V, void %sw.bb10, i8 240, void %if.then.i203"   --->   Operation 121 'phi' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_16)   --->   "%pixOut_val_V_13 = select i1 %and4_i_read, i8 0, i8 %pix_val_V" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1944]   --->   Operation 122 'select' 'pixOut_val_V_13' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_15)   --->   "%pixOut_val_V_14 = select i1 %and26_i_read, i8 0, i8 %pix_val_V_4" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1948]   --->   Operation 123 'select' 'pixOut_val_V_14' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_val_V_15 = select i1 %tobool_read, i8 %pix_val_V_4, i8 %pixOut_val_V_14" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 124 'select' 'pixOut_val_V_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_val_V_16 = select i1 %tobool_read, i8 %pix_val_V, i8 %pixOut_val_V_13" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 125 'select' 'pixOut_val_V_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1946 = select i1 %and10_i_read, i8 0, i8 %pix_val_V_3" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1946]   --->   Operation 126 'select' 'select_ln1946' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.24ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i8 %pix_val_V_3, i8 %select_ln1946" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 127 'select' 'empty' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %pixOut_val_V_15, i8 %empty, i8 %pixOut_val_V_16" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 128 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.57ns)   --->   "%write_ln763 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 129 'write' 'write_ln763' <Predicate = true> <Delay = 3.57> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln729 = br void %for.body6" [/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 130 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 3.24ns.

 <State 1>: 1.58ns
The critical path consists of the following:
	'alloca' operation ('boxLeft') [34]  (0 ns)
	'store' operation ('store_ln0') of variable 'boxHCoord_loc_0_read' on local variable 'boxLeft' [61]  (1.58 ns)

 <State 2>: 6.39ns
The critical path consists of the following:
	'load' operation ('boxLeft_load', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867) on local variable 'boxLeft' [68]  (0 ns)
	'icmp' operation ('icmp_ln1844', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844) [89]  (2.53 ns)
	multiplexor before 'phi' operation ('empty_65') [101]  (1.58 ns)
	'phi' operation ('empty_65') [101]  (0 ns)
	'select' operation ('select_ln1866', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1866) [120]  (0.692 ns)
	'store' operation ('store_ln1877', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877) of variable 'select_ln1866', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1866 on local variable 'boxLeft' [126]  (1.58 ns)

 <State 3>: 7.6ns
The critical path consists of the following:
	'load' operation ('boxTop', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887) on local variable 'boxTop' [130]  (0 ns)
	'add' operation ('boxBottom', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1883) [133]  (2.14 ns)
	'icmp' operation ('icmp_ln1887_1', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887) [136]  (2.53 ns)
	'and' operation ('and_ln1897_1', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897) [140]  (0 ns)
	'and' operation ('and_ln1897', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897) [142]  (0.978 ns)
	multiplexor before 'phi' operation ('pixIn.val.V') with incoming values : ('pixOut_val_V_read') ('pixOut_val_V_9_read') ('pixIn.val.V', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733) [164]  (1.95 ns)

 <State 4>: 4.81ns
The critical path consists of the following:
	'phi' operation ('pixIn.val.V') with incoming values : ('pixOut_val_V_read') ('pixOut_val_V_9_read') ('pixIn.val.V', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733) [164]  (0 ns)
	'select' operation ('pixOut.val.V', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733) [169]  (1.24 ns)
	fifo write operation ('write_ln763', /home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763) on port 'ovrlayYUV' (/home/sean/Downloads/git/ECE385_FP/VID_OE4/VID_OE4.runs/vid_oe4_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763) [174]  (3.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
