{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589194820352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589194820353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 14:00:19 2020 " "Processing started: Mon May 11 14:00:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589194820353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589194820353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_cycle_CPU -c multi_cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_cycle_CPU -c multi_cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589194820353 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1589194821646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_cycle_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file multi_cycle_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.v 1 1 " "Found 1 design units, including 1 entities, in source file alp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALP " "Found entity 1: ALP" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multi_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi_cycle_CPU " "Found entity 1: multi_cycle_CPU" {  } { { "multi_cycle_CPU.bdf" "" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_instr_memory " "Found entity 1: data_instr_memory" {  } { { "data_instr_memory.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/data_instr_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_wen.v 1 1 " "Found 1 design units, including 1 entities, in source file register_wen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_wen " "Found entity 1: register_wen" {  } { { "register_wen.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/register_wen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1 " "Found entity 1: MUX4to1" {  } { { "MUX4to1.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/MUX4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTEND " "Found entity 1: EXTEND" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerres.v 1 1 " "Found 1 design units, including 1 entities, in source file registerres.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerRes " "Found entity 1: registerRes" {  } { { "registerRes.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/registerRes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_cycle_cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_cycle_cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_cycle_CPU_tb " "Found entity 1: multi_cycle_CPU_tb" {  } { { "multi_cycle_CPU_tb.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE multicycle_controller.v(9) " "Verilog HDL Declaration information at multicycle_controller.v(9): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1589194821919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_controller " "Found entity 1: multicycle_controller" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194821921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589194821921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUFLAGS multi_cycle_CPU_tb.v(12) " "Verilog HDL Implicit Net warning at multi_cycle_CPU_tb.v(12): created implicit net for \"ALUFLAGS\"" {  } { { "multi_cycle_CPU_tb.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589194821921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi_cycle_CPU " "Elaborating entity \"multi_cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589194822030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP ALP:alp " "Elaborating entity \"ALP\" for hierarchy \"ALP:alp\"" {  } { { "multi_cycle_CPU.bdf" "alp" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 96 1176 1328 240 "alp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822038 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALP.v(48) " "Verilog HDL warning at ALP.v(48): converting signed shift amount to unsigned" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 48 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1589194822044 "|ALP"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALP.v(51) " "Verilog HDL warning at ALP.v(51): converting signed shift amount to unsigned" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 51 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1589194822044 "|ALP"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALP.v(54) " "Verilog HDL warning at ALP.v(54): converting signed shift amount to unsigned" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 54 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1589194822044 "|ALP"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALP.v(12) " "Verilog HDL Case Statement warning at ALP.v(12): incomplete case statement has no default case item" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1589194822045 "|ALP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F ALP.v(10) " "Verilog HDL Always Construct warning at ALP.v(10): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1589194822045 "|ALP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_out ALP.v(10) " "Verilog HDL Always Construct warning at ALP.v(10): inferring latch(es) for variable \"C_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1589194822045 "|ALP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF ALP.v(10) " "Verilog HDL Always Construct warning at ALP.v(10): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1589194822045 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF ALP.v(10) " "Inferred latch for \"OVF\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822045 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_out ALP.v(10) " "Inferred latch for \"C_out\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822045 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ALP.v(10) " "Inferred latch for \"F\[0\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ALP.v(10) " "Inferred latch for \"F\[1\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ALP.v(10) " "Inferred latch for \"F\[2\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ALP.v(10) " "Inferred latch for \"F\[3\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] ALP.v(10) " "Inferred latch for \"F\[4\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] ALP.v(10) " "Inferred latch for \"F\[5\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] ALP.v(10) " "Inferred latch for \"F\[6\]\" at ALP.v(10)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ALP.v(91) " "Inferred latch for \"N\" at ALP.v(91)" {  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822046 "|ALP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 MUX2to1:inst14 " "Elaborating entity \"MUX2to1\" for hierarchy \"MUX2to1:inst14\"" {  } { { "multi_cycle_CPU.bdf" "inst14" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { -112 992 1232 0 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicycle_controller multicycle_controller:inst1 " "Elaborating entity \"multicycle_controller\" for hierarchy \"multicycle_controller:inst1\"" {  } { { "multi_cycle_CPU.bdf" "inst1" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { -464 -1584 -1376 -224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822059 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_controller.v(125) " "Verilog HDL Always Construct warning at multicycle_controller.v(125): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822064 "|multicycle_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_controller.v(129) " "Verilog HDL Always Construct warning at multicycle_controller.v(129): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822064 "|multicycle_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func multicycle_controller.v(129) " "Verilog HDL Always Construct warning at multicycle_controller.v(129): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822064 "|multicycle_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_controller.v(133) " "Verilog HDL Always Construct warning at multicycle_controller.v(133): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822064 "|multicycle_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func multicycle_controller.v(133) " "Verilog HDL Always Construct warning at multicycle_controller.v(133): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822065 "|multicycle_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op multicycle_controller.v(137) " "Verilog HDL Always Construct warning at multicycle_controller.v(137): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822065 "|multicycle_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "func multicycle_controller.v(144) " "Verilog HDL Always Construct warning at multicycle_controller.v(144): variable \"func\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1589194822065 "|multicycle_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "multicycle_controller.v(118) " "Verilog HDL Case Statement warning at multicycle_controller.v(118): incomplete case statement has no default case item" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1589194822065 "|multicycle_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate multicycle_controller.v(116) " "Verilog HDL Always Construct warning at multicycle_controller.v(116): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1589194822065 "|multicycle_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] multicycle_controller.v(116) " "Inferred latch for \"nextstate\[0\]\" at multicycle_controller.v(116)" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822065 "|multicycle_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] multicycle_controller.v(116) " "Inferred latch for \"nextstate\[1\]\" at multicycle_controller.v(116)" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822066 "|multicycle_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] multicycle_controller.v(116) " "Inferred latch for \"nextstate\[2\]\" at multicycle_controller.v(116)" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822066 "|multicycle_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[3\] multicycle_controller.v(116) " "Inferred latch for \"nextstate\[3\]\" at multicycle_controller.v(116)" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822066 "|multicycle_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_wen register_wen:INSTR_REG " "Elaborating entity \"register_wen\" for hierarchy \"register_wen:INSTR_REG\"" {  } { { "multi_cycle_CPU.bdf" "INSTR_REG" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { -32 -328 -104 80 "INSTR_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_instr_memory data_instr_memory:inst7 " "Elaborating entity \"data_instr_memory\" for hierarchy \"data_instr_memory:inst7\"" {  } { { "multi_cycle_CPU.bdf" "inst7" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 136 -632 -448 248 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_wen register_wen:PC " "Elaborating entity \"register_wen\" for hierarchy \"register_wen:PC\"" {  } { { "multi_cycle_CPU.bdf" "PC" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 168 -1336 -1112 280 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4to1 MUX4to1:inst11 " "Elaborating entity \"MUX4to1\" for hierarchy \"MUX4to1:inst11\"" {  } { { "multi_cycle_CPU.bdf" "inst11" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 256 1672 1912 400 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerRes registerRes:inst19 " "Elaborating entity \"registerRes\" for hierarchy \"registerRes:inst19\"" {  } { { "multi_cycle_CPU.bdf" "inst19" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 128 1432 1656 240 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst20 " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst20\"" {  } { { "multi_cycle_CPU.bdf" "inst20" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 136 448 656 312 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8to1.v 1 1 " "Using design file mux8to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8to1 " "Found entity 1: MUX8to1" {  } { { "mux8to1.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194822190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589194822190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8to1 register_file:inst20\|MUX8to1:mux1 " "Elaborating entity \"MUX8to1\" for hierarchy \"register_file:inst20\|MUX8to1:mux1\"" {  } { { "register_file.v" "mux1" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/register_file.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3_8.v 1 1 " "Using design file decoder3_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "decoder3_8.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/decoder3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589194822255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1589194822255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER3_8 register_file:inst20\|DECODER3_8:dec " "Elaborating entity \"DECODER3_8\" for hierarchy \"register_file:inst20\|DECODER3_8:dec\"" {  } { { "register_file.v" "dec" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/register_file.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 MUX2to1:inst9 " "Elaborating entity \"MUX2to1\" for hierarchy \"MUX2to1:inst9\"" {  } { { "multi_cycle_CPU.bdf" "inst9" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { -88 88 328 24 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTEND EXTEND:inst26 " "Elaborating entity \"EXTEND\" for hierarchy \"EXTEND:inst26\"" {  } { { "multi_cycle_CPU.bdf" "inst26" { Schematic "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multi_cycle_CPU.bdf" { { 488 320 544 568 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589194822279 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EXTEND.v(17) " "Verilog HDL Case Statement warning at EXTEND.v(17): incomplete case statement has no default case item" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1589194822282 "|EXTEND"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ext EXTEND.v(14) " "Verilog HDL Always Construct warning at EXTEND.v(14): inferring latch(es) for variable \"ext\", which holds its previous value in one or more paths through the always construct" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[0\] EXTEND.v(14) " "Inferred latch for \"ext\[0\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[1\] EXTEND.v(14) " "Inferred latch for \"ext\[1\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[2\] EXTEND.v(14) " "Inferred latch for \"ext\[2\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[3\] EXTEND.v(14) " "Inferred latch for \"ext\[3\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[4\] EXTEND.v(14) " "Inferred latch for \"ext\[4\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[5\] EXTEND.v(14) " "Inferred latch for \"ext\[5\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822283 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[6\] EXTEND.v(14) " "Inferred latch for \"ext\[6\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822284 "|EXTEND"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext\[7\] EXTEND.v(14) " "Inferred latch for \"ext\[7\]\" at EXTEND.v(14)" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589194822284 "|EXTEND"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXTEND:inst26\|ext\[0\] " "LATCH primitive \"EXTEND:inst26\|ext\[0\]\" is permanently enabled" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1589194823739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXTEND:inst26\|ext\[1\] " "LATCH primitive \"EXTEND:inst26\|ext\[1\]\" is permanently enabled" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1589194823739 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXTEND:inst26\|ext\[2\] " "LATCH primitive \"EXTEND:inst26\|ext\[2\]\" is permanently enabled" {  } { { "EXTEND.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/EXTEND.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1589194823739 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1589194827920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|C_out " "Latch ALP:alp\|C_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[1\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827963 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|OVF " "Latch ALP:alp\|OVF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[1\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[1\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827963 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[3\] " "Latch ALP:alp\|F\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827963 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[0\] " "Latch ALP:alp\|F\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827964 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[1\] " "Latch ALP:alp\|F\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827964 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[2\] " "Latch ALP:alp\|F\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827964 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[4\] " "Latch ALP:alp\|F\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827965 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[5\] " "Latch ALP:alp\|F\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827965 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|F\[6\] " "Latch ALP:alp\|F\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUControl\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827966 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:alp\|N_593 " "Latch ALP:alp\|N_593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|ALUSrcA " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|ALUSrcA" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827966 ""}  } { { "ALP.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/ALP.v" 91 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle_controller:inst1\|nextstate\[3\] " "Latch multicycle_controller:inst1\|nextstate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|state\[0\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827966 ""}  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle_controller:inst1\|nextstate\[2\] " "Latch multicycle_controller:inst1\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|state\[0\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827967 ""}  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle_controller:inst1\|nextstate\[1\] " "Latch multicycle_controller:inst1\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|state\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827967 ""}  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multicycle_controller:inst1\|nextstate\[0\] " "Latch multicycle_controller:inst1\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multicycle_controller:inst1\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal multicycle_controller:inst1\|state\[3\]" {  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1589194827967 ""}  } { { "multicycle_controller.v" "" { Text "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/multicycle_controller.v" 116 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1589194827967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1589194832130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/output_files/multi_cycle_CPU.map.smsg " "Generated suppressed messages file C:/Users/ahmet/Desktop/COMPUTER_ARCHITECTURE/LAB_5_MULTICYCLE/output_files/multi_cycle_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1589194840153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1589194840993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589194840993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1443 " "Implemented 1443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1589194841716 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1589194841716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1425 " "Implemented 1425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1589194841716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1589194841716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589194841943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 14:00:41 2020 " "Processing ended: Mon May 11 14:00:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589194841943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589194841943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589194841943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589194841943 ""}
