// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module clefia_ClefiaF0Xor_125 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        src_address0,
        src_ce0,
        src_q0,
        rk_address0,
        rk_ce0,
        rk_q0,
        rk_offset
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [7:0] dst_d0;
output  [3:0] src_address0;
output   src_ce0;
input  [7:0] src_q0;
output  [7:0] rk_address0;
output   rk_ce0;
input  [7:0] rk_q0;
input  [6:0] rk_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] dst_address0;
reg dst_ce0;
reg dst_we0;
reg[7:0] dst_d0;
reg[3:0] src_address0;
reg src_ce0;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] clefia_s0_address0;
reg    clefia_s0_ce0;
wire   [7:0] clefia_s0_q0;
reg   [7:0] clefia_s1_address0;
reg    clefia_s1_ce0;
wire   [7:0] clefia_s1_q0;
reg   [7:0] x_2_reg_293;
wire    ap_CS_fsm_state2;
reg   [7:0] x_3_reg_298;
reg   [7:0] z_reg_313;
wire    ap_CS_fsm_state3;
reg   [7:0] z_28_reg_319;
wire    ap_CS_fsm_state4;
wire   [7:0] y_0_fu_213_p2;
reg   [7:0] y_0_reg_335;
wire    ap_CS_fsm_state5;
wire   [7:0] y_1_fu_237_p2;
reg   [7:0] y_1_reg_340;
wire   [7:0] y_2_fu_262_p2;
reg   [7:0] y_2_reg_345;
wire   [7:0] y_3_fu_281_p2;
reg   [7:0] y_3_reg_350;
wire    grp_ByteXor_11152_fu_78_ap_start;
wire    grp_ByteXor_11152_fu_78_ap_done;
wire    grp_ByteXor_11152_fu_78_ap_idle;
wire    grp_ByteXor_11152_fu_78_ap_ready;
wire   [3:0] grp_ByteXor_11152_fu_78_a_address0;
wire    grp_ByteXor_11152_fu_78_a_ce0;
wire   [7:0] grp_ByteXor_11152_fu_78_b_address0;
wire    grp_ByteXor_11152_fu_78_b_ce0;
wire   [7:0] grp_ByteXor_11152_fu_78_ap_return_0;
wire   [7:0] grp_ByteXor_11152_fu_78_ap_return_1;
wire   [7:0] grp_ByteXor_11152_fu_78_ap_return_2;
wire   [7:0] grp_ByteXor_11152_fu_78_ap_return_3;
wire    grp_ByteCpy_fu_90_ap_start;
wire    grp_ByteCpy_fu_90_ap_done;
wire    grp_ByteCpy_fu_90_ap_idle;
wire    grp_ByteCpy_fu_90_ap_ready;
wire   [3:0] grp_ByteCpy_fu_90_dst_address0;
wire    grp_ByteCpy_fu_90_dst_ce0;
wire    grp_ByteCpy_fu_90_dst_we0;
wire   [7:0] grp_ByteCpy_fu_90_dst_d0;
wire   [3:0] grp_ByteCpy_fu_90_src_address0;
wire    grp_ByteCpy_fu_90_src_ce0;
wire    tmp_ClefiaMul2_fu_100_ap_ready;
wire   [7:0] tmp_ClefiaMul2_fu_100_ap_return;
wire    tmp_s_ClefiaMul2_fu_105_ap_ready;
wire   [7:0] tmp_s_ClefiaMul2_fu_105_ap_return;
wire    tmp_11_ClefiaMul2_fu_111_ap_ready;
wire   [7:0] tmp_11_ClefiaMul2_fu_111_ap_return;
wire    tmp_12_ClefiaMul2_fu_117_ap_ready;
wire   [7:0] tmp_12_ClefiaMul2_fu_117_ap_return;
wire    tmp_13_ClefiaMul2_fu_123_ap_ready;
wire   [7:0] tmp_13_ClefiaMul2_fu_123_ap_return;
wire    tmp_14_ClefiaMul2_fu_129_ap_ready;
wire   [7:0] tmp_14_ClefiaMul2_fu_129_ap_return;
wire    tmp_15_ClefiaMul2_fu_134_ap_ready;
wire   [7:0] tmp_15_ClefiaMul2_fu_134_ap_return;
wire    tmp_16_ClefiaMul2_fu_140_ap_ready;
wire   [7:0] tmp_16_ClefiaMul2_fu_140_ap_return;
wire    grp_ByteXor_143_fu_146_ap_start;
wire    grp_ByteXor_143_fu_146_ap_done;
wire    grp_ByteXor_143_fu_146_ap_idle;
wire    grp_ByteXor_143_fu_146_ap_ready;
wire   [3:0] grp_ByteXor_143_fu_146_dst_address0;
wire    grp_ByteXor_143_fu_146_dst_ce0;
wire    grp_ByteXor_143_fu_146_dst_we0;
wire   [7:0] grp_ByteXor_143_fu_146_dst_d0;
wire   [3:0] grp_ByteXor_143_fu_146_a_address0;
wire    grp_ByteXor_143_fu_146_a_ce0;
reg    grp_ByteXor_11152_fu_78_ap_start_reg;
reg    grp_ByteCpy_fu_90_ap_start_reg;
reg    grp_ByteXor_143_fu_146_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln150_fu_178_p1;
wire   [63:0] zext_ln151_fu_183_p1;
wire   [63:0] zext_ln152_fu_188_p1;
wire   [63:0] zext_ln153_fu_192_p1;
wire   [7:0] xor_ln155_11_fu_201_p2;
wire   [7:0] xor_ln155_12_fu_207_p2;
wire   [7:0] xor_ln155_fu_196_p2;
wire   [7:0] xor_ln156_11_fu_225_p2;
wire   [7:0] xor_ln156_12_fu_231_p2;
wire   [7:0] xor_ln156_fu_220_p2;
wire   [7:0] xor_ln157_11_fu_250_p2;
wire   [7:0] xor_ln157_12_fu_256_p2;
wire   [7:0] xor_ln157_fu_244_p2;
wire   [7:0] xor_ln158_8_fu_275_p2;
wire   [7:0] xor_ln158_fu_269_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_ByteXor_11152_fu_78_ap_start_reg = 1'b0;
#0 grp_ByteCpy_fu_90_ap_start_reg = 1'b0;
#0 grp_ByteXor_143_fu_146_ap_start_reg = 1'b0;
end

clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
clefia_s0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(clefia_s0_address0),
    .ce0(clefia_s0_ce0),
    .q0(clefia_s0_q0)
);

clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
clefia_s1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(clefia_s1_address0),
    .ce0(clefia_s1_ce0),
    .q0(clefia_s1_q0)
);

clefia_ByteXor_11152 grp_ByteXor_11152_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ByteXor_11152_fu_78_ap_start),
    .ap_done(grp_ByteXor_11152_fu_78_ap_done),
    .ap_idle(grp_ByteXor_11152_fu_78_ap_idle),
    .ap_ready(grp_ByteXor_11152_fu_78_ap_ready),
    .a_address0(grp_ByteXor_11152_fu_78_a_address0),
    .a_ce0(grp_ByteXor_11152_fu_78_a_ce0),
    .a_q0(src_q0),
    .a_offset(4'd0),
    .b_address0(grp_ByteXor_11152_fu_78_b_address0),
    .b_ce0(grp_ByteXor_11152_fu_78_b_ce0),
    .b_q0(rk_q0),
    .b_offset(rk_offset),
    .ap_return_0(grp_ByteXor_11152_fu_78_ap_return_0),
    .ap_return_1(grp_ByteXor_11152_fu_78_ap_return_1),
    .ap_return_2(grp_ByteXor_11152_fu_78_ap_return_2),
    .ap_return_3(grp_ByteXor_11152_fu_78_ap_return_3)
);

clefia_ByteCpy grp_ByteCpy_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ByteCpy_fu_90_ap_start),
    .ap_done(grp_ByteCpy_fu_90_ap_done),
    .ap_idle(grp_ByteCpy_fu_90_ap_idle),
    .ap_ready(grp_ByteCpy_fu_90_ap_ready),
    .dst_address0(grp_ByteCpy_fu_90_dst_address0),
    .dst_ce0(grp_ByteCpy_fu_90_dst_ce0),
    .dst_we0(grp_ByteCpy_fu_90_dst_we0),
    .dst_d0(grp_ByteCpy_fu_90_dst_d0),
    .src_address0(grp_ByteCpy_fu_90_src_address0),
    .src_ce0(grp_ByteCpy_fu_90_src_ce0),
    .src_q0(src_q0),
    .bytelen_offset(5'd4)
);

clefia_ClefiaMul2 tmp_ClefiaMul2_fu_100(
    .ap_ready(tmp_ClefiaMul2_fu_100_ap_ready),
    .x(z_28_reg_319),
    .ap_return(tmp_ClefiaMul2_fu_100_ap_return)
);

clefia_ClefiaMul2 tmp_s_ClefiaMul2_fu_105(
    .ap_ready(tmp_s_ClefiaMul2_fu_105_ap_ready),
    .x(clefia_s0_q0),
    .ap_return(tmp_s_ClefiaMul2_fu_105_ap_return)
);

clefia_ClefiaMul2 tmp_11_ClefiaMul2_fu_111(
    .ap_ready(tmp_11_ClefiaMul2_fu_111_ap_ready),
    .x(tmp_s_ClefiaMul2_fu_105_ap_return),
    .ap_return(tmp_11_ClefiaMul2_fu_111_ap_return)
);

clefia_ClefiaMul2 tmp_12_ClefiaMul2_fu_117(
    .ap_ready(tmp_12_ClefiaMul2_fu_117_ap_ready),
    .x(clefia_s1_q0),
    .ap_return(tmp_12_ClefiaMul2_fu_117_ap_return)
);

clefia_ClefiaMul2 tmp_13_ClefiaMul2_fu_123(
    .ap_ready(tmp_13_ClefiaMul2_fu_123_ap_ready),
    .x(tmp_12_ClefiaMul2_fu_117_ap_return),
    .ap_return(tmp_13_ClefiaMul2_fu_123_ap_return)
);

clefia_ClefiaMul2 tmp_14_ClefiaMul2_fu_129(
    .ap_ready(tmp_14_ClefiaMul2_fu_129_ap_ready),
    .x(z_reg_313),
    .ap_return(tmp_14_ClefiaMul2_fu_129_ap_return)
);

clefia_ClefiaMul2 tmp_15_ClefiaMul2_fu_134(
    .ap_ready(tmp_15_ClefiaMul2_fu_134_ap_ready),
    .x(tmp_14_ClefiaMul2_fu_129_ap_return),
    .ap_return(tmp_15_ClefiaMul2_fu_134_ap_return)
);

clefia_ClefiaMul2 tmp_16_ClefiaMul2_fu_140(
    .ap_ready(tmp_16_ClefiaMul2_fu_140_ap_ready),
    .x(tmp_ClefiaMul2_fu_100_ap_return),
    .ap_return(tmp_16_ClefiaMul2_fu_140_ap_return)
);

clefia_ByteXor_143 grp_ByteXor_143_fu_146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ByteXor_143_fu_146_ap_start),
    .ap_done(grp_ByteXor_143_fu_146_ap_done),
    .ap_idle(grp_ByteXor_143_fu_146_ap_idle),
    .ap_ready(grp_ByteXor_143_fu_146_ap_ready),
    .dst_address0(grp_ByteXor_143_fu_146_dst_address0),
    .dst_ce0(grp_ByteXor_143_fu_146_dst_ce0),
    .dst_we0(grp_ByteXor_143_fu_146_dst_we0),
    .dst_d0(grp_ByteXor_143_fu_146_dst_d0),
    .dst_offset(4'd4),
    .a_address0(grp_ByteXor_143_fu_146_a_address0),
    .a_ce0(grp_ByteXor_143_fu_146_a_ce0),
    .a_q0(src_q0),
    .a_offset(4'd4),
    .p_read(y_0_reg_335),
    .p_read1(y_1_reg_340),
    .p_read2(y_2_reg_345),
    .p_read3(y_3_reg_350)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ByteCpy_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ByteCpy_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_ByteCpy_fu_90_ap_ready == 1'b1)) begin
            grp_ByteCpy_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ByteXor_11152_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_ByteXor_11152_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_ByteXor_11152_fu_78_ap_ready == 1'b1)) begin
            grp_ByteXor_11152_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ByteXor_143_fu_146_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_ByteXor_143_fu_146_ap_start_reg <= 1'b1;
        end else if ((grp_ByteXor_143_fu_146_ap_ready == 1'b1)) begin
            grp_ByteXor_143_fu_146_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_2_reg_293 <= grp_ByteXor_11152_fu_78_ap_return_2;
        x_3_reg_298 <= grp_ByteXor_11152_fu_78_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        y_0_reg_335 <= y_0_fu_213_p2;
        y_1_reg_340 <= y_1_fu_237_p2;
        y_2_reg_345 <= y_2_fu_262_p2;
        y_3_reg_350 <= y_3_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        z_28_reg_319 <= clefia_s1_q0;
        z_reg_313 <= clefia_s0_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ByteXor_11152_fu_78_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_ByteCpy_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_ByteXor_143_fu_146_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state6) & (grp_ByteXor_143_fu_146_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_ByteXor_143_fu_146_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        clefia_s0_address0 = zext_ln152_fu_188_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        clefia_s0_address0 = zext_ln150_fu_178_p1;
    end else begin
        clefia_s0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_ByteCpy_fu_90_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_ByteXor_11152_fu_78_ap_done == 1'b1)))) begin
        clefia_s0_ce0 = 1'b1;
    end else begin
        clefia_s0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        clefia_s1_address0 = zext_ln153_fu_192_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        clefia_s1_address0 = zext_ln151_fu_183_p1;
    end else begin
        clefia_s1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_ByteCpy_fu_90_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_ByteXor_11152_fu_78_ap_done == 1'b1)))) begin
        clefia_s1_ce0 = 1'b1;
    end else begin
        clefia_s1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dst_address0 = grp_ByteXor_143_fu_146_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dst_address0 = grp_ByteCpy_fu_90_dst_address0;
    end else begin
        dst_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dst_ce0 = grp_ByteXor_143_fu_146_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dst_ce0 = grp_ByteCpy_fu_90_dst_ce0;
    end else begin
        dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dst_d0 = grp_ByteXor_143_fu_146_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dst_d0 = grp_ByteCpy_fu_90_dst_d0;
    end else begin
        dst_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dst_we0 = grp_ByteXor_143_fu_146_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dst_we0 = grp_ByteCpy_fu_90_dst_we0;
    end else begin
        dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        src_address0 = grp_ByteXor_143_fu_146_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        src_address0 = grp_ByteCpy_fu_90_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        src_address0 = grp_ByteXor_11152_fu_78_a_address0;
    end else begin
        src_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        src_ce0 = grp_ByteXor_143_fu_146_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        src_ce0 = grp_ByteCpy_fu_90_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        src_ce0 = grp_ByteXor_11152_fu_78_a_ce0;
    end else begin
        src_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_ByteXor_11152_fu_78_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_ByteCpy_fu_90_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_ByteXor_143_fu_146_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_ByteCpy_fu_90_ap_start = grp_ByteCpy_fu_90_ap_start_reg;

assign grp_ByteXor_11152_fu_78_ap_start = grp_ByteXor_11152_fu_78_ap_start_reg;

assign grp_ByteXor_143_fu_146_ap_start = grp_ByteXor_143_fu_146_ap_start_reg;

assign rk_address0 = grp_ByteXor_11152_fu_78_b_address0;

assign rk_ce0 = grp_ByteXor_11152_fu_78_b_ce0;

assign xor_ln155_11_fu_201_p2 = (tmp_13_ClefiaMul2_fu_123_ap_return ^ tmp_12_ClefiaMul2_fu_117_ap_return);

assign xor_ln155_12_fu_207_p2 = (xor_ln155_11_fu_201_p2 ^ tmp_11_ClefiaMul2_fu_111_ap_return);

assign xor_ln155_fu_196_p2 = (z_reg_313 ^ tmp_ClefiaMul2_fu_100_ap_return);

assign xor_ln156_11_fu_225_p2 = (tmp_14_ClefiaMul2_fu_129_ap_return ^ tmp_13_ClefiaMul2_fu_123_ap_return);

assign xor_ln156_12_fu_231_p2 = (xor_ln156_11_fu_225_p2 ^ tmp_11_ClefiaMul2_fu_111_ap_return);

assign xor_ln156_fu_220_p2 = (z_28_reg_319 ^ tmp_s_ClefiaMul2_fu_105_ap_return);

assign xor_ln157_11_fu_250_p2 = (tmp_16_ClefiaMul2_fu_140_ap_return ^ tmp_15_ClefiaMul2_fu_134_ap_return);

assign xor_ln157_12_fu_256_p2 = (xor_ln157_11_fu_250_p2 ^ tmp_12_ClefiaMul2_fu_117_ap_return);

assign xor_ln157_fu_244_p2 = (tmp_ClefiaMul2_fu_100_ap_return ^ clefia_s0_q0);

assign xor_ln158_8_fu_275_p2 = (xor_ln157_11_fu_250_p2 ^ tmp_14_ClefiaMul2_fu_129_ap_return);

assign xor_ln158_fu_269_p2 = (tmp_s_ClefiaMul2_fu_105_ap_return ^ clefia_s1_q0);

assign y_0_fu_213_p2 = (xor_ln155_fu_196_p2 ^ xor_ln155_12_fu_207_p2);

assign y_1_fu_237_p2 = (xor_ln156_fu_220_p2 ^ xor_ln156_12_fu_231_p2);

assign y_2_fu_262_p2 = (xor_ln157_fu_244_p2 ^ xor_ln157_12_fu_256_p2);

assign y_3_fu_281_p2 = (xor_ln158_fu_269_p2 ^ xor_ln158_8_fu_275_p2);

assign zext_ln150_fu_178_p1 = grp_ByteXor_11152_fu_78_ap_return_0;

assign zext_ln151_fu_183_p1 = grp_ByteXor_11152_fu_78_ap_return_1;

assign zext_ln152_fu_188_p1 = x_2_reg_293;

assign zext_ln153_fu_192_p1 = x_3_reg_298;

endmodule //clefia_ClefiaF0Xor_125
