# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TP_Codec_audio_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {TP_Codec_audio_7_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:58 on May 06,2024
# vcom -reportprogress 300 -93 -work work TP_Codec_audio_7_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Compteur26bit
# -- Compiling architecture structure of Compteur26bit
# End time: 11:08:58 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.compteur26bit
# vsim work.compteur26bit 
# Start time: 11:09:01 on May 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.compteur26bit(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 11759 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position end  sim:/compteur26bit/ck_50
force -freeze sim:/compteur26bit/ck_50 1 0, 0 {10000 ps} -r 20ns
wave create -driver freeze -pattern counter -startvalue 0 -endvalue 1 -type Range -direction Up -period 1us -step 1 -repeat forever -starttime 0us -endtime 1000us sim:/compteur26bit/enable
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position end  sim:/compteur26bit/count
run
# End time: 11:26:46 on May 06,2024, Elapsed time: 0:17:45
# Errors: 0, Warnings: 1
