<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Stratix® 10 SX SoC FPGA</title>

    <link rel="stylesheet" href="/css/dk_Intel_stratix_10_SX_SoC_FPGA_overview.css">
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 
<!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series.html">Intel® Stratix® Series FPGA and SoC FPGA</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html">Intel® Stratix® 10 FPGA and SoC FPGA
                    </a></li>
                    <li><p class="mb-0">Intel® Stratix® 10 SX SoC FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
<!-- --------------------------------------------------------------------- -->
    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12">
                        <h1>Intel® Stratix® 10 SX SoC FPGA</h1>
                        <div class="mv_intel_data_respomsive_image">
                            <img class="mb-3" src="/img/darshit_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 SoC FPGA combines a quad-core ARM* Cortex*–A53 MPCore* hard processor system with the revolutionary Intel® Hyperflex™ FPGA Architecture to deliver the embedded performance, power efficiency, density, and system integration necessary for embedded applications.</p>
                        <p><a class="b_special_a" href="">Read the Intel® Stratix® 10 SoC FPGA product table ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/darshit_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/inte" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <section>
        <div class="">
            <div class="container">
                <h2 style="text-align: center; font-weight: 300; padding: 1rem 0rem 1.5rem;">Performance and Efficiency with HPS based on ARM* Cortex* -A53</h2>
            </div>
        </div>
    </section>

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div style="text-align: center;" class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Benefits</h1>
                </div>
                <div class="row justify-content-center">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Enabling Designers to Do More with HPS While Balancing Power Efficiency</h4>
                        <p class="mb-0">With an embedded hard processor system (HPS) based on a quad-core 64-bit Arm* Cortex* -A53, the Intel® Stratix® 10 SoC devices deliver power-efficient, application-class processing and allow designers to extend hardware virtualization into the FPGA fabric.</p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Achieve High Levels of System Integration</h4>
                        <p class="mb-2">Intel® Stratix® 10 SoC FPGA empowers the USR in the ARM* ecosystem. ARM's next-generation 64-bit architecture (ARMv8) enables hardware virtualization, system management and monitoring capabilities, and acceleration pre-processing. The ARM* Cortex-A53* processor supports 32-bit execution mode and board support packages for popular operating systems, including Linux*, Wind River’s VxWorks*, Micrium’s uC/OS-II* and uC/OS-III*, and more.</p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Achieve High Designer Productivity with Optimized FPGA and SoC FPGA Software</h4>
                        <p class="mb-2">Optimized for multi-million logic elements (LE), the Virtual Platform streamlines design iterations, fostering early software development. C-based design with Intel® FPGA SDK for OpenCL™ offers an easy-to-implement environment on SoC FPGA. The Intel® SoC FPGA Embedded Development Suite (EDS) enables debugging, profiling, and whole-chip visualization with the ARM* Development Studio 5* (DS-5*) FPGA Edition Toolkit.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------Applications------------------------------------ -->
    <section>
        <div style="background-color:#00285A; padding: 2.5rem 0rem; color: #fff;">
            <div class="container">
                <h2 style="color:#fff; text-align: center; font-weight: 300; margin-bottom: 1.5rem;">Applications</h2>
                <div class="row" style="justify-content: center; row-gap: 1rem;">
                    <div class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-200146306.jpeg.rendition.intel.web.416.234.jpg" alt="">
                        <h4 style="font-weight: 300;">Data Center Acceleration</h4>
                        <p>The Intel® Stratix® 10 SX SoC FPGA accelerates data centers by integrating FPGA fabric with ARM processors. This allows for versatile applications, including real-time processing, protocol handling, AI (Artificial Intelligence) inference, security, and customized I/O interfaces. It combines FPGA's parallel processing with embedded processors for tasks like edge analytics, networking, and optimized data management, making it a key component for diverse workloads in data centers.</p>
                    </div>
                    <div class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-482654054_1920-1080.avif" alt="">
                        <h4 style="font-weight: 300;">Industrial Automation</h4>
                        <p>The Intel® Stratix® 10 SX SoC FPGA enhances industrial automation with real-time control, protocol handling, signal processing, motor control, safety features, vision processing, high-speed I/O, protocol conversion, cybersecurity, and fault detection, enabling intelligent, responsive systems while ensuring compatibility and efficient data processing.</p>
                    </div>
                    <div class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/workstation-vs-desktop-a1216517-recropped.jpg.rendition.intel.web.416.234.jpg" alt="">
                        <h4 style="font-weight: 300;">Image and Video Processing</h4>
                        <p>The FPGA fabric can support tasks like image enhancement, compression, decompression, and object recognition in applications like medical imaging, video processing, and computer vision. At the same time, the ARM cores handle higher-level processing.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!------------------------------------------------------------------------------ -->

    <!---------------------------------  Key Features   ------------------------------->
        <section>
            <div style="padding: 2.5rem 0rem; background-color: #f7f7f7;">
                <div class="container">
                    <h2 style="text-align: center; font-weight: 300; margin-bottom: 1.5rem;">Key Features</h2>
                    <div class="row" style="justify-content: center; row-gap: 1rem;">
                        <div class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Hard Processor System (HPS)</a></h4>
                            <p>At the heart of the HPS is a highly efficient quad-core ARM* Cortex*-A53 processor cluster, and this processor is optimized for ultra-high performance per watt, which reduces power consumption. The HPS includes a System Memory Management Unit, Cache Coherency Unit, a hard memory controller, and a rich feature set of embedded peripherals.</p>
                        </div>
                        <div class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Digital Signal Processing (DSP)</a></h4>
                            <p>With Intel® Stratix® 10 devices, DSP designs can achieve up to 8.6 Tera floating point operations per second (TFLOPS) of IEEE 754 single-precision floating-point operations.</p>
                        </div>
                        <div class="col-md-4 col-sm-6">
                            <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Secure Device Manager (SDM)</a></h4>
                            SDM controls key operations, such as configuration, device security, single event upset (SEU) responses, and power management. It creates a unified, secure management system for the entire device, including the FPGA fabric, hard processor system (HPS) in SoCs, embedded hard IP blocks, and I/O blocks.
                        </div>
                    </div>
                </div>
            </div>
        </section>
    <!------------------------------------------------------------------------------->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel® Stratix® 10 SX FPGA device overview</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel® Stratix® 10 SX FPGA datasheet</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-solid fa-share-nodes"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel FPGA community</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
     <!------------------------- Additional Resources --------------------------->
     <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>