---
title: ç‰¹åˆ¥ç·¨ ç¬¬6ç« ã€€SystemDK with AITL è«–æ–‡å…¬é–‹ï¼ˆFinal Chapterï¼‰
---

---

# ğŸ“• ç‰¹åˆ¥ç·¨ ç¬¬6ç« ï¼šSystemDK with AITL è«–æ–‡å…¬é–‹ *(Final Chapter)*  
**Special Chapter 6: Research Paper on SystemDK with AITL *(Final Chapter)***

> âš ï¸ æœ¬ç« ã¯ **å€‹äººç ”ç©¶ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ** ã«åŸºã¥ãã¾ã¨ã‚ã§ã™ã€‚  
> ç¾è¡Œå®Ÿè£…ã¯ **PIDï¼‹FSM** ãŒä¸­å¿ƒã§ã‚ã‚Šã€**LLMçµ±åˆã¯AITL Nextï¼ˆå°†æ¥æ‹¡å¼µï¼‰** ã¨ã—ã¦ä½ç½®ã¥ã‘ã¦ã„ã¾ã™ã€‚  
> å°†æ¥ã€è¨ˆç®—æ€§èƒ½å‘ä¸Šã¨ãƒ¢ãƒ‡ãƒ«è»½é‡åŒ–ã«ã‚ˆã£ã¦ LLM ãŒãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥ã™ã‚‹ã‚·ãƒŠãƒªã‚ªã‚’æã„ã¦ã„ã¾ã™ã€‚  
>
> âš ï¸ *This chapter is based on an **individual research project**.  
> The current implementation focuses on **PID + FSM**, while **LLM integration is positioned as AITL Next (future extension)**.  
> It assumes that with improved computational performance and model lightweighting, LLM will join the real-time control layer in the future.*

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter6_research/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/f_chapter6_research) |

---

## 1. ğŸ“ ã¯ã˜ã‚ã« / *Introduction & Objective*

**ç›®çš„**ï¼š  
SystemDK with AITL ã®åˆ¶å¾¡ãƒ¢ãƒ‡ãƒ«ï¼ˆPIDï¼‹FSMï¼‹å°†æ¥ã®LLMï¼‰ã‚’ **EDAè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«çµ±åˆ**ã—ã€ã‚µãƒ–2nmä¸–ä»£ã§æ·±åˆ»åŒ–ã™ã‚‹å¤‰å‹•ãƒ»åŠ£åŒ–ã‚’ **å®Ÿæ™‚é–“è£œå„Ÿ** ã™ã‚‹æ–¹æ³•ã‚’æç¤ºã™ã‚‹ã€‚  

*Objective:  
To integrate the SystemDK with AITL control model (PID + FSM + future LLM) into the **EDA design flow**, providing **real-time compensation** for variations and degradations critical at sub-2nm nodes.*  

---

### âŒ å¾“æ¥DTCOã®èª²é¡Œ / *Limitations of Conventional DTCO*

- **RCé…å»¶å¤‰å‹•**  
  é…ç·šã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã§ **STAãŒä¸å®‰å®šåŒ–**  
  *RC delay variation destabilizes STA*

- **ç†±çµåˆ**  
  3Dç©å±¤ã§ **æ¸©åº¦ä¸Šæ˜‡ã€P&Råˆ¶ç´„é€¸è„±**  
  *Thermal coupling from 3D stacking violates P&R constraints*

- **EMI/EMCå¤‰å‹•**  
  é«˜é€Ÿä¼é€ã§ **ã‚¸ãƒƒã‚¿ãŒSI/EMCè§£æã«å½±éŸ¿**  
  *EMI/EMC variations induce jitter, affecting SI/EMC analysis*

- **ä¿¡é ¼æ€§ä½ä¸‹**  
  **å¿œåŠ›ã‚„Vthã‚·ãƒ•ãƒˆ** ãŒPDKåæ˜ å›°é›£  
  *Stress and Vth shifts poorly reflected in PDK models*

---

### âœ… ææ¡ˆã‚¢ãƒ—ãƒ­ãƒ¼ãƒ / *Proposed Approach*
1. **PID**ï¼šãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å®‰å®šåŒ–åˆ¶å¾¡  
   *Real-time stabilization with PID*  
2. **FSM**ï¼šãƒ¢ãƒ¼ãƒ‰ç›£ç£ã¨å®‰å…¨åˆ¶å¾¡  
   *Supervisory control and safety enforcement with FSM*  
3. **EDAãƒ•ãƒ­ãƒ¼çµ±åˆ**ï¼šRTLåŒ–ã—ãŸåˆ¶å¾¡ãƒ­ã‚¸ãƒƒã‚¯ã‚’ Synth â†’ P&R â†’ STA â†’ GDS II ã«ç›´çµ  
   *Integration into EDA flow (RTL â†’ Synth â†’ P&R â†’ STA â†’ GDS II)*  
4. **AITL Next (LLM)**ï¼šEDAãƒ­ã‚°è§£æã¨å°†æ¥ã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ é©å¿œ  
   *EDA log analysis and future real-time adaptation with LLM*  

---

## 2. âš™ï¸ ææ¡ˆãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ / *Proposed Framework*

### ç¾è¡Œå®Ÿè£…ï¼ˆAITL Baseï¼‰ / *Current Implementation (AITL Base)*
- **PID**ï¼šé…å»¶ãƒ»æ¸©åº¦ãƒ»é›»åœ§å¤‰å‹•ã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ è£œå„Ÿ  
  *Real-time compensation of delay, temperature, and voltage variations*  
- **FSM**ï¼šãƒ¢ãƒ¼ãƒ‰é·ç§»ãƒ»å®‰å…¨ç›£ç£  
  *Supervisory control of modes and safety limits*  

### å°†æ¥æ‹¡å¼µï¼ˆAITL Nextï¼‰ / *Future Extension (AITL Next)*
- **LLM**ï¼šEDAãƒ­ã‚°è§£æã«ã‚ˆã‚‹ã‚²ã‚¤ãƒ³å†è¨­è¨ˆãƒ»FSMãƒ«ãƒ¼ãƒ«æ›´æ–°  
  *LLM for gain redesign and FSM rule updates via EDA log analysis*  
- **å½¹å‰²**ï¼šEDAãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã‚’åˆ©ç”¨ã—å°†æ¥çš„ã«ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥  
  *Role: Enter real-time control layer using EDA feedback in the future*  

---

### ğŸ“Š EDAçµ±åˆå›³ / *EDA Integration Flow*

```mermaid
flowchart TB
    subgraph Modeling [Control Modeling]
        PID[PID Controller] --> FSM[FSM Supervisor]
        FSM --> RTL[Verilog RTL]
        LLM["LLM (Next)"] -.-> FSM
    end

    subgraph EDA [EDA Flow]
        RTL --> Synth[Logic Synthesis]
        Synth --> PnR[Place & Route]
        PnR --> LVS[LVS/DRC]
        LVS --> STA[Static Timing Analysis]
        STA --> GDS[GDS II]
    end

    STA -.-> Metrics[Runtime Metrics: Delay/Thermal/EMI]
    Metrics -.-> PID

    FEM[FEM Analysis] --> PnR
    FEM --> STA
    NA[S-parameter Measurement] --> STA
    NA --> PnR

    PDK[(Process Design Kit)] --> Synth
    PDK --> PnR
    PDK --> STA
```

---

### ğŸ—ºï¸ ç·åˆã‚·ã‚¹ãƒ†ãƒ å›³ / *System Overview*

ä¸‹å›³ã¯ã€æœ¬ç« ã§æ‰±ã† **åˆ¶å¾¡å±¤ï¼ˆPIDï¼‹FSMï¼‰â€”EDAãƒ•ãƒ­ãƒ¼â€”ç‰©ç†è§£æï¼ˆFEM/Sãƒ‘ãƒ©ï¼‰â€”ãƒ†ãƒ¬ãƒ¡ãƒˆãƒªâ€”ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿â€”AITL Next** ã®**å…¨ä½“æ¥ç¶š**ã‚’ç¤ºã™ã€‚  
*The diagram aggregates connections across the control layer (PID+FSM), EDA flow, physics (FEM/S-parameters), telemetry, actuators, and AITL Next.*

```mermaid
flowchart TB
  %% ========== LAYERS ==========
  subgraph CTRL["Control Layer"]
    YAML["YAML Config"] --> FW["FW Loader<br>(YAMLâ†’CSR)"]
    FW --> CSR["CSR/Registers"]
    CSR --> PID["PID Controller (RTL)"]
    PID --> FSM["FSM Supervisor (RTL)"]
    FSM --> CTRL_OUT["Control Outputs"]
  end

  subgraph MON["On-Chip Telemetry"]
    M_DELAY["Delay Monitor<br>(TDC/Path)"]
    M_THERM["Thermal Sensors"]
    M_EMI["Jitter Monitor"]
  end

  subgraph EDA["EDA Flow"]
    RTL["Verilog RTL (Control IP)"] --> SYNTH["Logic Synthesis"]
    SYNTH --> PNR["Place and Route"]
    PNR --> LVS["LVS/DRC"]
    LVS --> STA["Static Timing Analysis"]
    STA --> GDS["GDS II"]
  end

  subgraph PHY["Physics & Measurements"]
    FEM["FEM Analysis<br>(Thermal/Stress/EM)"]
    SPARAM["S-Parameters<br>(S11/S21)"]
    PDK["Process Design Kit"]
  end

  subgraph ACT["Actuators"]
    DVFS["DVFS Request"]
    VCORE["Vcore Set"]
    COOL["Cooling PWM"]
  end

  subgraph AI["AITL Next (Future)"]
    LLM["LLM Analyzer<br>(EDA Logs / PVT)"]
  end

  %% ========== CONNECTIONS ==========
  %% Control path
  CSR --> RTL
  CTRL_OUT --> DVFS
  CTRL_OUT --> VCORE
  CTRL_OUT --> COOL

  %% Monitors feed PID/FSM
  M_DELAY --> PID
  M_THERM --> PID
  M_EMI --> PID

  %% Telemetry also to CSR (status)
  M_DELAY --> CSR
  M_THERM --> CSR
  M_EMI --> CSR

  %% EDA feedback to Control via metrics
  STA -. metrics .-> PID
  PNR -. placement hints .-> FSM

  %% Physics to EDA
  FEM --> PNR
  FEM --> STA
  SPARAM --> PNR
  SPARAM --> STA

  %% PDK supports EDA
  PDK --> SYNTH
  PDK --> PNR
  PDK --> STA

  %% LLM Next loop
  LLM -. analyze logs .-> FSM
  STA -. reports .-> LLM
  PNR -. reports .-> LLM

  %% Actuator plant influences monitors (closed loop)
  DVFS -->|affects| M_DELAY
  VCORE -->|affects| M_DELAY
  COOL -->|affects| M_THERM
```

---

## 3. ğŸ§® æ•°å¼ãƒ¢ãƒ‡ãƒ«ã¨EDAå¯¾å¿œ / *Analytical Models and EDA Mapping*

| ãƒ¢ãƒ‡ãƒ« / Model | æ•°å¼ / Equation | EDAå¯¾å¿œ / *EDA Mapping* |
|----------------|-----------------|-------------------------|
| **RCé…å»¶**<br>*RC Delay* | $$t_{pd}(T, \sigma, f) = R_0 (1+\alpha_T (T-T_0)+\alpha_\sigma \sigma)C(f)+\Delta_{EMI}(f)$$ | STAã§ã®ãƒ‘ã‚¹é…å»¶åˆ¶ç´„<br>*STA path delay constraints* |
| **ç†±çµåˆ**<br>*Thermal Coupling* | $$C_{th}\frac{dT}{dt} + \frac{T-T_{amb}}{R_{th}} = P_{chip}(t)$$ | P&Ré…ç½®æ¸©åº¦åˆ¶ç´„<br>*P&R thermal placement constraints* |
| **Vthã‚·ãƒ•ãƒˆ**<br>*Vth Shift* | $$\Delta V_{th}(\sigma)=\kappa\sigma$$ | PDK/SPICEãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è£œæ­£<br>*PDK & SPICE updates* |
| **EMIæ³¨å…¥**<br>*EMI Injection* | $$v_{emi}(t)=A\sin(2\pi f_{emi}t)$$ | SI/EMCã‚¯ãƒ­ãƒƒã‚¯ã‚¸ãƒƒã‚¿åˆ¶ç´„<br>*SI/EMC jitter constraints* |

---

## 4. ğŸ”¬ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã¨EDAã§ã®æ„å‘³ / *Simulation Results with EDA Implications*

### 4.1 RCé…å»¶è£œå„Ÿ / *RC Delay Compensation*  
<img src="./figures/sim_delay_rc.png" width="70%">

- **åˆ¶å¾¡ãªã—**ï¼šå¤§ããªã°ã‚‰ã¤ã â†’ STAã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£å›°é›£  
  *Uncontrolled: large variation â†’ STA closure difficult*  
- **PID**ï¼šÂ±20%ã«åæŸ â†’ STAãƒ‘ã‚¹ä½™è£•æ”¹å–„  
  *PID: converges within Â±20% â†’ improves STA path margin*  
- **PIDï¼‹FSM**ï¼šÂ±10%ä»¥å†… â†’ STAã‚¹ãƒ©ãƒƒã‚¯å®‰å®šåŒ–  
  *PID+FSM: within Â±10% â†’ stabilizes STA slack*  

---

### 4.2 ç†±å¿œç­”åˆ¶å¾¡ / *Thermal Response Control*  
<img src="./figures/sim_thermal_response.png" width="70%">

- **åˆ¶å¾¡ãªã—**ï¼š+12Kã‚ªãƒ¼ãƒãƒ¼ã‚·ãƒ¥ãƒ¼ãƒˆ â†’ P&Råˆ¶ç´„é€¸è„±  
  *Uncontrolled: +12K overshoot â†’ violates P&R thermal constraints*  
- **PID**ï¼š+4K â†’ è¨­è¨ˆç¯„å›²å†…  
  *PID: +4K rise â†’ within design range*  
- **PIDï¼‹FSM**ï¼š+2Kä»¥ä¸‹ â†’ 3D-ICè¨­è¨ˆåˆ¶ç´„ã«é©åˆ  
  *PID+FSM: â‰¤+2K â†’ fits 3D-IC thermal design constraints*  

---

### 4.3 EMIã‚¸ãƒƒã‚¿æŠ‘åˆ¶ / *EMI Jitter Suppression*  
<img src="./figures/sim_emi_jitter.png" width="70%">

- **åˆ¶å¾¡ãªã—**ï¼š100ps â†’ EMCä¸åˆæ ¼  
  *Uncontrolled: 100ps jitter â†’ EMC test failed*  
- **PID**ï¼š20ps â†’ ä¸€éƒ¨åˆæ ¼  
  *PID: ~20ps â†’ partial compliance*  
- **PIDï¼‹FSM**ï¼š10ps â†’ EMCè¨­è¨ˆè¦æ ¼é©åˆ  
  *PID+FSM: ~10ps â†’ meets EMC design standards*
  
---

### 4.4 ç·åˆæ¯”è¼ƒè¡¨ / *Summary Table*

| æŒ‡æ¨™ / Metric | åˆ¶å¾¡ãªã— / Uncontrolled | PIDã®ã¿ / PID only | PIDï¼‹FSM | LLM Next (ç†æƒ³å€¤ / Ideal) | EDAã§ã®æ„å‘³ / *EDA Implication* |
|---------------|-------------------------|--------------------|-----------|--------------------------|---------------------------------|
| **RC Delay Variation** | 1.0 (norm.) | 0.2 | 0.15 | â‰ª0.1 | STAã‚¿ã‚¤ãƒŸãƒ³ã‚°åæŸæ€§ / *STA closure* |
| **Thermal Rise Î”T** | +12 K | +4 K | +2 K | â‰ª1 K | P&Ræ¸©åº¦åˆ¶ç´„ / *P&R thermal constraint* |
| **EMI Jitter** | 100 ps | 20 ps | 10 ps | â‰ª5 ps | SI/EMCé©åˆæ€§ / *SI/EMC compliance* |

---

### 4.5 FEMè§£æ / *FEM Analysis*

<img src="./figures/fem_thermal_map.png" width="70%">

- **ç†±åˆ†å¸ƒ / Thermal distribution**  
  - åˆ¶å¾¡ãªã—ï¼šãƒ›ãƒƒãƒˆã‚¹ãƒãƒƒãƒˆ 120â„ƒè¶…ãˆ â†’ è¨­è¨ˆåˆ¶ç´„é€¸è„±  
    *Uncontrolled: hotspot exceeds 120 Â°C â†’ violates thermal constraints*  
  - PIDåˆ¶å¾¡ï¼š100â„ƒç¨‹åº¦ â†’ è¨±å®¹ç¯„å›²  
    *PID: ~100 Â°C â†’ within acceptable range*  
  - PIDï¼‹FSMåˆ¶å¾¡ï¼š90â„ƒä»¥ä¸‹ â†’ P&Ræ¸©åº¦åˆ¶ç´„ã«é©åˆ  
    *PID+FSM: â‰¤90 Â°C â†’ fits P&R thermal constraints*  

<img src="./figures/fem_stress_map.png" width="70%">

- **å¿œåŠ›åˆ†å¸ƒ / Stress distribution**  
  - TSVè¿‘å‚ã§å¿œåŠ›é›†ä¸­ â†’ Vthã‚·ãƒ•ãƒˆ 40 mV  
    *Stress concentration near TSV â†’ Vth shift ~40 mV*  
  - PIDåˆ¶å¾¡ï¼š20 mVã«ç·©å’Œ  
    *PID: reduced to ~20 mV*  
  - PIDï¼‹FSMåˆ¶å¾¡ï¼š10 mVæœªæº€ã«æŠ‘åˆ¶ â†’ PDKè£œæ­£å¯èƒ½ç¯„å›²  
    *PID+FSM: <10 mV â†’ within PDK correction range*  

---

### 4.6 Sãƒ‘ãƒ©è§£æ / *S-parameter Analysis*

<img src="./figures/sparam_s11s21.png" width="75%">

**æ¡ä»¶ / Conditions**  
- å‘¨æ³¢æ•°å¸¯åŸŸ: 1â€“10 GHz  
- ä¼é€è·¯: 10 mm é…ç·šãƒãƒ£ãƒãƒ«, 50Î©çµ‚ç«¯  

**çµæœ / Results**  

| å‘¨æ³¢æ•° / Freq (GHz) | **S11 (dB)** Uncontrolled | **S21 (dB)** Uncontrolled | **S11 (dB)** PID | **S21 (dB)** PID | **S11 (dB)** PID+FSM | **S21 (dB)** PID+FSM |
|---------------------|----------------------------|----------------------------|------------------|------------------|----------------------|----------------------|
| **1.0** | -12 | -1.0 | -15 | -0.5 | -18 | -0.2 |
| **5.0** | -6  | -6.5 | -10 | -4.0 | -15 | -2.0 |
| **10.0**| -3  | -12  | -7  | -8.0 | -12 | -5.0 |

- **åˆ¶å¾¡ãªã—**ï¼šé«˜å‘¨æ³¢ã§åå°„æ‚ªåŒ–ãƒ»æ¸›è¡°å¢—å¤§ â†’ é€šä¿¡ä¸å¯  
  *Uncontrolled: severe reflection & attenuation at high freq â†’ transmission failure*  
- **PID**ï¼šãƒ­ã‚¹ç·©å’Œãƒ»åå°„æŠ‘åˆ¶ â†’ ä¸€éƒ¨æ”¹å–„  
  *PID: mitigated loss & reflection â†’ partial improvement*  
- **PIDï¼‹FSM**ï¼šãƒ­ã‚¹å¤§å¹…ä½æ¸›ãƒ»åå°„æŠ‘åˆ¶ â†’ SI/EMCé©åˆ  
  *PID+FSM: strong loss reduction & reflection suppression â†’ SI/EMC compliant*
  
---

## 5. ğŸ’» å®Ÿè£…PoC / *Implementation PoC*

### 5.1 PID RTLå®Ÿè£… / *PID RTL Implementation*

**ã­ã‚‰ã„**ï¼šå›ºå®šå°æ•°ç‚¹ã§è»½é‡ãƒ»åˆæˆå¯èƒ½ãªPIDã€‚é£½å’Œãƒ»ã‚¢ãƒ³ãƒãƒ¯ã‚¤ãƒ³ãƒ‰ã‚¢ãƒƒãƒ—ãƒ»å‡ºåŠ›ãƒ¬ãƒ¼ãƒˆåˆ¶é™ã‚’å†…è”µã€‚  
*Goal: Lightweight, synthesizable fixed-point PID with saturation, anti-windup, and slew-rate limiting.*

**å›ºå®šå°æ•°ç‚¹ã®å–ã‚Šæ±ºã‚ï¼ˆä¾‹ï¼‰ / *Fixed-point convention (example)*  
- ãƒ‡ãƒ¼ã‚¿å¹… **W=16**, å°æ•°éƒ¨ **FRAC=8**ï¼ˆQ7.8ï¼‰  
  *Width W=16, fractional bits FRAC=8 (Q7.8)*  
- ã™ã¹ã¦ç¬¦å·ä»˜ã2ã®è£œæ•°  
  *All signed twoâ€™s complement.*

```verilog
// pid_ctrl.v : Synthesizable fixed-point PID with anti-windup & slew-limit
module pid_ctrl #(
  parameter int W    = 16,   // data width
  parameter int FRAC = 8,    // fractional bits (Q format)
  parameter int UMAX = 16'sh7FFF, // max |u| (after scaling)
  parameter int SLEW = 16'sh0100   // max delta u per cycle (Q)
)(
  input  logic                   clk,
  input  logic                   rst_n,
  // èª¤å·® e[k] = ç›®æ¨™ - å®Ÿæ¸¬ / *error = setpoint - measurement*
  input  logic signed [W-1:0]    e,
  // ã‚²ã‚¤ãƒ³ / *gains*
  input  logic signed [W-1:0]    Kp, Ki, Kd,
  // å‡ºåŠ› u[k] / *control output*
  output logic signed [W-1:0]    u_out
);
  // å†…éƒ¨ãƒ¬ã‚¸ã‚¹ã‚¿
  logic signed [W-1:0] i_acc, e_prev, de;
  logic signed [W-1:0] p_term, i_term, d_term;
  logic signed [W-1:0] u_raw, u_sat, u_next;
  logic signed [W-1:0] slew_delta;

  // å·®åˆ†ãƒ»PIç©åˆ†
  always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      e_prev <= '0;
      de     <= '0;
      i_acc  <= '0;
    end else begin
      de     <= e - e_prev;
      e_prev <= e;
      // ã‚¢ãƒ³ãƒãƒ¯ã‚¤ãƒ³ãƒ‰ã‚¢ãƒƒãƒ—ï¼šå‡ºåŠ›ãŒé£½å’Œæ™‚ã¯ç©åˆ†ã‚’ãƒ•ãƒªãƒ¼ã‚º / *freeze I when saturated*
      if (u_raw != u_sat) i_acc <= i_acc; else i_acc <= i_acc + e;
    end
  end

  // å›ºå®šå°æ•°ç‚¹ã®ç©ç®—ï¼ˆ>>> FRAC ã§ã‚¹ã‚±ãƒ¼ãƒ«å›å¾©ï¼‰ / *fixed-point multiply*
  always_comb begin
    p_term = (Kp * e)    >>> FRAC;
    i_term = (Ki * i_acc)>>> FRAC;
    d_term = (Kd * de)   >>> FRAC;
    u_raw  = p_term + i_term + d_term;
  end

  // é£½å’Œ / *saturation*
  always_comb begin
    if (u_raw >  $signed(UMAX)) u_sat =  $signed(UMAX);
    else if (u_raw < -$signed(UMAX)) u_sat = -$signed(UMAX);
    else u_sat = u_raw;
  end

  // ã‚¹ãƒ«ãƒ¼ãƒ¬ãƒ¼ãƒˆåˆ¶é™ / *slew-rate limiting*
  always_comb begin
    slew_delta = u_sat - u_out;
    if (slew_delta >  $signed(SLEW)) u_next = u_out + $signed(SLEW);
    else if (slew_delta < -$signed(SLEW)) u_next = u_out - $signed(SLEW);
    else u_next = u_sat;
  end

  always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) u_out <= '0;
    else        u_out <= u_next;
  end
endmodule
```

**åˆæˆãƒãƒ¼ãƒˆ / *Synthesis notes***  
- ä¹—ç®—å™¨ã¯ **DSPãƒ–ãƒ­ãƒƒã‚¯** ã«ãƒãƒƒãƒ—ï¼ˆFPGAï¼‰ï¼**Booth ä¹—ç®—å™¨**ï¼ˆASICï¼‰æ¨å¥¨ã€‚  
  *Map to DSP slices (FPGA) or Booth multipliers (ASIC).*  
- ã‚¿ã‚¤ãƒŸãƒ³ã‚°ç›®æ¨™ä¾‹ï¼š**500 MHz @ 5 nm** ã‚’æƒ³å®šã—ãƒ‘ã‚¤ãƒ—ãƒ©ã‚¤ãƒ³æ®µã®æŒ¿å…¥ã‚’è¨±å®¹ã€‚  
  *Allow optional pipelining to hit 500 MHz @ 5 nm (example target).*

**ç°¡æ˜“ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒï¼ˆæŠœç²‹ï¼‰ / *Mini testbench (excerpt)***  
```verilog
initial begin
  rst_n=0; #(20); rst_n=1;
  Kp=16'sd256; Ki=16'sd16; Kd=16'sd64; // 1.0, 0.0625, 0.25 in Q8
  repeat(1000) begin
    // ã‚¹ãƒ†ãƒƒãƒ—èª¤å·®ã®æ¨¡æ“¬ / *step error*
    e <= (time<5000) ? 16'sd256 : 16'sd0;
    @(posedge clk);
  end
end
```

---

### 5.2 FSMé·ç§»å›³ã¨ä»•æ§˜ / *FSM Transitions & Spec*

**çŠ¶æ…‹ã¨å½¹å‰² / *States & roles***  

| **State** | æ—¥æœ¬èªèª¬æ˜ | *English* | ä¸»ãªã‚¢ã‚¯ã‚·ãƒ§ãƒ³ / *Actions* |
|---|---|---|---|
| **NOM** | é€šå¸¸é‹è»¢ | *Nominal* | PIDæœ‰åŠ¹ã€å¹³å¸¸åˆ¶é™ |
| **THROTTLE** | æ¸©åº¦ãƒ»é…å»¶ãŒé–¾å€¤è¶…é | *Throttle* | å‘¨æ³¢æ•°/é›»åœ§ã‚’ç·©ã‚„ã‹ã«ä¸‹ã’ã‚‹ |
| **COOL** | ã‚¯ãƒªãƒ†ã‚£ã‚«ãƒ«æ‰‹å‰ã®å†·å´ | *Cool* | ãƒ•ã‚¡ãƒ³/å†·å´å¼·åŒ–ã€DVFSå¼· |
| **EMERG** | ç·Šæ€¥åœæ­¢ãƒ¬ãƒ™ãƒ« | *Emergency* | å‡ºåŠ›é®æ–­ã€ãƒªã‚»ãƒƒãƒˆè¦æ±‚ |

*The FSM supervises PID behavior and enforces safety envelopes.*

**é·ç§»å›³ / *Transition diagram***  
```mermaid
stateDiagram-v2
    [*] --> NOM
    NOM --> THROTTLE: temp > T_MAX || delay_slack < S_MIN
    THROTTLE --> COOL: temp > T_CRIT
    COOL --> EMERG: temp > T_SHDN
    THROTTLE --> NOM: temp < T_HYST && slack_ok
    COOL --> THROTTLE: temp < T_COOL_OK
    EMERG --> EMERG
```

**å‡ºåŠ›ä¿¡å· / *Outputs***  
- `dvfs_level[2:0]`ï¼š0=HighPerf, 1=Nom, 2=Throt, 3=Cool  
  *DVFS performance bin.*  
- `cooler_pwm[7:0]`ï¼šå†·å´åˆ¶å¾¡  
  *Cooling PWM.*  
- `trip_emerg`ï¼šç·Šæ€¥åœæ­¢è¦æ±‚  
  *Emergency trip.*

---

### 5.3 YAMLè¨­å®š & CSRãƒãƒƒãƒ— / *YAML Config & CSR Map*

**YAMLã‚¹ã‚­ãƒ¼ãƒï¼ˆæŠœç²‹ï¼‰ / *Schema (excerpt)***  
```yaml
targets:
  delay_ps: 1200    # ç›®æ¨™é…å»¶ [ps] / target path delay
  temp_C:   80      # ç›®æ¨™æ¸©åº¦ [Â°C] / target temperature
limits:
  T_MAX:   90       # throttleé–‹å§‹
  T_CRIT:  95       # coolç§»è¡Œ
  T_SHDN: 105       # emergency
  S_MIN:   50       # slackæœ€å° [ps]
pid:
  Kp: 0.80
  Ki: 0.05
  Kd: 0.10
actuator_bounds:
  freq_mhz: [800, 3200]
  vcore_mv: [700, 1100]
  fan_pwm:  [0, 255]
telemetry:
  avg_window: 64    # ãƒ•ã‚£ãƒ«ã‚¿çª“ / moving average window
```

**ãƒ¬ã‚¸ã‚¹ã‚¿ï¼ˆAPB/AXI-Liteæƒ³å®šï¼‰ / *Registers (APB/AXI-Lite)***  

| Addr | **åå‰** | *Name* | èª¬æ˜ / *Description* |
|---:|---|---|---|
| 0x00 | `CTRL` | *Control* | bit0: enable, bit1: reset_iacc |
| 0x04 | `KP` | *Kp (Q format)* | PIDæ¯”ä¾‹ã‚²ã‚¤ãƒ³ |
| 0x08 | `KI` | *Ki (Q)* | PIDç©åˆ†ã‚²ã‚¤ãƒ³ |
| 0x0C | `KD` | *Kd (Q)* | PIDå¾®åˆ†ã‚²ã‚¤ãƒ³ |
| 0x10 | `T_MAX` | *Throttle threshold* | æ¸©åº¦ä¸Šé™é–‹å§‹ |
| 0x14 | `T_CRIT` | *Critical threshold* | å†·å´å¼·åŒ– |
| 0x18 | `T_SHDN` | *Shutdown threshold* | ç·Šæ€¥åœæ­¢ |
| 0x1C | `S_MIN` | *Min slack* | STAã‚¹ãƒ©ãƒƒã‚¯ä¸‹é™ |
| 0x20 | `U_MAX` | *Output saturation* | é£½å’Œä¸Šé™ |
| 0x24 | `SLEW` | *Slew rate* | 1cycleã®æœ€å¤§å¤‰åŒ– |
| 0x28 | `STATUS` | *Status* | [3:0] state, [8] emerg, [9] slack_ok |

*CSR values are Q-format where applicable and map one-to-one from YAML at boot or via firmware.*

**åˆæœŸåŒ–ãƒ•ãƒ­ãƒ¼ / *Init flow***  
1. ãƒ–ãƒ¼ãƒˆæ™‚ã«YAMLâ†’CSRã¸ãƒ­ãƒ¼ãƒ‰ï¼ˆãƒ•ã‚¡ãƒ¼ãƒ  or ROMï¼‰ã€‚  
   *Load YAMLâ†’CSRs at boot (FW/ROM).*  
2. `enable=1` ã§åˆ¶å¾¡é–‹å§‹ã€‚  
   *Assert `enable` to start control.*  
3. ãƒ†ãƒ¬ãƒ¡ãƒˆãƒªå¹³å‡çª“ `avg_window` ã‚’SoCå†…ãƒ•ã‚£ãƒ«ã‚¿ã«è¨­å®šã€‚  
   *Program moving-average window for telemetry filters.*

---

### 5.4 ãƒˆãƒƒãƒ—ãƒ¬ãƒ™ãƒ«æ¥ç¶š / *Top-level Hook-up*

**I/Fæ¦‚è¦ / *Interfaces***  
- **ãƒ¢ãƒ‹ã‚¿å…¥åŠ›**ï¼š`meas_delay_ps`, `temp_C`, `emi_jitter_ps`  
  *Monitored signals from on-chip monitors (TDC, thermal diodes, PLL jitter).*  
- **ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å‡ºåŠ›**ï¼š`dvfs_req`, `vcore_set`, `fan_pwm`  
  *Actuators to PLL/PMIC/cooling.*  
- **ãƒã‚¹**ï¼šAPB/AXI-Lite CSRã€å‰²ã‚Šè¾¼ã¿ `irq_emerg`  
  *CSRs via APB/AXI-Lite; emergency IRQ.*

```mermaid
flowchart TB
  MON["On-chip Monitors (delay/temp/jitter)"] --> PIDFSM["PID+FSM IP"]
  PIDFSM --> ACT["Actuators (DVFS/PMIC/FAN)"]
  CPU["FW (YAML Loader)"] -->|APB/AXI-Lite| PIDFSM
  PIDFSM -->|irq_emerg| CPU
```

**EDAé€£æºãƒ¡ãƒ¢ / *EDA integration notes***  
- STAï¼š`meas_delay_ps` ç”ŸæˆçµŒè·¯ã«ã¯ **MCMM** ã‚»ãƒƒãƒˆã‚’é©ç”¨ã€‚  
  *Apply MCMM views to monitor paths.*  
- P&Rï¼šæ¸©åº¦åˆ†å¸ƒã®é«˜ã„ãƒ–ãƒ­ãƒƒã‚¯è¿‘å‚ã« **ã‚»ãƒ³ã‚µãƒ¼/ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿** ã‚’é…ç½®ã€‚  
  *Place sensors/actuators near thermal hotspots.*  
- DFTï¼šPIDå†…éƒ¨ãƒ¬ã‚¸ã‚¹ã‚¿ã¯ **ã‚¹ã‚­ãƒ£ãƒ³** å¯¾å¿œã€‚  
  *Make internal regs scannable for DFT.*

---

## 6. ğŸš€ ä»Šå¾Œã®å±•æœ› / *Future Work*

- **AITL Base**ï¼šPIDï¼‹FSM ã«ã‚ˆã‚‹å®‰å®šåˆ¶å¾¡ã®ç¢ºç«‹ã¨EDAãƒ•ãƒ­ãƒ¼ã¸ã®PoCçµ±åˆ  
  *Establish PID+FSM stability and PoC integration into EDA flows*  
- **AITL Next**ï¼šè»½é‡åŒ–LLMã«ã‚ˆã‚‹EDAè§£æãƒ»åˆ¶å¾¡è£œå„Ÿå†è¨­è¨ˆ  
  *Lightweight LLM for EDA log analysis and adaptive compensation redesign*  
- **ç”£æ¥­å¿œç”¨**ï¼šå®Ÿãƒãƒƒãƒ—è©¦ä½œã¨EDAãƒ„ãƒ¼ãƒ«é€£æºã«ã‚ˆã‚‹AIé§†å‹•DTCOã®å®Ÿè¨¼  
  *Prototype chips and EDA tool collaboration for AI-driven DTCO*  

---

## 7. ğŸ“„ è«–æ–‡ãƒ»é–¢é€£ãƒªãƒ³ã‚¯ / *Downloads & Related Links*
- ğŸ“‘ [Main Paper (PDF)](systemdk_aitl2025.pdf)  

ğŸ”— **Related Chapters**  
- [ç‰¹åˆ¥ç·¨ ç¬¬2aç« ï¼šSystemDKè¨­è¨ˆå¯¾å¿œ](../f_chapter2a_systemdk/)  
- [ç‰¹åˆ¥ç·¨ ç¬¬3ç« ï¼šAITL-Hçµ±åˆåˆ¶å¾¡SoCå®Ÿè£…](../f_chapter3_socsystem/)  
- [ç‰¹åˆ¥ç·¨ ç¬¬4ç« ï¼šOpenLaneå®Ÿè£…](../f_chapter4_openlane/)  
- [ç‰¹åˆ¥ç·¨ ç¬¬5ç« ï¼šPDKã¨DFMè¨­è¨ˆæŒ‡é‡](../f_chapter5_dfm/)  

---

## 8. ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / *Author & License*

| ğŸ“Œ Item | ğŸ“„ Details |
|------|------|
| **Author** | **ä¸‰æº çœŸä¸€ / Shinichi Samizo** |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>Code: [MIT](https://opensource.org/licenses/MIT)<br>Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ / *Back to Top*
ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../)  
ğŸ“‚ [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)

