;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_ADC_SAR */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_Bypass */
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_Bypass__0__MASK EQU 0x10
ADC_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 4
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x10
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 4
ADC_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_tension_ADC_SAR */
ADC_tension_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_tension_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_tension_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_tension_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_tension_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_tension_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_tension_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_tension_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_tension_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_tension_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_tension_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_tension_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_tension_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_tension_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_tension_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_tension_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_tension_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_tension_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_tension_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_tension_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_tension_IRQ */
ADC_tension_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_tension_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_tension_IRQ__INTC_MASK EQU 0x04
ADC_tension_IRQ__INTC_NUMBER EQU 2
ADC_tension_IRQ__INTC_PRIOR_NUM EQU 7
ADC_tension_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_tension_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_tension_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_tension_theACLK */
ADC_tension_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_tension_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_tension_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_tension_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_tension_theACLK__INDEX EQU 0x01
ADC_tension_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_tension_theACLK__PM_ACT_MSK EQU 0x02
ADC_tension_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_tension_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_theACLK */
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* BRAKEn */
BRAKEn__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
BRAKEn__0__MASK EQU 0x02
BRAKEn__0__PC EQU CYREG_PRT12_PC1
BRAKEn__0__PORT EQU 12
BRAKEn__0__SHIFT EQU 1
BRAKEn__AG EQU CYREG_PRT12_AG
BRAKEn__BIE EQU CYREG_PRT12_BIE
BRAKEn__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BRAKEn__BYP EQU CYREG_PRT12_BYP
BRAKEn__DM0 EQU CYREG_PRT12_DM0
BRAKEn__DM1 EQU CYREG_PRT12_DM1
BRAKEn__DM2 EQU CYREG_PRT12_DM2
BRAKEn__DR EQU CYREG_PRT12_DR
BRAKEn__INP_DIS EQU CYREG_PRT12_INP_DIS
BRAKEn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BRAKEn__MASK EQU 0x02
BRAKEn__PORT EQU 12
BRAKEn__PRT EQU CYREG_PRT12_PRT
BRAKEn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BRAKEn__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BRAKEn__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BRAKEn__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BRAKEn__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BRAKEn__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BRAKEn__PS EQU CYREG_PRT12_PS
BRAKEn__SHIFT EQU 1
BRAKEn__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BRAKEn__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BRAKEn__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BRAKEn__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BRAKEn__SLW EQU CYREG_PRT12_SLW

/* DIR */
DIR__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
DIR__0__MASK EQU 0x04
DIR__0__PC EQU CYREG_PRT12_PC2
DIR__0__PORT EQU 12
DIR__0__SHIFT EQU 2
DIR__AG EQU CYREG_PRT12_AG
DIR__BIE EQU CYREG_PRT12_BIE
DIR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIR__BYP EQU CYREG_PRT12_BYP
DIR__DM0 EQU CYREG_PRT12_DM0
DIR__DM1 EQU CYREG_PRT12_DM1
DIR__DM2 EQU CYREG_PRT12_DM2
DIR__DR EQU CYREG_PRT12_DR
DIR__INP_DIS EQU CYREG_PRT12_INP_DIS
DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DIR__MASK EQU 0x04
DIR__PORT EQU 12
DIR__PRT EQU CYREG_PRT12_PRT
DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIR__PS EQU CYREG_PRT12_PS
DIR__SHIFT EQU 2
DIR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIR__SLW EQU CYREG_PRT12_SLW

/* DirCounter */
DirCounter_bQuadDec_Stsreg__0__MASK EQU 0x01
DirCounter_bQuadDec_Stsreg__0__POS EQU 0
DirCounter_bQuadDec_Stsreg__1__MASK EQU 0x02
DirCounter_bQuadDec_Stsreg__1__POS EQU 1
DirCounter_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
DirCounter_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
DirCounter_bQuadDec_Stsreg__2__MASK EQU 0x04
DirCounter_bQuadDec_Stsreg__2__POS EQU 2
DirCounter_bQuadDec_Stsreg__3__MASK EQU 0x08
DirCounter_bQuadDec_Stsreg__3__POS EQU 3
DirCounter_bQuadDec_Stsreg__MASK EQU 0x0F
DirCounter_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
DirCounter_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
DirCounter_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
DirCounter_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
DirCounter_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
DirCounter_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
DirCounter_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
DirCounter_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
DirCounter_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
DirCounter_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* ENABLE */
ENABLE__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
ENABLE__0__MASK EQU 0x08
ENABLE__0__PC EQU CYREG_PRT12_PC3
ENABLE__0__PORT EQU 12
ENABLE__0__SHIFT EQU 3
ENABLE__AG EQU CYREG_PRT12_AG
ENABLE__BIE EQU CYREG_PRT12_BIE
ENABLE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ENABLE__BYP EQU CYREG_PRT12_BYP
ENABLE__DM0 EQU CYREG_PRT12_DM0
ENABLE__DM1 EQU CYREG_PRT12_DM1
ENABLE__DM2 EQU CYREG_PRT12_DM2
ENABLE__DR EQU CYREG_PRT12_DR
ENABLE__INP_DIS EQU CYREG_PRT12_INP_DIS
ENABLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ENABLE__MASK EQU 0x08
ENABLE__PORT EQU 12
ENABLE__PRT EQU CYREG_PRT12_PRT
ENABLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ENABLE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ENABLE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ENABLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ENABLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ENABLE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ENABLE__PS EQU CYREG_PRT12_PS
ENABLE__SHIFT EQU 3
ENABLE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ENABLE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ENABLE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ENABLE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ENABLE__SLW EQU CYREG_PRT12_SLW

/* HA */
HA__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
HA__0__MASK EQU 0x10
HA__0__PC EQU CYREG_PRT2_PC4
HA__0__PORT EQU 2
HA__0__SHIFT EQU 4
HA__AG EQU CYREG_PRT2_AG
HA__AMUX EQU CYREG_PRT2_AMUX
HA__BIE EQU CYREG_PRT2_BIE
HA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
HA__BYP EQU CYREG_PRT2_BYP
HA__CTL EQU CYREG_PRT2_CTL
HA__DM0 EQU CYREG_PRT2_DM0
HA__DM1 EQU CYREG_PRT2_DM1
HA__DM2 EQU CYREG_PRT2_DM2
HA__DR EQU CYREG_PRT2_DR
HA__INP_DIS EQU CYREG_PRT2_INP_DIS
HA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
HA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
HA__LCD_EN EQU CYREG_PRT2_LCD_EN
HA__MASK EQU 0x10
HA__PORT EQU 2
HA__PRT EQU CYREG_PRT2_PRT
HA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
HA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
HA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
HA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
HA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
HA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
HA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
HA__PS EQU CYREG_PRT2_PS
HA__SHIFT EQU 4
HA__SLW EQU CYREG_PRT2_SLW

/* HB */
HB__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
HB__0__MASK EQU 0x20
HB__0__PC EQU CYREG_PRT2_PC5
HB__0__PORT EQU 2
HB__0__SHIFT EQU 5
HB__AG EQU CYREG_PRT2_AG
HB__AMUX EQU CYREG_PRT2_AMUX
HB__BIE EQU CYREG_PRT2_BIE
HB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
HB__BYP EQU CYREG_PRT2_BYP
HB__CTL EQU CYREG_PRT2_CTL
HB__DM0 EQU CYREG_PRT2_DM0
HB__DM1 EQU CYREG_PRT2_DM1
HB__DM2 EQU CYREG_PRT2_DM2
HB__DR EQU CYREG_PRT2_DR
HB__INP_DIS EQU CYREG_PRT2_INP_DIS
HB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
HB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
HB__LCD_EN EQU CYREG_PRT2_LCD_EN
HB__MASK EQU 0x20
HB__PORT EQU 2
HB__PRT EQU CYREG_PRT2_PRT
HB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
HB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
HB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
HB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
HB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
HB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
HB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
HB__PS EQU CYREG_PRT2_PS
HB__SHIFT EQU 5
HB__SLW EQU CYREG_PRT2_SLW

/* RxInt */
RxInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RxInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RxInt__INTC_MASK EQU 0x01
RxInt__INTC_NUMBER EQU 0
RxInt__INTC_PRIOR_NUM EQU 7
RxInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RxInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RxInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SPEED */
SPEED__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SPEED__0__MASK EQU 0x20
SPEED__0__PC EQU CYREG_PRT3_PC5
SPEED__0__PORT EQU 3
SPEED__0__SHIFT EQU 5
SPEED__AG EQU CYREG_PRT3_AG
SPEED__AMUX EQU CYREG_PRT3_AMUX
SPEED__BIE EQU CYREG_PRT3_BIE
SPEED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SPEED__BYP EQU CYREG_PRT3_BYP
SPEED__CTL EQU CYREG_PRT3_CTL
SPEED__DM0 EQU CYREG_PRT3_DM0
SPEED__DM1 EQU CYREG_PRT3_DM1
SPEED__DM2 EQU CYREG_PRT3_DM2
SPEED__DR EQU CYREG_PRT3_DR
SPEED__INP_DIS EQU CYREG_PRT3_INP_DIS
SPEED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SPEED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SPEED__LCD_EN EQU CYREG_PRT3_LCD_EN
SPEED__MASK EQU 0x20
SPEED__PORT EQU 3
SPEED__PRT EQU CYREG_PRT3_PRT
SPEED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SPEED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SPEED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SPEED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SPEED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SPEED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SPEED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SPEED__PS EQU CYREG_PRT3_PS
SPEED__SHIFT EQU 5
SPEED__SLW EQU CYREG_PRT3_SLW

/* Timer_ha */
Timer_ha_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_ha_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_ha_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_ha_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_ha_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_ha_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_ha_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_ha_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_ha_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_ha_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Timer_ha_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_ha_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
Timer_ha_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_ha_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_ha_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_ha_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_ha_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_ha_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_ha_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_ha_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_ha_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_ha_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_ha_TimerUDB_sCapCount_counter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_ha_TimerUDB_sCapCount_counter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_ha_TimerUDB_sCapCount_counter__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_ha_TimerUDB_sCapCount_counter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_ha_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_ha_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_ha_TimerUDB_sCapCount_counter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_ha_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_ha_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Timer_ha_TimerUDB_sCapCount_counter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
Timer_ha_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_ha_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_ha_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_ha_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_ha_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_ha_TimerUDB_sCapCount_counter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_ha_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_ha_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_ha_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_ha_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_ha_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_ha_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_ha_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_ha_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_ha_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_ha_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_ha_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_ha_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_ha_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_ha_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_ha_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_ha_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_ha_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_ha_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_ha_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_ha_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_ha_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Timer_ha_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Timer_ha_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Timer_ha_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Timer_ha_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB14_A0
Timer_ha_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB14_A1
Timer_ha_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Timer_ha_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB14_D0
Timer_ha_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB14_D1
Timer_ha_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Timer_ha_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB14_F0
Timer_ha_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB14_F1
Timer_ha_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Timer_ha_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB15_A0
Timer_ha_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB15_A1
Timer_ha_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Timer_ha_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB15_D0
Timer_ha_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB15_D1
Timer_ha_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_ha_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Timer_ha_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB15_F0
Timer_ha_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB15_F1

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

/* UART_RXInternalInterrupt */
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VDAC8_Speed */
VDAC8_Speed_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_Speed_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_Speed_viDAC8__D EQU CYREG_DAC3_D
VDAC8_Speed_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_Speed_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_Speed_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_Speed_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_Speed_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_Speed_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_Speed_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_Speed_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_Speed_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_Speed_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_Speed_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_Speed_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_Speed_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_Speed_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_Speed_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_Speed_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_Speed_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_Speed_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_Speed_viDAC8__TST EQU CYREG_DAC3_TST

/* angle_control_isr */
angle_control_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
angle_control_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
angle_control_isr__INTC_MASK EQU 0x10
angle_control_isr__INTC_NUMBER EQU 4
angle_control_isr__INTC_PRIOR_NUM EQU 7
angle_control_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
angle_control_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
angle_control_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* button_PIN */
button_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
button_PIN__0__MASK EQU 0x04
button_PIN__0__PC EQU CYREG_PRT2_PC2
button_PIN__0__PORT EQU 2
button_PIN__0__SHIFT EQU 2
button_PIN__AG EQU CYREG_PRT2_AG
button_PIN__AMUX EQU CYREG_PRT2_AMUX
button_PIN__BIE EQU CYREG_PRT2_BIE
button_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
button_PIN__BYP EQU CYREG_PRT2_BYP
button_PIN__CTL EQU CYREG_PRT2_CTL
button_PIN__DM0 EQU CYREG_PRT2_DM0
button_PIN__DM1 EQU CYREG_PRT2_DM1
button_PIN__DM2 EQU CYREG_PRT2_DM2
button_PIN__DR EQU CYREG_PRT2_DR
button_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
button_PIN__INTSTAT EQU CYREG_PICU2_INTSTAT
button_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
button_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
button_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
button_PIN__MASK EQU 0x04
button_PIN__PORT EQU 2
button_PIN__PRT EQU CYREG_PRT2_PRT
button_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
button_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
button_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
button_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
button_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
button_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
button_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
button_PIN__PS EQU CYREG_PRT2_PS
button_PIN__SHIFT EQU 2
button_PIN__SLW EQU CYREG_PRT2_SLW
button_PIN__SNAP EQU CYREG_PICU2_SNAP

/* control_clk */
control_clk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
control_clk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
control_clk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
control_clk__CFG2_SRC_SEL_MASK EQU 0x07
control_clk__INDEX EQU 0x04
control_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
control_clk__PM_ACT_MSK EQU 0x10
control_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
control_clk__PM_STBY_MSK EQU 0x10
control_clk_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
control_clk_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
control_clk_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
control_clk_1__CFG2_SRC_SEL_MASK EQU 0x07
control_clk_1__INDEX EQU 0x05
control_clk_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
control_clk_1__PM_ACT_MSK EQU 0x20
control_clk_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
control_clk_1__PM_STBY_MSK EQU 0x20

/* isr_HA */
isr_HA__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_HA__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_HA__INTC_MASK EQU 0x20
isr_HA__INTC_NUMBER EQU 5
isr_HA__INTC_PRIOR_NUM EQU 7
isr_HA__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_HA__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_HA__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_button */
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x40
isr_button__INTC_NUMBER EQU 6
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_counter */
isr_counter__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_counter__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_counter__INTC_MASK EQU 0x80
isr_counter__INTC_NUMBER EQU 7
isr_counter__INTC_PRIOR_NUM EQU 7
isr_counter__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_counter__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_counter__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* led_PIN */
led_PIN__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
led_PIN__0__MASK EQU 0x02
led_PIN__0__PC EQU CYREG_PRT2_PC1
led_PIN__0__PORT EQU 2
led_PIN__0__SHIFT EQU 1
led_PIN__AG EQU CYREG_PRT2_AG
led_PIN__AMUX EQU CYREG_PRT2_AMUX
led_PIN__BIE EQU CYREG_PRT2_BIE
led_PIN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led_PIN__BYP EQU CYREG_PRT2_BYP
led_PIN__CTL EQU CYREG_PRT2_CTL
led_PIN__DM0 EQU CYREG_PRT2_DM0
led_PIN__DM1 EQU CYREG_PRT2_DM1
led_PIN__DM2 EQU CYREG_PRT2_DM2
led_PIN__DR EQU CYREG_PRT2_DR
led_PIN__INP_DIS EQU CYREG_PRT2_INP_DIS
led_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led_PIN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led_PIN__LCD_EN EQU CYREG_PRT2_LCD_EN
led_PIN__MASK EQU 0x02
led_PIN__PORT EQU 2
led_PIN__PRT EQU CYREG_PRT2_PRT
led_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led_PIN__PS EQU CYREG_PRT2_PS
led_PIN__SHIFT EQU 1
led_PIN__SLW EQU CYREG_PRT2_SLW

/* pote_PIN */
pote_PIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
pote_PIN__0__MASK EQU 0x80
pote_PIN__0__PC EQU CYREG_PRT3_PC7
pote_PIN__0__PORT EQU 3
pote_PIN__0__SHIFT EQU 7
pote_PIN__AG EQU CYREG_PRT3_AG
pote_PIN__AMUX EQU CYREG_PRT3_AMUX
pote_PIN__BIE EQU CYREG_PRT3_BIE
pote_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pote_PIN__BYP EQU CYREG_PRT3_BYP
pote_PIN__CTL EQU CYREG_PRT3_CTL
pote_PIN__DM0 EQU CYREG_PRT3_DM0
pote_PIN__DM1 EQU CYREG_PRT3_DM1
pote_PIN__DM2 EQU CYREG_PRT3_DM2
pote_PIN__DR EQU CYREG_PRT3_DR
pote_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
pote_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pote_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pote_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
pote_PIN__MASK EQU 0x80
pote_PIN__PORT EQU 3
pote_PIN__PRT EQU CYREG_PRT3_PRT
pote_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pote_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pote_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pote_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pote_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pote_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pote_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pote_PIN__PS EQU CYREG_PRT3_PS
pote_PIN__SHIFT EQU 7
pote_PIN__SLW EQU CYREG_PRT3_SLW

/* tension_PIN */
tension_PIN__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
tension_PIN__0__MASK EQU 0x40
tension_PIN__0__PC EQU CYREG_PRT3_PC6
tension_PIN__0__PORT EQU 3
tension_PIN__0__SHIFT EQU 6
tension_PIN__AG EQU CYREG_PRT3_AG
tension_PIN__AMUX EQU CYREG_PRT3_AMUX
tension_PIN__BIE EQU CYREG_PRT3_BIE
tension_PIN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
tension_PIN__BYP EQU CYREG_PRT3_BYP
tension_PIN__CTL EQU CYREG_PRT3_CTL
tension_PIN__DM0 EQU CYREG_PRT3_DM0
tension_PIN__DM1 EQU CYREG_PRT3_DM1
tension_PIN__DM2 EQU CYREG_PRT3_DM2
tension_PIN__DR EQU CYREG_PRT3_DR
tension_PIN__INP_DIS EQU CYREG_PRT3_INP_DIS
tension_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
tension_PIN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
tension_PIN__LCD_EN EQU CYREG_PRT3_LCD_EN
tension_PIN__MASK EQU 0x40
tension_PIN__PORT EQU 3
tension_PIN__PRT EQU CYREG_PRT3_PRT
tension_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
tension_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
tension_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
tension_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
tension_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
tension_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
tension_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
tension_PIN__PS EQU CYREG_PRT3_PS
tension_PIN__SHIFT EQU 6
tension_PIN__SLW EQU CYREG_PRT3_SLW

/* tensor_control_isr */
tensor_control_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tensor_control_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tensor_control_isr__INTC_MASK EQU 0x100
tensor_control_isr__INTC_NUMBER EQU 8
tensor_control_isr__INTC_PRIOR_NUM EQU 7
tensor_control_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
tensor_control_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tensor_control_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* vel_control_isr */
vel_control_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
vel_control_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
vel_control_isr__INTC_MASK EQU 0x200
vel_control_isr__INTC_NUMBER EQU 9
vel_control_isr__INTC_PRIOR_NUM EQU 7
vel_control_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
vel_control_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
vel_control_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* vel_counter_clk */
vel_counter_clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
vel_counter_clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
vel_counter_clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
vel_counter_clk__CFG2_SRC_SEL_MASK EQU 0x07
vel_counter_clk__INDEX EQU 0x03
vel_counter_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
vel_counter_clk__PM_ACT_MSK EQU 0x08
vel_counter_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
vel_counter_clk__PM_STBY_MSK EQU 0x08

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000003FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
