Running: xsim.dir/Testbench_Verilog_behav/xsimk.exe -simmode gui -wdb Testbench_Verilog_behav.wdb -simrunnum 0 -socket 57248
Design successfully loaded
Design Loading Memory Usage: 8348 KB (Peak: 8348 KB)
Design Loading CPU Usage: 62 ms
Simulation completed
Simulation Memory Usage: 17392 KB (Peak: 17392 KB)
Simulation CPU Usage: 41671 ms
