// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/17/2021 22:58:20"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processadorNrisc (
	instr,
	DadoLido,
	PC,
	Endereco,
	DadoPraEscrever,
	clock,
	reset,
	EscreverMemoria,
	LerMemoria);
input 	[7:0] instr;
input 	[7:0] DadoLido;
output 	[7:0] PC;
output 	[7:0] Endereco;
output 	[7:0] DadoPraEscrever;
input 	clock;
input 	reset;
output 	EscreverMemoria;
output 	LerMemoria;

// Design Ports Information
// PC[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[3]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[4]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[5]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[6]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Endereco[7]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[0]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DadoPraEscrever[7]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EscreverMemoria	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LerMemoria	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instr[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[5]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// instr[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[0]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[1]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[4]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[6]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DadoLido[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processadorNrisc_v_fast.sdo");
// synopsys translate_on

wire \Ula|Add0~20_combout ;
wire \Ula|Add0~23_combout ;
wire \Ula|Add0~29_combout ;
wire \Ula|Add0~32_combout ;
wire \Ula|Add0~35_combout ;
wire \banco_reg|banco~22_regout ;
wire \Ula|always0~0_combout ;
wire \Ula|always0~3_combout ;
wire \Ula|Decoder0~0_combout ;
wire \controle|WideOr2~0_combout ;
wire \Ula|Add0~22_combout ;
wire \Ula|Add0~37_combout ;
wire \Ula|Add0~40_combout ;
wire \Ula|Add0~43_combout ;
wire \Ula|Add0~44_combout ;
wire \Ula|Add0~46_combout ;
wire \Ula|Add0~48_combout ;
wire \banco_reg|banco~22feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \controle|WideOr0~0_combout ;
wire \controle|Decoder0~1_combout ;
wire \Ula|Mux8~0_combout ;
wire \Ula|Mux8~0clkctrl_outclk ;
wire \muxPosULA|ResultFinal[0]~0_combout ;
wire \controle|WideOr1~0_combout ;
wire \banco_reg|banco~51_combout ;
wire \banco_reg|banco~24_regout ;
wire \banco_reg|banco~50_combout ;
wire \banco_reg|banco~0_regout ;
wire \banco_reg|banco~48_combout ;
wire \banco_reg|banco~16_regout ;
wire \banco_reg|banco~52_combout ;
wire \banco_reg|banco~53_combout ;
wire \muxPreULA|ResultFinal[0]~0_combout ;
wire \muxPosULA|ResultFinal[1]~1_combout ;
wire \banco_reg|banco~49_combout ;
wire \banco_reg|banco~9_regout ;
wire \banco_reg|banco~25_regout ;
wire \banco_reg|banco~17_regout ;
wire \banco_reg|banco~1_regout ;
wire \banco_reg|banco~34_combout ;
wire \banco_reg|banco~35_combout ;
wire \banco_reg|banco~8_regout ;
wire \banco_reg|banco~32_combout ;
wire \banco_reg|banco~33_combout ;
wire \banco_reg|banco~26_regout ;
wire \banco_reg|banco~10_regout ;
wire \banco_reg|banco~2_regout ;
wire \banco_reg|banco~66_combout ;
wire \banco_reg|banco~67_combout ;
wire \Ula|Add0~25_combout ;
wire \Ula|Add0~17_combout ;
wire \controle|WideOr3~0_combout ;
wire \Ula|Add0~19_cout ;
wire \Ula|Add0~21 ;
wire \Ula|Add0~24 ;
wire \Ula|Add0~26_combout ;
wire \Ula|Add0~45_combout ;
wire \muxPosULA|ResultFinal[2]~2_combout ;
wire \banco_reg|banco~18_regout ;
wire \banco_reg|banco~36_combout ;
wire \banco_reg|banco~37_combout ;
wire \Ula|always0~1_combout ;
wire \banco_reg|banco~54_combout ;
wire \banco_reg|banco~55_combout ;
wire \muxPreULA|ResultFinal[1]~1_combout ;
wire \Ula|always0~2_combout ;
wire \banco_reg|banco~15_regout ;
wire \banco_reg|banco~23_regout ;
wire \banco_reg|banco~7_regout ;
wire \banco_reg|banco~46_combout ;
wire \banco_reg|banco~47_combout ;
wire \Ula|Add0~16_combout ;
wire \muxPosULA|ResultFinal[5]~5_combout ;
wire \banco_reg|banco~29_regout ;
wire \banco_reg|banco~5_regout ;
wire \banco_reg|banco~13_regout ;
wire \banco_reg|banco~56_combout ;
wire \banco_reg|banco~57_combout ;
wire \Ula|Add0~34_combout ;
wire \Ula|Add0~47_combout ;
wire \muxPosULA|ResultFinal[4]~4_combout ;
wire \banco_reg|banco~28_regout ;
wire \banco_reg|banco~12_regout ;
wire \banco_reg|banco~4_regout ;
wire \banco_reg|banco~60_combout ;
wire \banco_reg|banco~20_regout ;
wire \banco_reg|banco~61_combout ;
wire \Ula|Add0~31_combout ;
wire \muxPosULA|ResultFinal[3]~3_combout ;
wire \banco_reg|banco~11_regout ;
wire \banco_reg|banco~27_regout ;
wire \banco_reg|banco~19_regout ;
wire \banco_reg|banco~3_regout ;
wire \banco_reg|banco~58_combout ;
wire \banco_reg|banco~59_combout ;
wire \Ula|Add0~28_combout ;
wire \Ula|Add0~27 ;
wire \Ula|Add0~30 ;
wire \Ula|Add0~33 ;
wire \Ula|Add0~36 ;
wire \Ula|Add0~38_combout ;
wire \Ula|Add0~49_combout ;
wire \muxPosULA|ResultFinal[6]~6_combout ;
wire \banco_reg|banco~30_regout ;
wire \banco_reg|banco~6_regout ;
wire \banco_reg|banco~14_regout ;
wire \banco_reg|banco~44_combout ;
wire \banco_reg|banco~45_combout ;
wire \Ula|Add0~39 ;
wire \Ula|Add0~41_combout ;
wire \Ula|Add0~50_combout ;
wire \muxPosULA|ResultFinal[7]~7_combout ;
wire \banco_reg|banco~31_regout ;
wire \banco_reg|banco~64_combout ;
wire \banco_reg|banco~65_combout ;
wire \banco_reg|banco~62_combout ;
wire \banco_reg|banco~63_combout ;
wire \muxPreULA|ResultFinal[2]~2_combout ;
wire \Ula|always0~4_combout ;
wire \Ula|always0~5_combout ;
wire \Ula|always0~6_combout ;
wire \Ula|zerotmp~combout ;
wire \PC_module|PC[1]~0_combout ;
wire \PCnowSoma[0]~0_combout ;
wire \muxJUMP|ResultFinal[0]~0_combout ;
wire \controle|Decoder0~2_combout ;
wire \PCnowSoma[0]~1 ;
wire \PCnowSoma[1]~2_combout ;
wire \muxJUMP|ResultFinal[1]~1_combout ;
wire \muxJUMP|ResultFinal[4]~2_combout ;
wire \PCnowSoma[1]~3 ;
wire \PCnowSoma[2]~4_combout ;
wire \muxJUMP|ResultFinal[2]~3_combout ;
wire \controle|Decoder0~3_combout ;
wire \PCnowSoma[2]~5 ;
wire \PCnowSoma[3]~6_combout ;
wire \muxJUMP|ResultFinal[3]~4_combout ;
wire \PCnowSoma[3]~7 ;
wire \PCnowSoma[4]~8_combout ;
wire \muxJUMP|ResultFinal[4]~5_combout ;
wire \PCnowSoma[4]~9 ;
wire \PCnowSoma[5]~10_combout ;
wire \muxJUMP|ResultFinal[5]~6_combout ;
wire \PCnowSoma[5]~11 ;
wire \PCnowSoma[6]~12_combout ;
wire \muxJUMP|ResultFinal[6]~7_combout ;
wire \PCnowSoma[6]~13 ;
wire \PCnowSoma[7]~14_combout ;
wire \muxJUMP|ResultFinal[7]~8_combout ;
wire \banco_reg|banco~38_combout ;
wire \banco_reg|banco~39_combout ;
wire \banco_reg|banco~40_combout ;
wire \banco_reg|banco~41_combout ;
wire \banco_reg|banco~21_regout ;
wire \banco_reg|banco~42_combout ;
wire \banco_reg|banco~43_combout ;
wire \controle|Decoder0~0_combout ;
wire [7:0] \Ula|Resultado_ULA ;
wire [7:0] \PC_module|PC ;
wire [7:0] \instr~combout ;
wire [7:0] \DadoLido~combout ;


// Location: LCCOMB_X51_Y35_N12
cycloneii_lcell_comb \Ula|Add0~20 (
// Equation(s):
// \Ula|Add0~20_combout  = (\banco_reg|banco~33_combout  & ((\Ula|Add0~17_combout  & (\Ula|Add0~19_cout  & VCC)) # (!\Ula|Add0~17_combout  & (!\Ula|Add0~19_cout )))) # (!\banco_reg|banco~33_combout  & ((\Ula|Add0~17_combout  & (!\Ula|Add0~19_cout )) # 
// (!\Ula|Add0~17_combout  & ((\Ula|Add0~19_cout ) # (GND)))))
// \Ula|Add0~21  = CARRY((\banco_reg|banco~33_combout  & (!\Ula|Add0~17_combout  & !\Ula|Add0~19_cout )) # (!\banco_reg|banco~33_combout  & ((!\Ula|Add0~19_cout ) # (!\Ula|Add0~17_combout ))))

	.dataa(\banco_reg|banco~33_combout ),
	.datab(\Ula|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~19_cout ),
	.combout(\Ula|Add0~20_combout ),
	.cout(\Ula|Add0~21 ));
// synopsys translate_off
defparam \Ula|Add0~20 .lut_mask = 16'h9617;
defparam \Ula|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
cycloneii_lcell_comb \Ula|Add0~23 (
// Equation(s):
// \Ula|Add0~23_combout  = ((\Ula|Add0~22_combout  $ (\banco_reg|banco~35_combout  $ (!\Ula|Add0~21 )))) # (GND)
// \Ula|Add0~24  = CARRY((\Ula|Add0~22_combout  & ((\banco_reg|banco~35_combout ) # (!\Ula|Add0~21 ))) # (!\Ula|Add0~22_combout  & (\banco_reg|banco~35_combout  & !\Ula|Add0~21 )))

	.dataa(\Ula|Add0~22_combout ),
	.datab(\banco_reg|banco~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~21 ),
	.combout(\Ula|Add0~23_combout ),
	.cout(\Ula|Add0~24 ));
// synopsys translate_off
defparam \Ula|Add0~23 .lut_mask = 16'h698E;
defparam \Ula|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N18
cycloneii_lcell_comb \Ula|Add0~29 (
// Equation(s):
// \Ula|Add0~29_combout  = ((\banco_reg|banco~39_combout  $ (\Ula|Add0~28_combout  $ (!\Ula|Add0~27 )))) # (GND)
// \Ula|Add0~30  = CARRY((\banco_reg|banco~39_combout  & ((\Ula|Add0~28_combout ) # (!\Ula|Add0~27 ))) # (!\banco_reg|banco~39_combout  & (\Ula|Add0~28_combout  & !\Ula|Add0~27 )))

	.dataa(\banco_reg|banco~39_combout ),
	.datab(\Ula|Add0~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~27 ),
	.combout(\Ula|Add0~29_combout ),
	.cout(\Ula|Add0~30 ));
// synopsys translate_off
defparam \Ula|Add0~29 .lut_mask = 16'h698E;
defparam \Ula|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
cycloneii_lcell_comb \Ula|Add0~32 (
// Equation(s):
// \Ula|Add0~32_combout  = (\banco_reg|banco~41_combout  & ((\Ula|Add0~31_combout  & (\Ula|Add0~30  & VCC)) # (!\Ula|Add0~31_combout  & (!\Ula|Add0~30 )))) # (!\banco_reg|banco~41_combout  & ((\Ula|Add0~31_combout  & (!\Ula|Add0~30 )) # 
// (!\Ula|Add0~31_combout  & ((\Ula|Add0~30 ) # (GND)))))
// \Ula|Add0~33  = CARRY((\banco_reg|banco~41_combout  & (!\Ula|Add0~31_combout  & !\Ula|Add0~30 )) # (!\banco_reg|banco~41_combout  & ((!\Ula|Add0~30 ) # (!\Ula|Add0~31_combout ))))

	.dataa(\banco_reg|banco~41_combout ),
	.datab(\Ula|Add0~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~30 ),
	.combout(\Ula|Add0~32_combout ),
	.cout(\Ula|Add0~33 ));
// synopsys translate_off
defparam \Ula|Add0~32 .lut_mask = 16'h9617;
defparam \Ula|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
cycloneii_lcell_comb \Ula|Add0~35 (
// Equation(s):
// \Ula|Add0~35_combout  = ((\banco_reg|banco~43_combout  $ (\Ula|Add0~34_combout  $ (!\Ula|Add0~33 )))) # (GND)
// \Ula|Add0~36  = CARRY((\banco_reg|banco~43_combout  & ((\Ula|Add0~34_combout ) # (!\Ula|Add0~33 ))) # (!\banco_reg|banco~43_combout  & (\Ula|Add0~34_combout  & !\Ula|Add0~33 )))

	.dataa(\banco_reg|banco~43_combout ),
	.datab(\Ula|Add0~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~33 ),
	.combout(\Ula|Add0~35_combout ),
	.cout(\Ula|Add0~36 ));
// synopsys translate_off
defparam \Ula|Add0~35 .lut_mask = 16'h698E;
defparam \Ula|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y35_N21
cycloneii_lcell_ff \banco_reg|banco~22 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\banco_reg|banco~22feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~22_regout ));

// Location: LCCOMB_X46_Y35_N16
cycloneii_lcell_comb \Ula|always0~0 (
// Equation(s):
// \Ula|always0~0_combout  = (!\banco_reg|banco~45_combout  & (!\banco_reg|banco~41_combout  & (!\banco_reg|banco~43_combout  & !\banco_reg|banco~47_combout )))

	.dataa(\banco_reg|banco~45_combout ),
	.datab(\banco_reg|banco~41_combout ),
	.datac(\banco_reg|banco~43_combout ),
	.datad(\banco_reg|banco~47_combout ),
	.cin(gnd),
	.combout(\Ula|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~0 .lut_mask = 16'h0001;
defparam \Ula|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneii_lcell_comb \Ula|always0~3 (
// Equation(s):
// \Ula|always0~3_combout  = (\banco_reg|banco~59_combout ) # ((\banco_reg|banco~61_combout ) # (\banco_reg|banco~57_combout ))

	.dataa(vcc),
	.datab(\banco_reg|banco~59_combout ),
	.datac(\banco_reg|banco~61_combout ),
	.datad(\banco_reg|banco~57_combout ),
	.cin(gnd),
	.combout(\Ula|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~3 .lut_mask = 16'hFFFC;
defparam \Ula|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneii_lcell_comb \Ula|Decoder0~0 (
// Equation(s):
// \Ula|Decoder0~0_combout  = (\instr~combout [6] & (\instr~combout [5] & !\instr~combout [7]))

	.dataa(vcc),
	.datab(\instr~combout [6]),
	.datac(\instr~combout [5]),
	.datad(\instr~combout [7]),
	.cin(gnd),
	.combout(\Ula|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Decoder0~0 .lut_mask = 16'h00C0;
defparam \Ula|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N30
cycloneii_lcell_comb \controle|WideOr2~0 (
// Equation(s):
// \controle|WideOr2~0_combout  = ((!\instr~combout [5] & \instr~combout [6])) # (!\instr~combout [7])

	.dataa(vcc),
	.datab(\instr~combout [5]),
	.datac(\instr~combout [7]),
	.datad(\instr~combout [6]),
	.cin(gnd),
	.combout(\controle|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|WideOr2~0 .lut_mask = 16'h3F0F;
defparam \controle|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneii_lcell_comb \Ula|Add0~22 (
// Equation(s):
// \Ula|Add0~22_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & ((\banco_reg|banco~55_combout ))) # (!\controle|WideOr0~0_combout  & (\instr~combout [1]))))

	.dataa(\controle|WideOr0~0_combout ),
	.datab(\instr~combout [1]),
	.datac(\banco_reg|banco~55_combout ),
	.datad(\Ula|Add0~16_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~22 .lut_mask = 16'h1BE4;
defparam \Ula|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneii_lcell_comb \Ula|Add0~37 (
// Equation(s):
// \Ula|Add0~37_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & \banco_reg|banco~63_combout )))

	.dataa(\controle|WideOr0~0_combout ),
	.datab(\Ula|Add0~16_combout ),
	.datac(vcc),
	.datad(\banco_reg|banco~63_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~37 .lut_mask = 16'h66CC;
defparam \Ula|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneii_lcell_comb \Ula|Add0~40 (
// Equation(s):
// \Ula|Add0~40_combout  = \Ula|Add0~16_combout  $ (((\banco_reg|banco~65_combout  & \controle|WideOr0~0_combout )))

	.dataa(\banco_reg|banco~65_combout ),
	.datab(\Ula|Add0~16_combout ),
	.datac(vcc),
	.datad(\controle|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~40 .lut_mask = 16'h66CC;
defparam \Ula|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneii_lcell_comb \Ula|Add0~43 (
// Equation(s):
// \Ula|Add0~43_combout  = (\instr~combout [6] & ((\instr~combout [5] & ((\muxPreULA|ResultFinal[0]~0_combout ))) # (!\instr~combout [5] & (\Ula|Add0~20_combout )))) # (!\instr~combout [6] & (\Ula|Add0~20_combout ))

	.dataa(\Ula|Add0~20_combout ),
	.datab(\instr~combout [6]),
	.datac(\instr~combout [5]),
	.datad(\muxPreULA|ResultFinal[0]~0_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~43 .lut_mask = 16'hEA2A;
defparam \Ula|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneii_lcell_comb \Ula|Add0~44 (
// Equation(s):
// \Ula|Add0~44_combout  = (\instr~combout [5] & ((\instr~combout [6] & (\muxPreULA|ResultFinal[1]~1_combout )) # (!\instr~combout [6] & ((\Ula|Add0~23_combout ))))) # (!\instr~combout [5] & (((\Ula|Add0~23_combout ))))

	.dataa(\instr~combout [5]),
	.datab(\muxPreULA|ResultFinal[1]~1_combout ),
	.datac(\instr~combout [6]),
	.datad(\Ula|Add0~23_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~44 .lut_mask = 16'hDF80;
defparam \Ula|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneii_lcell_comb \Ula|Add0~46 (
// Equation(s):
// \Ula|Add0~46_combout  = (\Ula|Add0~29_combout  & ((!\instr~combout [6]) # (!\instr~combout [5])))

	.dataa(\instr~combout [5]),
	.datab(vcc),
	.datac(\instr~combout [6]),
	.datad(\Ula|Add0~29_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~46 .lut_mask = 16'h5F00;
defparam \Ula|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneii_lcell_comb \Ula|Add0~48 (
// Equation(s):
// \Ula|Add0~48_combout  = (\Ula|Add0~35_combout  & ((!\instr~combout [6]) # (!\instr~combout [5])))

	.dataa(vcc),
	.datab(\instr~combout [5]),
	.datac(\instr~combout [6]),
	.datad(\Ula|Add0~35_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~48 .lut_mask = 16'h3F00;
defparam \Ula|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[2]));
// synopsys translate_off
defparam \DadoLido[2]~I .input_async_reset = "none";
defparam \DadoLido[2]~I .input_power_up = "low";
defparam \DadoLido[2]~I .input_register_mode = "none";
defparam \DadoLido[2]~I .input_sync_reset = "none";
defparam \DadoLido[2]~I .oe_async_reset = "none";
defparam \DadoLido[2]~I .oe_power_up = "low";
defparam \DadoLido[2]~I .oe_register_mode = "none";
defparam \DadoLido[2]~I .oe_sync_reset = "none";
defparam \DadoLido[2]~I .operation_mode = "input";
defparam \DadoLido[2]~I .output_async_reset = "none";
defparam \DadoLido[2]~I .output_power_up = "low";
defparam \DadoLido[2]~I .output_register_mode = "none";
defparam \DadoLido[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[4]));
// synopsys translate_off
defparam \DadoLido[4]~I .input_async_reset = "none";
defparam \DadoLido[4]~I .input_power_up = "low";
defparam \DadoLido[4]~I .input_register_mode = "none";
defparam \DadoLido[4]~I .input_sync_reset = "none";
defparam \DadoLido[4]~I .oe_async_reset = "none";
defparam \DadoLido[4]~I .oe_power_up = "low";
defparam \DadoLido[4]~I .oe_register_mode = "none";
defparam \DadoLido[4]~I .oe_sync_reset = "none";
defparam \DadoLido[4]~I .operation_mode = "input";
defparam \DadoLido[4]~I .output_async_reset = "none";
defparam \DadoLido[4]~I .output_power_up = "low";
defparam \DadoLido[4]~I .output_register_mode = "none";
defparam \DadoLido[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneii_lcell_comb \banco_reg|banco~22feeder (
// Equation(s):
// \banco_reg|banco~22feeder_combout  = \muxPosULA|ResultFinal[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\muxPosULA|ResultFinal[6]~6_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~22feeder .lut_mask = 16'hFF00;
defparam \banco_reg|banco~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[0]));
// synopsys translate_off
defparam \instr[0]~I .input_async_reset = "none";
defparam \instr[0]~I .input_power_up = "low";
defparam \instr[0]~I .input_register_mode = "none";
defparam \instr[0]~I .input_sync_reset = "none";
defparam \instr[0]~I .oe_async_reset = "none";
defparam \instr[0]~I .oe_power_up = "low";
defparam \instr[0]~I .oe_register_mode = "none";
defparam \instr[0]~I .oe_sync_reset = "none";
defparam \instr[0]~I .operation_mode = "input";
defparam \instr[0]~I .output_async_reset = "none";
defparam \instr[0]~I .output_power_up = "low";
defparam \instr[0]~I .output_register_mode = "none";
defparam \instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[6]));
// synopsys translate_off
defparam \instr[6]~I .input_async_reset = "none";
defparam \instr[6]~I .input_power_up = "low";
defparam \instr[6]~I .input_register_mode = "none";
defparam \instr[6]~I .input_sync_reset = "none";
defparam \instr[6]~I .oe_async_reset = "none";
defparam \instr[6]~I .oe_power_up = "low";
defparam \instr[6]~I .oe_register_mode = "none";
defparam \instr[6]~I .oe_sync_reset = "none";
defparam \instr[6]~I .operation_mode = "input";
defparam \instr[6]~I .output_async_reset = "none";
defparam \instr[6]~I .output_power_up = "low";
defparam \instr[6]~I .output_register_mode = "none";
defparam \instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[5]));
// synopsys translate_off
defparam \instr[5]~I .input_async_reset = "none";
defparam \instr[5]~I .input_power_up = "low";
defparam \instr[5]~I .input_register_mode = "none";
defparam \instr[5]~I .input_sync_reset = "none";
defparam \instr[5]~I .oe_async_reset = "none";
defparam \instr[5]~I .oe_power_up = "low";
defparam \instr[5]~I .oe_register_mode = "none";
defparam \instr[5]~I .oe_sync_reset = "none";
defparam \instr[5]~I .operation_mode = "input";
defparam \instr[5]~I .output_async_reset = "none";
defparam \instr[5]~I .output_power_up = "low";
defparam \instr[5]~I .output_register_mode = "none";
defparam \instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[7]));
// synopsys translate_off
defparam \instr[7]~I .input_async_reset = "none";
defparam \instr[7]~I .input_power_up = "low";
defparam \instr[7]~I .input_register_mode = "none";
defparam \instr[7]~I .input_sync_reset = "none";
defparam \instr[7]~I .oe_async_reset = "none";
defparam \instr[7]~I .oe_power_up = "low";
defparam \instr[7]~I .oe_register_mode = "none";
defparam \instr[7]~I .oe_sync_reset = "none";
defparam \instr[7]~I .operation_mode = "input";
defparam \instr[7]~I .output_async_reset = "none";
defparam \instr[7]~I .output_power_up = "low";
defparam \instr[7]~I .output_register_mode = "none";
defparam \instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneii_lcell_comb \controle|WideOr0~0 (
// Equation(s):
// \controle|WideOr0~0_combout  = (\instr~combout [6] & (\instr~combout [7] & !\instr~combout [5])) # (!\instr~combout [6] & ((\instr~combout [5])))

	.dataa(vcc),
	.datab(\instr~combout [6]),
	.datac(\instr~combout [7]),
	.datad(\instr~combout [5]),
	.cin(gnd),
	.combout(\controle|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|WideOr0~0 .lut_mask = 16'h33C0;
defparam \controle|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[1]));
// synopsys translate_off
defparam \instr[1]~I .input_async_reset = "none";
defparam \instr[1]~I .input_power_up = "low";
defparam \instr[1]~I .input_register_mode = "none";
defparam \instr[1]~I .input_sync_reset = "none";
defparam \instr[1]~I .oe_async_reset = "none";
defparam \instr[1]~I .oe_power_up = "low";
defparam \instr[1]~I .oe_register_mode = "none";
defparam \instr[1]~I .oe_sync_reset = "none";
defparam \instr[1]~I .operation_mode = "input";
defparam \instr[1]~I .output_async_reset = "none";
defparam \instr[1]~I .output_power_up = "low";
defparam \instr[1]~I .output_register_mode = "none";
defparam \instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[0]));
// synopsys translate_off
defparam \DadoLido[0]~I .input_async_reset = "none";
defparam \DadoLido[0]~I .input_power_up = "low";
defparam \DadoLido[0]~I .input_register_mode = "none";
defparam \DadoLido[0]~I .input_sync_reset = "none";
defparam \DadoLido[0]~I .oe_async_reset = "none";
defparam \DadoLido[0]~I .oe_power_up = "low";
defparam \DadoLido[0]~I .oe_register_mode = "none";
defparam \DadoLido[0]~I .oe_sync_reset = "none";
defparam \DadoLido[0]~I .operation_mode = "input";
defparam \DadoLido[0]~I .output_async_reset = "none";
defparam \DadoLido[0]~I .output_power_up = "low";
defparam \DadoLido[0]~I .output_register_mode = "none";
defparam \DadoLido[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneii_lcell_comb \controle|Decoder0~1 (
// Equation(s):
// \controle|Decoder0~1_combout  = (\instr~combout [6] & (\instr~combout [7] & \instr~combout [5]))

	.dataa(\instr~combout [6]),
	.datab(\instr~combout [7]),
	.datac(vcc),
	.datad(\instr~combout [5]),
	.cin(gnd),
	.combout(\controle|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Decoder0~1 .lut_mask = 16'h8800;
defparam \controle|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneii_lcell_comb \Ula|Mux8~0 (
// Equation(s):
// \Ula|Mux8~0_combout  = (\instr~combout [6] & ((\instr~combout [7]) # (!\instr~combout [5]))) # (!\instr~combout [6] & ((\instr~combout [5]) # (!\instr~combout [7])))

	.dataa(\instr~combout [6]),
	.datab(\instr~combout [7]),
	.datac(vcc),
	.datad(\instr~combout [5]),
	.cin(gnd),
	.combout(\Ula|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Mux8~0 .lut_mask = 16'hDDBB;
defparam \Ula|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \Ula|Mux8~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Ula|Mux8~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Ula|Mux8~0clkctrl_outclk ));
// synopsys translate_off
defparam \Ula|Mux8~0clkctrl .clock_type = "global clock";
defparam \Ula|Mux8~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneii_lcell_comb \Ula|Resultado_ULA[0] (
// Equation(s):
// \Ula|Resultado_ULA [0] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Add0~43_combout )) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Resultado_ULA [0])))

	.dataa(\Ula|Add0~43_combout ),
	.datab(\Ula|Resultado_ULA [0]),
	.datac(vcc),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [0]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[0] .lut_mask = 16'hAACC;
defparam \Ula|Resultado_ULA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneii_lcell_comb \muxPosULA|ResultFinal[0]~0 (
// Equation(s):
// \muxPosULA|ResultFinal[0]~0_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [0])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [0])))

	.dataa(vcc),
	.datab(\DadoLido~combout [0]),
	.datac(\controle|Decoder0~1_combout ),
	.datad(\Ula|Resultado_ULA [0]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[0]~0 .lut_mask = 16'hCFC0;
defparam \muxPosULA|ResultFinal[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[4]));
// synopsys translate_off
defparam \instr[4]~I .input_async_reset = "none";
defparam \instr[4]~I .input_power_up = "low";
defparam \instr[4]~I .input_register_mode = "none";
defparam \instr[4]~I .input_sync_reset = "none";
defparam \instr[4]~I .oe_async_reset = "none";
defparam \instr[4]~I .oe_power_up = "low";
defparam \instr[4]~I .oe_register_mode = "none";
defparam \instr[4]~I .oe_sync_reset = "none";
defparam \instr[4]~I .operation_mode = "input";
defparam \instr[4]~I .output_async_reset = "none";
defparam \instr[4]~I .output_power_up = "low";
defparam \instr[4]~I .output_register_mode = "none";
defparam \instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneii_lcell_comb \controle|WideOr1~0 (
// Equation(s):
// \controle|WideOr1~0_combout  = (\instr~combout [6] & \instr~combout [5])

	.dataa(\instr~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\instr~combout [5]),
	.cin(gnd),
	.combout(\controle|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|WideOr1~0 .lut_mask = 16'hAA00;
defparam \controle|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneii_lcell_comb \banco_reg|banco~51 (
// Equation(s):
// \banco_reg|banco~51_combout  = (\instr~combout [3] & (\instr~combout [4] & (\instr~combout [7] $ (!\controle|WideOr1~0_combout ))))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [7]),
	.datac(\instr~combout [4]),
	.datad(\controle|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~51_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~51 .lut_mask = 16'h8020;
defparam \banco_reg|banco~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N31
cycloneii_lcell_ff \banco_reg|banco~24 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~24_regout ));

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[2]));
// synopsys translate_off
defparam \instr[2]~I .input_async_reset = "none";
defparam \instr[2]~I .input_power_up = "low";
defparam \instr[2]~I .input_register_mode = "none";
defparam \instr[2]~I .input_sync_reset = "none";
defparam \instr[2]~I .oe_async_reset = "none";
defparam \instr[2]~I .oe_power_up = "low";
defparam \instr[2]~I .oe_register_mode = "none";
defparam \instr[2]~I .oe_sync_reset = "none";
defparam \instr[2]~I .operation_mode = "input";
defparam \instr[2]~I .output_async_reset = "none";
defparam \instr[2]~I .output_power_up = "low";
defparam \instr[2]~I .output_register_mode = "none";
defparam \instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \instr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\instr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instr[3]));
// synopsys translate_off
defparam \instr[3]~I .input_async_reset = "none";
defparam \instr[3]~I .input_power_up = "low";
defparam \instr[3]~I .input_register_mode = "none";
defparam \instr[3]~I .input_sync_reset = "none";
defparam \instr[3]~I .oe_async_reset = "none";
defparam \instr[3]~I .oe_power_up = "low";
defparam \instr[3]~I .oe_register_mode = "none";
defparam \instr[3]~I .oe_sync_reset = "none";
defparam \instr[3]~I .operation_mode = "input";
defparam \instr[3]~I .output_async_reset = "none";
defparam \instr[3]~I .output_power_up = "low";
defparam \instr[3]~I .output_register_mode = "none";
defparam \instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneii_lcell_comb \banco_reg|banco~50 (
// Equation(s):
// \banco_reg|banco~50_combout  = (!\instr~combout [4] & (!\instr~combout [3] & (\instr~combout [7] $ (!\controle|WideOr1~0_combout ))))

	.dataa(\instr~combout [7]),
	.datab(\instr~combout [4]),
	.datac(\instr~combout [3]),
	.datad(\controle|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~50_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~50 .lut_mask = 16'h0201;
defparam \banco_reg|banco~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N31
cycloneii_lcell_ff \banco_reg|banco~0 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~0_regout ));

// Location: LCCOMB_X47_Y35_N24
cycloneii_lcell_comb \banco_reg|banco~48 (
// Equation(s):
// \banco_reg|banco~48_combout  = (\instr~combout [4] & (!\instr~combout [3] & (\instr~combout [7] $ (!\controle|WideOr1~0_combout ))))

	.dataa(\instr~combout [7]),
	.datab(\instr~combout [4]),
	.datac(\instr~combout [3]),
	.datad(\controle|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~48_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~48 .lut_mask = 16'h0804;
defparam \banco_reg|banco~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N5
cycloneii_lcell_ff \banco_reg|banco~16 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxPosULA|ResultFinal[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~16_regout ));

// Location: LCCOMB_X47_Y35_N30
cycloneii_lcell_comb \banco_reg|banco~52 (
// Equation(s):
// \banco_reg|banco~52_combout  = (\instr~combout [1] & (\instr~combout [2])) # (!\instr~combout [1] & ((\instr~combout [2] & ((\banco_reg|banco~16_regout ))) # (!\instr~combout [2] & (\banco_reg|banco~0_regout ))))

	.dataa(\instr~combout [1]),
	.datab(\instr~combout [2]),
	.datac(\banco_reg|banco~0_regout ),
	.datad(\banco_reg|banco~16_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~52_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~52 .lut_mask = 16'hDC98;
defparam \banco_reg|banco~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneii_lcell_comb \banco_reg|banco~53 (
// Equation(s):
// \banco_reg|banco~53_combout  = (\instr~combout [1] & ((\banco_reg|banco~52_combout  & ((\banco_reg|banco~24_regout ))) # (!\banco_reg|banco~52_combout  & (\banco_reg|banco~8_regout )))) # (!\instr~combout [1] & (((\banco_reg|banco~52_combout ))))

	.dataa(\banco_reg|banco~8_regout ),
	.datab(\instr~combout [1]),
	.datac(\banco_reg|banco~24_regout ),
	.datad(\banco_reg|banco~52_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~53_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~53 .lut_mask = 16'hF388;
defparam \banco_reg|banco~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneii_lcell_comb \muxPreULA|ResultFinal[0]~0 (
// Equation(s):
// \muxPreULA|ResultFinal[0]~0_combout  = (\controle|WideOr0~0_combout  & ((\banco_reg|banco~53_combout ))) # (!\controle|WideOr0~0_combout  & (\instr~combout [0]))

	.dataa(vcc),
	.datab(\controle|WideOr0~0_combout ),
	.datac(\instr~combout [0]),
	.datad(\banco_reg|banco~53_combout ),
	.cin(gnd),
	.combout(\muxPreULA|ResultFinal[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxPreULA|ResultFinal[0]~0 .lut_mask = 16'hFC30;
defparam \muxPreULA|ResultFinal[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[1]));
// synopsys translate_off
defparam \DadoLido[1]~I .input_async_reset = "none";
defparam \DadoLido[1]~I .input_power_up = "low";
defparam \DadoLido[1]~I .input_register_mode = "none";
defparam \DadoLido[1]~I .input_sync_reset = "none";
defparam \DadoLido[1]~I .oe_async_reset = "none";
defparam \DadoLido[1]~I .oe_power_up = "low";
defparam \DadoLido[1]~I .oe_register_mode = "none";
defparam \DadoLido[1]~I .oe_sync_reset = "none";
defparam \DadoLido[1]~I .operation_mode = "input";
defparam \DadoLido[1]~I .output_async_reset = "none";
defparam \DadoLido[1]~I .output_power_up = "low";
defparam \DadoLido[1]~I .output_register_mode = "none";
defparam \DadoLido[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneii_lcell_comb \Ula|Resultado_ULA[1] (
// Equation(s):
// \Ula|Resultado_ULA [1] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Add0~44_combout )) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Resultado_ULA [1])))

	.dataa(\Ula|Add0~44_combout ),
	.datab(\Ula|Resultado_ULA [1]),
	.datac(vcc),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [1]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[1] .lut_mask = 16'hAACC;
defparam \Ula|Resultado_ULA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneii_lcell_comb \muxPosULA|ResultFinal[1]~1 (
// Equation(s):
// \muxPosULA|ResultFinal[1]~1_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [1])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [1])))

	.dataa(vcc),
	.datab(\controle|Decoder0~1_combout ),
	.datac(\DadoLido~combout [1]),
	.datad(\Ula|Resultado_ULA [1]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[1]~1 .lut_mask = 16'hF3C0;
defparam \muxPosULA|ResultFinal[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneii_lcell_comb \banco_reg|banco~49 (
// Equation(s):
// \banco_reg|banco~49_combout  = (!\instr~combout [4] & (\instr~combout [3] & (\instr~combout [7] $ (!\controle|WideOr1~0_combout ))))

	.dataa(\instr~combout [7]),
	.datab(\instr~combout [4]),
	.datac(\instr~combout [3]),
	.datad(\controle|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~49_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~49 .lut_mask = 16'h2010;
defparam \banco_reg|banco~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N9
cycloneii_lcell_ff \banco_reg|banco~9 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~9_regout ));

// Location: LCFF_X48_Y35_N21
cycloneii_lcell_ff \banco_reg|banco~25 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~25_regout ));

// Location: LCFF_X48_Y35_N17
cycloneii_lcell_ff \banco_reg|banco~17 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~17_regout ));

// Location: LCFF_X47_Y35_N9
cycloneii_lcell_ff \banco_reg|banco~1 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~1_regout ));

// Location: LCCOMB_X48_Y35_N18
cycloneii_lcell_comb \banco_reg|banco~34 (
// Equation(s):
// \banco_reg|banco~34_combout  = (\instr~combout [3] & (\instr~combout [4])) # (!\instr~combout [3] & ((\instr~combout [4] & (\banco_reg|banco~17_regout )) # (!\instr~combout [4] & ((\banco_reg|banco~1_regout )))))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~17_regout ),
	.datad(\banco_reg|banco~1_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~34_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~34 .lut_mask = 16'hD9C8;
defparam \banco_reg|banco~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneii_lcell_comb \banco_reg|banco~35 (
// Equation(s):
// \banco_reg|banco~35_combout  = (\instr~combout [3] & ((\banco_reg|banco~34_combout  & ((\banco_reg|banco~25_regout ))) # (!\banco_reg|banco~34_combout  & (\banco_reg|banco~9_regout )))) # (!\instr~combout [3] & (((\banco_reg|banco~34_combout ))))

	.dataa(\instr~combout [3]),
	.datab(\banco_reg|banco~9_regout ),
	.datac(\banco_reg|banco~25_regout ),
	.datad(\banco_reg|banco~34_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~35_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~35 .lut_mask = 16'hF588;
defparam \banco_reg|banco~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N17
cycloneii_lcell_ff \banco_reg|banco~8 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~8_regout ));

// Location: LCCOMB_X47_Y35_N16
cycloneii_lcell_comb \banco_reg|banco~32 (
// Equation(s):
// \banco_reg|banco~32_combout  = (\instr~combout [3] & ((\instr~combout [4]) # ((\banco_reg|banco~8_regout )))) # (!\instr~combout [3] & (!\instr~combout [4] & ((\banco_reg|banco~0_regout ))))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~8_regout ),
	.datad(\banco_reg|banco~0_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~32_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~32 .lut_mask = 16'hB9A8;
defparam \banco_reg|banco~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneii_lcell_comb \banco_reg|banco~33 (
// Equation(s):
// \banco_reg|banco~33_combout  = (\instr~combout [4] & ((\banco_reg|banco~32_combout  & ((\banco_reg|banco~24_regout ))) # (!\banco_reg|banco~32_combout  & (\banco_reg|banco~16_regout )))) # (!\instr~combout [4] & (((\banco_reg|banco~32_combout ))))

	.dataa(\instr~combout [4]),
	.datab(\banco_reg|banco~16_regout ),
	.datac(\banco_reg|banco~24_regout ),
	.datad(\banco_reg|banco~32_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~33_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~33 .lut_mask = 16'hF588;
defparam \banco_reg|banco~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N25
cycloneii_lcell_ff \banco_reg|banco~26 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~26_regout ));

// Location: LCFF_X47_Y35_N7
cycloneii_lcell_ff \banco_reg|banco~10 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~10_regout ));

// Location: LCFF_X47_Y35_N29
cycloneii_lcell_ff \banco_reg|banco~2 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~2_regout ));

// Location: LCCOMB_X47_Y35_N18
cycloneii_lcell_comb \banco_reg|banco~66 (
// Equation(s):
// \banco_reg|banco~66_combout  = (\instr~combout [2] & (((\instr~combout [1]) # (\banco_reg|banco~18_regout )))) # (!\instr~combout [2] & (\banco_reg|banco~2_regout  & (!\instr~combout [1])))

	.dataa(\instr~combout [2]),
	.datab(\banco_reg|banco~2_regout ),
	.datac(\instr~combout [1]),
	.datad(\banco_reg|banco~18_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~66_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~66 .lut_mask = 16'hAEA4;
defparam \banco_reg|banco~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneii_lcell_comb \banco_reg|banco~67 (
// Equation(s):
// \banco_reg|banco~67_combout  = (\instr~combout [1] & ((\banco_reg|banco~66_combout  & (\banco_reg|banco~26_regout )) # (!\banco_reg|banco~66_combout  & ((\banco_reg|banco~10_regout ))))) # (!\instr~combout [1] & (((\banco_reg|banco~66_combout ))))

	.dataa(\instr~combout [1]),
	.datab(\banco_reg|banco~26_regout ),
	.datac(\banco_reg|banco~10_regout ),
	.datad(\banco_reg|banco~66_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~67_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~67 .lut_mask = 16'hDDA0;
defparam \banco_reg|banco~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneii_lcell_comb \Ula|Add0~25 (
// Equation(s):
// \Ula|Add0~25_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & ((\banco_reg|banco~67_combout ))) # (!\controle|WideOr0~0_combout  & (\instr~combout [2]))))

	.dataa(\Ula|Add0~16_combout ),
	.datab(\instr~combout [2]),
	.datac(\controle|WideOr0~0_combout ),
	.datad(\banco_reg|banco~67_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~25 .lut_mask = 16'h56A6;
defparam \Ula|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneii_lcell_comb \Ula|Add0~17 (
// Equation(s):
// \Ula|Add0~17_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & ((\banco_reg|banco~53_combout ))) # (!\controle|WideOr0~0_combout  & (\instr~combout [0]))))

	.dataa(\Ula|Add0~16_combout ),
	.datab(\instr~combout [0]),
	.datac(\controle|WideOr0~0_combout ),
	.datad(\banco_reg|banco~53_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~17 .lut_mask = 16'h56A6;
defparam \Ula|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
cycloneii_lcell_comb \controle|WideOr3~0 (
// Equation(s):
// \controle|WideOr3~0_combout  = ((!\instr~combout [5] & \instr~combout [7])) # (!\instr~combout [6])

	.dataa(vcc),
	.datab(\instr~combout [5]),
	.datac(\instr~combout [7]),
	.datad(\instr~combout [6]),
	.cin(gnd),
	.combout(\controle|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|WideOr3~0 .lut_mask = 16'h30FF;
defparam \controle|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
cycloneii_lcell_comb \Ula|Add0~19 (
// Equation(s):
// \Ula|Add0~19_cout  = CARRY((!\controle|WideOr3~0_combout ) # (!\controle|WideOr2~0_combout ))

	.dataa(\controle|WideOr2~0_combout ),
	.datab(\controle|WideOr3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Ula|Add0~19_cout ));
// synopsys translate_off
defparam \Ula|Add0~19 .lut_mask = 16'h0077;
defparam \Ula|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N16
cycloneii_lcell_comb \Ula|Add0~26 (
// Equation(s):
// \Ula|Add0~26_combout  = (\banco_reg|banco~37_combout  & ((\Ula|Add0~25_combout  & (\Ula|Add0~24  & VCC)) # (!\Ula|Add0~25_combout  & (!\Ula|Add0~24 )))) # (!\banco_reg|banco~37_combout  & ((\Ula|Add0~25_combout  & (!\Ula|Add0~24 )) # 
// (!\Ula|Add0~25_combout  & ((\Ula|Add0~24 ) # (GND)))))
// \Ula|Add0~27  = CARRY((\banco_reg|banco~37_combout  & (!\Ula|Add0~25_combout  & !\Ula|Add0~24 )) # (!\banco_reg|banco~37_combout  & ((!\Ula|Add0~24 ) # (!\Ula|Add0~25_combout ))))

	.dataa(\banco_reg|banco~37_combout ),
	.datab(\Ula|Add0~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~24 ),
	.combout(\Ula|Add0~26_combout ),
	.cout(\Ula|Add0~27 ));
// synopsys translate_off
defparam \Ula|Add0~26 .lut_mask = 16'h9617;
defparam \Ula|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneii_lcell_comb \Ula|Add0~45 (
// Equation(s):
// \Ula|Add0~45_combout  = (\instr~combout [5] & ((\instr~combout [6] & (\muxPreULA|ResultFinal[2]~2_combout )) # (!\instr~combout [6] & ((\Ula|Add0~26_combout ))))) # (!\instr~combout [5] & (((\Ula|Add0~26_combout ))))

	.dataa(\muxPreULA|ResultFinal[2]~2_combout ),
	.datab(\instr~combout [5]),
	.datac(\Ula|Add0~26_combout ),
	.datad(\instr~combout [6]),
	.cin(gnd),
	.combout(\Ula|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~45 .lut_mask = 16'hB8F0;
defparam \Ula|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneii_lcell_comb \Ula|Resultado_ULA[2] (
// Equation(s):
// \Ula|Resultado_ULA [2] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Add0~45_combout ))) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Resultado_ULA [2]))

	.dataa(\Ula|Resultado_ULA [2]),
	.datab(\Ula|Add0~45_combout ),
	.datac(vcc),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [2]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[2] .lut_mask = 16'hCCAA;
defparam \Ula|Resultado_ULA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneii_lcell_comb \muxPosULA|ResultFinal[2]~2 (
// Equation(s):
// \muxPosULA|ResultFinal[2]~2_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [2])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [2])))

	.dataa(\DadoLido~combout [2]),
	.datab(vcc),
	.datac(\controle|Decoder0~1_combout ),
	.datad(\Ula|Resultado_ULA [2]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[2]~2 .lut_mask = 16'hAFA0;
defparam \muxPosULA|ResultFinal[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N23
cycloneii_lcell_ff \banco_reg|banco~18 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxPosULA|ResultFinal[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~18_regout ));

// Location: LCCOMB_X47_Y35_N28
cycloneii_lcell_comb \banco_reg|banco~36 (
// Equation(s):
// \banco_reg|banco~36_combout  = (\instr~combout [3] & ((\instr~combout [4]) # ((\banco_reg|banco~10_regout )))) # (!\instr~combout [3] & (!\instr~combout [4] & (\banco_reg|banco~2_regout )))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~2_regout ),
	.datad(\banco_reg|banco~10_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~36_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~36 .lut_mask = 16'hBA98;
defparam \banco_reg|banco~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneii_lcell_comb \banco_reg|banco~37 (
// Equation(s):
// \banco_reg|banco~37_combout  = (\instr~combout [4] & ((\banco_reg|banco~36_combout  & ((\banco_reg|banco~26_regout ))) # (!\banco_reg|banco~36_combout  & (\banco_reg|banco~18_regout )))) # (!\instr~combout [4] & (((\banco_reg|banco~36_combout ))))

	.dataa(\instr~combout [4]),
	.datab(\banco_reg|banco~18_regout ),
	.datac(\banco_reg|banco~26_regout ),
	.datad(\banco_reg|banco~36_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~37_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~37 .lut_mask = 16'hF588;
defparam \banco_reg|banco~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneii_lcell_comb \Ula|always0~1 (
// Equation(s):
// \Ula|always0~1_combout  = (!\banco_reg|banco~39_combout  & (!\banco_reg|banco~35_combout  & (!\banco_reg|banco~33_combout  & !\banco_reg|banco~37_combout )))

	.dataa(\banco_reg|banco~39_combout ),
	.datab(\banco_reg|banco~35_combout ),
	.datac(\banco_reg|banco~33_combout ),
	.datad(\banco_reg|banco~37_combout ),
	.cin(gnd),
	.combout(\Ula|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~1 .lut_mask = 16'h0001;
defparam \Ula|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneii_lcell_comb \banco_reg|banco~54 (
// Equation(s):
// \banco_reg|banco~54_combout  = (\instr~combout [1] & ((\instr~combout [2]) # ((\banco_reg|banco~9_regout )))) # (!\instr~combout [1] & (!\instr~combout [2] & (\banco_reg|banco~1_regout )))

	.dataa(\instr~combout [1]),
	.datab(\instr~combout [2]),
	.datac(\banco_reg|banco~1_regout ),
	.datad(\banco_reg|banco~9_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~54_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~54 .lut_mask = 16'hBA98;
defparam \banco_reg|banco~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneii_lcell_comb \banco_reg|banco~55 (
// Equation(s):
// \banco_reg|banco~55_combout  = (\instr~combout [2] & ((\banco_reg|banco~54_combout  & ((\banco_reg|banco~25_regout ))) # (!\banco_reg|banco~54_combout  & (\banco_reg|banco~17_regout )))) # (!\instr~combout [2] & (((\banco_reg|banco~54_combout ))))

	.dataa(\banco_reg|banco~17_regout ),
	.datab(\instr~combout [2]),
	.datac(\banco_reg|banco~25_regout ),
	.datad(\banco_reg|banco~54_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~55_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~55 .lut_mask = 16'hF388;
defparam \banco_reg|banco~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneii_lcell_comb \muxPreULA|ResultFinal[1]~1 (
// Equation(s):
// \muxPreULA|ResultFinal[1]~1_combout  = (\controle|WideOr0~0_combout  & ((\banco_reg|banco~55_combout ))) # (!\controle|WideOr0~0_combout  & (\instr~combout [1]))

	.dataa(\instr~combout [1]),
	.datab(vcc),
	.datac(\banco_reg|banco~55_combout ),
	.datad(\controle|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\muxPreULA|ResultFinal[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxPreULA|ResultFinal[1]~1 .lut_mask = 16'hF0AA;
defparam \muxPreULA|ResultFinal[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneii_lcell_comb \Ula|always0~2 (
// Equation(s):
// \Ula|always0~2_combout  = (\Ula|always0~0_combout  & ((\Ula|always0~1_combout ) # ((!\muxPreULA|ResultFinal[0]~0_combout  & !\muxPreULA|ResultFinal[1]~1_combout )))) # (!\Ula|always0~0_combout  & (!\muxPreULA|ResultFinal[0]~0_combout  & 
// ((!\muxPreULA|ResultFinal[1]~1_combout ))))

	.dataa(\Ula|always0~0_combout ),
	.datab(\muxPreULA|ResultFinal[0]~0_combout ),
	.datac(\Ula|always0~1_combout ),
	.datad(\muxPreULA|ResultFinal[1]~1_combout ),
	.cin(gnd),
	.combout(\Ula|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~2 .lut_mask = 16'hA0B3;
defparam \Ula|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[7]));
// synopsys translate_off
defparam \DadoLido[7]~I .input_async_reset = "none";
defparam \DadoLido[7]~I .input_power_up = "low";
defparam \DadoLido[7]~I .input_register_mode = "none";
defparam \DadoLido[7]~I .input_sync_reset = "none";
defparam \DadoLido[7]~I .oe_async_reset = "none";
defparam \DadoLido[7]~I .oe_power_up = "low";
defparam \DadoLido[7]~I .oe_register_mode = "none";
defparam \DadoLido[7]~I .oe_sync_reset = "none";
defparam \DadoLido[7]~I .operation_mode = "input";
defparam \DadoLido[7]~I .output_async_reset = "none";
defparam \DadoLido[7]~I .output_power_up = "low";
defparam \DadoLido[7]~I .output_register_mode = "none";
defparam \DadoLido[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y35_N5
cycloneii_lcell_ff \banco_reg|banco~15 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~15_regout ));

// Location: LCFF_X46_Y35_N5
cycloneii_lcell_ff \banco_reg|banco~23 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~23_regout ));

// Location: LCFF_X47_Y35_N23
cycloneii_lcell_ff \banco_reg|banco~7 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[7]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~7_regout ));

// Location: LCCOMB_X46_Y35_N2
cycloneii_lcell_comb \banco_reg|banco~46 (
// Equation(s):
// \banco_reg|banco~46_combout  = (\instr~combout [3] & (\instr~combout [4])) # (!\instr~combout [3] & ((\instr~combout [4] & (\banco_reg|banco~23_regout )) # (!\instr~combout [4] & ((\banco_reg|banco~7_regout )))))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~23_regout ),
	.datad(\banco_reg|banco~7_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~46_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~46 .lut_mask = 16'hD9C8;
defparam \banco_reg|banco~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneii_lcell_comb \banco_reg|banco~47 (
// Equation(s):
// \banco_reg|banco~47_combout  = (\instr~combout [3] & ((\banco_reg|banco~46_combout  & (\banco_reg|banco~31_regout )) # (!\banco_reg|banco~46_combout  & ((\banco_reg|banco~15_regout ))))) # (!\instr~combout [3] & (((\banco_reg|banco~46_combout ))))

	.dataa(\instr~combout [3]),
	.datab(\banco_reg|banco~31_regout ),
	.datac(\banco_reg|banco~15_regout ),
	.datad(\banco_reg|banco~46_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~47_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~47 .lut_mask = 16'hDDA0;
defparam \banco_reg|banco~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[6]));
// synopsys translate_off
defparam \DadoLido[6]~I .input_async_reset = "none";
defparam \DadoLido[6]~I .input_power_up = "low";
defparam \DadoLido[6]~I .input_register_mode = "none";
defparam \DadoLido[6]~I .input_sync_reset = "none";
defparam \DadoLido[6]~I .oe_async_reset = "none";
defparam \DadoLido[6]~I .oe_power_up = "low";
defparam \DadoLido[6]~I .oe_register_mode = "none";
defparam \DadoLido[6]~I .oe_sync_reset = "none";
defparam \DadoLido[6]~I .operation_mode = "input";
defparam \DadoLido[6]~I .output_async_reset = "none";
defparam \DadoLido[6]~I .output_power_up = "low";
defparam \DadoLido[6]~I .output_register_mode = "none";
defparam \DadoLido[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneii_lcell_comb \Ula|Add0~16 (
// Equation(s):
// \Ula|Add0~16_combout  = (\instr~combout [6] & ((\instr~combout [5]) # (!\instr~combout [7]))) # (!\instr~combout [6] & (\instr~combout [7]))

	.dataa(\instr~combout [6]),
	.datab(\instr~combout [7]),
	.datac(vcc),
	.datad(\instr~combout [5]),
	.cin(gnd),
	.combout(\Ula|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~16 .lut_mask = 16'hEE66;
defparam \Ula|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[5]));
// synopsys translate_off
defparam \DadoLido[5]~I .input_async_reset = "none";
defparam \DadoLido[5]~I .input_power_up = "low";
defparam \DadoLido[5]~I .input_register_mode = "none";
defparam \DadoLido[5]~I .input_sync_reset = "none";
defparam \DadoLido[5]~I .oe_async_reset = "none";
defparam \DadoLido[5]~I .oe_power_up = "low";
defparam \DadoLido[5]~I .oe_register_mode = "none";
defparam \DadoLido[5]~I .oe_sync_reset = "none";
defparam \DadoLido[5]~I .operation_mode = "input";
defparam \DadoLido[5]~I .output_async_reset = "none";
defparam \DadoLido[5]~I .output_power_up = "low";
defparam \DadoLido[5]~I .output_register_mode = "none";
defparam \DadoLido[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneii_lcell_comb \Ula|Resultado_ULA[5] (
// Equation(s):
// \Ula|Resultado_ULA [5] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Add0~48_combout )) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Resultado_ULA [5])))

	.dataa(\Ula|Add0~48_combout ),
	.datab(\Ula|Resultado_ULA [5]),
	.datac(vcc),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [5]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[5] .lut_mask = 16'hAACC;
defparam \Ula|Resultado_ULA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneii_lcell_comb \muxPosULA|ResultFinal[5]~5 (
// Equation(s):
// \muxPosULA|ResultFinal[5]~5_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [5])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [5])))

	.dataa(vcc),
	.datab(\controle|Decoder0~1_combout ),
	.datac(\DadoLido~combout [5]),
	.datad(\Ula|Resultado_ULA [5]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[5]~5 .lut_mask = 16'hF3C0;
defparam \muxPosULA|ResultFinal[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N7
cycloneii_lcell_ff \banco_reg|banco~29 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~29_regout ));

// Location: LCFF_X50_Y35_N17
cycloneii_lcell_ff \banco_reg|banco~5 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~5_regout ));

// Location: LCFF_X49_Y35_N3
cycloneii_lcell_ff \banco_reg|banco~13 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~13_regout ));

// Location: LCCOMB_X50_Y35_N30
cycloneii_lcell_comb \banco_reg|banco~56 (
// Equation(s):
// \banco_reg|banco~56_combout  = (\instr~combout [2] & (\instr~combout [1])) # (!\instr~combout [2] & ((\instr~combout [1] & ((\banco_reg|banco~13_regout ))) # (!\instr~combout [1] & (\banco_reg|banco~5_regout ))))

	.dataa(\instr~combout [2]),
	.datab(\instr~combout [1]),
	.datac(\banco_reg|banco~5_regout ),
	.datad(\banco_reg|banco~13_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~56_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~56 .lut_mask = 16'hDC98;
defparam \banco_reg|banco~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneii_lcell_comb \banco_reg|banco~57 (
// Equation(s):
// \banco_reg|banco~57_combout  = (\instr~combout [2] & ((\banco_reg|banco~56_combout  & ((\banco_reg|banco~29_regout ))) # (!\banco_reg|banco~56_combout  & (\banco_reg|banco~21_regout )))) # (!\instr~combout [2] & (((\banco_reg|banco~56_combout ))))

	.dataa(\banco_reg|banco~21_regout ),
	.datab(\instr~combout [2]),
	.datac(\banco_reg|banco~29_regout ),
	.datad(\banco_reg|banco~56_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~57_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~57 .lut_mask = 16'hF388;
defparam \banco_reg|banco~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneii_lcell_comb \Ula|Add0~34 (
// Equation(s):
// \Ula|Add0~34_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & \banco_reg|banco~57_combout )))

	.dataa(\controle|WideOr0~0_combout ),
	.datab(\Ula|Add0~16_combout ),
	.datac(vcc),
	.datad(\banco_reg|banco~57_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~34 .lut_mask = 16'h66CC;
defparam \Ula|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N4
cycloneii_lcell_comb \Ula|Add0~47 (
// Equation(s):
// \Ula|Add0~47_combout  = (\Ula|Add0~32_combout  & ((!\instr~combout [5]) # (!\instr~combout [6])))

	.dataa(\Ula|Add0~32_combout ),
	.datab(\instr~combout [6]),
	.datac(vcc),
	.datad(\instr~combout [5]),
	.cin(gnd),
	.combout(\Ula|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~47 .lut_mask = 16'h22AA;
defparam \Ula|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneii_lcell_comb \Ula|Resultado_ULA[4] (
// Equation(s):
// \Ula|Resultado_ULA [4] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Add0~47_combout ))) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Resultado_ULA [4]))

	.dataa(\Ula|Resultado_ULA [4]),
	.datab(vcc),
	.datac(\Ula|Add0~47_combout ),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [4]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[4] .lut_mask = 16'hF0AA;
defparam \Ula|Resultado_ULA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneii_lcell_comb \muxPosULA|ResultFinal[4]~4 (
// Equation(s):
// \muxPosULA|ResultFinal[4]~4_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [4])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [4])))

	.dataa(\DadoLido~combout [4]),
	.datab(vcc),
	.datac(\controle|Decoder0~1_combout ),
	.datad(\Ula|Resultado_ULA [4]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[4]~4 .lut_mask = 16'hAFA0;
defparam \muxPosULA|ResultFinal[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N9
cycloneii_lcell_ff \banco_reg|banco~28 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxPosULA|ResultFinal[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~28_regout ));

// Location: LCFF_X47_Y35_N27
cycloneii_lcell_ff \banco_reg|banco~12 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~12_regout ));

// Location: LCFF_X47_Y35_N21
cycloneii_lcell_ff \banco_reg|banco~4 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~4_regout ));

// Location: LCCOMB_X47_Y35_N26
cycloneii_lcell_comb \banco_reg|banco~60 (
// Equation(s):
// \banco_reg|banco~60_combout  = (\instr~combout [2] & (\instr~combout [1])) # (!\instr~combout [2] & ((\instr~combout [1] & (\banco_reg|banco~12_regout )) # (!\instr~combout [1] & ((\banco_reg|banco~4_regout )))))

	.dataa(\instr~combout [2]),
	.datab(\instr~combout [1]),
	.datac(\banco_reg|banco~12_regout ),
	.datad(\banco_reg|banco~4_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~60_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~60 .lut_mask = 16'hD9C8;
defparam \banco_reg|banco~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N27
cycloneii_lcell_ff \banco_reg|banco~20 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~20_regout ));

// Location: LCCOMB_X46_Y35_N24
cycloneii_lcell_comb \banco_reg|banco~61 (
// Equation(s):
// \banco_reg|banco~61_combout  = (\instr~combout [2] & ((\banco_reg|banco~60_combout  & (\banco_reg|banco~28_regout )) # (!\banco_reg|banco~60_combout  & ((\banco_reg|banco~20_regout ))))) # (!\instr~combout [2] & (((\banco_reg|banco~60_combout ))))

	.dataa(\instr~combout [2]),
	.datab(\banco_reg|banco~28_regout ),
	.datac(\banco_reg|banco~60_combout ),
	.datad(\banco_reg|banco~20_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~61_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~61 .lut_mask = 16'hDAD0;
defparam \banco_reg|banco~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneii_lcell_comb \Ula|Add0~31 (
// Equation(s):
// \Ula|Add0~31_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & \banco_reg|banco~61_combout )))

	.dataa(\Ula|Add0~16_combout ),
	.datab(vcc),
	.datac(\controle|WideOr0~0_combout ),
	.datad(\banco_reg|banco~61_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~31 .lut_mask = 16'h5AAA;
defparam \Ula|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DadoLido[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DadoLido~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoLido[3]));
// synopsys translate_off
defparam \DadoLido[3]~I .input_async_reset = "none";
defparam \DadoLido[3]~I .input_power_up = "low";
defparam \DadoLido[3]~I .input_register_mode = "none";
defparam \DadoLido[3]~I .input_sync_reset = "none";
defparam \DadoLido[3]~I .oe_async_reset = "none";
defparam \DadoLido[3]~I .oe_power_up = "low";
defparam \DadoLido[3]~I .oe_register_mode = "none";
defparam \DadoLido[3]~I .oe_sync_reset = "none";
defparam \DadoLido[3]~I .operation_mode = "input";
defparam \DadoLido[3]~I .output_async_reset = "none";
defparam \DadoLido[3]~I .output_power_up = "low";
defparam \DadoLido[3]~I .output_register_mode = "none";
defparam \DadoLido[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneii_lcell_comb \Ula|Resultado_ULA[3] (
// Equation(s):
// \Ula|Resultado_ULA [3] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Add0~46_combout )) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Resultado_ULA [3])))

	.dataa(\Ula|Add0~46_combout ),
	.datab(vcc),
	.datac(\Ula|Resultado_ULA [3]),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [3]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[3] .lut_mask = 16'hAAF0;
defparam \Ula|Resultado_ULA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneii_lcell_comb \muxPosULA|ResultFinal[3]~3 (
// Equation(s):
// \muxPosULA|ResultFinal[3]~3_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [3])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [3])))

	.dataa(vcc),
	.datab(\controle|Decoder0~1_combout ),
	.datac(\DadoLido~combout [3]),
	.datad(\Ula|Resultado_ULA [3]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[3]~3 .lut_mask = 16'hF3C0;
defparam \muxPosULA|ResultFinal[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N1
cycloneii_lcell_ff \banco_reg|banco~11 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxPosULA|ResultFinal[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~11_regout ));

// Location: LCFF_X49_Y35_N17
cycloneii_lcell_ff \banco_reg|banco~27 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~27_regout ));

// Location: LCFF_X50_Y35_N25
cycloneii_lcell_ff \banco_reg|banco~19 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~19_regout ));

// Location: LCFF_X50_Y35_N3
cycloneii_lcell_ff \banco_reg|banco~3 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~3_regout ));

// Location: LCCOMB_X50_Y35_N18
cycloneii_lcell_comb \banco_reg|banco~58 (
// Equation(s):
// \banco_reg|banco~58_combout  = (\instr~combout [2] & ((\instr~combout [1]) # ((\banco_reg|banco~19_regout )))) # (!\instr~combout [2] & (!\instr~combout [1] & ((\banco_reg|banco~3_regout ))))

	.dataa(\instr~combout [2]),
	.datab(\instr~combout [1]),
	.datac(\banco_reg|banco~19_regout ),
	.datad(\banco_reg|banco~3_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~58_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~58 .lut_mask = 16'hB9A8;
defparam \banco_reg|banco~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneii_lcell_comb \banco_reg|banco~59 (
// Equation(s):
// \banco_reg|banco~59_combout  = (\instr~combout [1] & ((\banco_reg|banco~58_combout  & ((\banco_reg|banco~27_regout ))) # (!\banco_reg|banco~58_combout  & (\banco_reg|banco~11_regout )))) # (!\instr~combout [1] & (((\banco_reg|banco~58_combout ))))

	.dataa(\instr~combout [1]),
	.datab(\banco_reg|banco~11_regout ),
	.datac(\banco_reg|banco~27_regout ),
	.datad(\banco_reg|banco~58_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~59_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~59 .lut_mask = 16'hF588;
defparam \banco_reg|banco~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneii_lcell_comb \Ula|Add0~28 (
// Equation(s):
// \Ula|Add0~28_combout  = \Ula|Add0~16_combout  $ (((\controle|WideOr0~0_combout  & \banco_reg|banco~59_combout )))

	.dataa(\controle|WideOr0~0_combout ),
	.datab(\Ula|Add0~16_combout ),
	.datac(vcc),
	.datad(\banco_reg|banco~59_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~28 .lut_mask = 16'h66CC;
defparam \Ula|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N24
cycloneii_lcell_comb \Ula|Add0~38 (
// Equation(s):
// \Ula|Add0~38_combout  = (\Ula|Add0~37_combout  & ((\banco_reg|banco~45_combout  & (\Ula|Add0~36  & VCC)) # (!\banco_reg|banco~45_combout  & (!\Ula|Add0~36 )))) # (!\Ula|Add0~37_combout  & ((\banco_reg|banco~45_combout  & (!\Ula|Add0~36 )) # 
// (!\banco_reg|banco~45_combout  & ((\Ula|Add0~36 ) # (GND)))))
// \Ula|Add0~39  = CARRY((\Ula|Add0~37_combout  & (!\banco_reg|banco~45_combout  & !\Ula|Add0~36 )) # (!\Ula|Add0~37_combout  & ((!\Ula|Add0~36 ) # (!\banco_reg|banco~45_combout ))))

	.dataa(\Ula|Add0~37_combout ),
	.datab(\banco_reg|banco~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Ula|Add0~36 ),
	.combout(\Ula|Add0~38_combout ),
	.cout(\Ula|Add0~39 ));
// synopsys translate_off
defparam \Ula|Add0~38 .lut_mask = 16'h9617;
defparam \Ula|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N6
cycloneii_lcell_comb \Ula|Add0~49 (
// Equation(s):
// \Ula|Add0~49_combout  = (\Ula|Add0~38_combout  & ((!\instr~combout [6]) # (!\instr~combout [5])))

	.dataa(\instr~combout [5]),
	.datab(\instr~combout [6]),
	.datac(\Ula|Add0~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Ula|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~49 .lut_mask = 16'h7070;
defparam \Ula|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneii_lcell_comb \Ula|Resultado_ULA[6] (
// Equation(s):
// \Ula|Resultado_ULA [6] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Add0~49_combout ))) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Resultado_ULA [6]))

	.dataa(vcc),
	.datab(\Ula|Resultado_ULA [6]),
	.datac(\Ula|Add0~49_combout ),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [6]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[6] .lut_mask = 16'hF0CC;
defparam \Ula|Resultado_ULA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneii_lcell_comb \muxPosULA|ResultFinal[6]~6 (
// Equation(s):
// \muxPosULA|ResultFinal[6]~6_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [6])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [6])))

	.dataa(vcc),
	.datab(\DadoLido~combout [6]),
	.datac(\controle|Decoder0~1_combout ),
	.datad(\Ula|Resultado_ULA [6]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[6]~6 .lut_mask = 16'hCFC0;
defparam \muxPosULA|ResultFinal[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N15
cycloneii_lcell_ff \banco_reg|banco~30 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxPosULA|ResultFinal[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~30_regout ));

// Location: LCFF_X47_Y35_N3
cycloneii_lcell_ff \banco_reg|banco~6 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~6_regout ));

// Location: LCFF_X47_Y35_N13
cycloneii_lcell_ff \banco_reg|banco~14 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~14_regout ));

// Location: LCCOMB_X47_Y35_N2
cycloneii_lcell_comb \banco_reg|banco~44 (
// Equation(s):
// \banco_reg|banco~44_combout  = (\instr~combout [3] & ((\instr~combout [4]) # ((\banco_reg|banco~14_regout )))) # (!\instr~combout [3] & (!\instr~combout [4] & (\banco_reg|banco~6_regout )))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~6_regout ),
	.datad(\banco_reg|banco~14_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~44_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~44 .lut_mask = 16'hBA98;
defparam \banco_reg|banco~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneii_lcell_comb \banco_reg|banco~45 (
// Equation(s):
// \banco_reg|banco~45_combout  = (\instr~combout [4] & ((\banco_reg|banco~44_combout  & ((\banco_reg|banco~30_regout ))) # (!\banco_reg|banco~44_combout  & (\banco_reg|banco~22_regout )))) # (!\instr~combout [4] & (((\banco_reg|banco~44_combout ))))

	.dataa(\banco_reg|banco~22_regout ),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~30_regout ),
	.datad(\banco_reg|banco~44_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~45_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~45 .lut_mask = 16'hF388;
defparam \banco_reg|banco~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
cycloneii_lcell_comb \Ula|Add0~41 (
// Equation(s):
// \Ula|Add0~41_combout  = \Ula|Add0~40_combout  $ (\Ula|Add0~39  $ (!\banco_reg|banco~47_combout ))

	.dataa(\Ula|Add0~40_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\banco_reg|banco~47_combout ),
	.cin(\Ula|Add0~39 ),
	.combout(\Ula|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~41 .lut_mask = 16'h5AA5;
defparam \Ula|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
cycloneii_lcell_comb \Ula|Add0~50 (
// Equation(s):
// \Ula|Add0~50_combout  = (\Ula|Add0~41_combout  & ((!\instr~combout [6]) # (!\instr~combout [5])))

	.dataa(\instr~combout [5]),
	.datab(\instr~combout [6]),
	.datac(vcc),
	.datad(\Ula|Add0~41_combout ),
	.cin(gnd),
	.combout(\Ula|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|Add0~50 .lut_mask = 16'h7700;
defparam \Ula|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneii_lcell_comb \Ula|Resultado_ULA[7] (
// Equation(s):
// \Ula|Resultado_ULA [7] = (GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & ((\Ula|Add0~50_combout ))) # (!GLOBAL(\Ula|Mux8~0clkctrl_outclk ) & (\Ula|Resultado_ULA [7]))

	.dataa(\Ula|Resultado_ULA [7]),
	.datab(vcc),
	.datac(\Ula|Add0~50_combout ),
	.datad(\Ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Ula|Resultado_ULA [7]),
	.cout());
// synopsys translate_off
defparam \Ula|Resultado_ULA[7] .lut_mask = 16'hF0AA;
defparam \Ula|Resultado_ULA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneii_lcell_comb \muxPosULA|ResultFinal[7]~7 (
// Equation(s):
// \muxPosULA|ResultFinal[7]~7_combout  = (\controle|Decoder0~1_combout  & (\DadoLido~combout [7])) # (!\controle|Decoder0~1_combout  & ((\Ula|Resultado_ULA [7])))

	.dataa(vcc),
	.datab(\DadoLido~combout [7]),
	.datac(\controle|Decoder0~1_combout ),
	.datad(\Ula|Resultado_ULA [7]),
	.cin(gnd),
	.combout(\muxPosULA|ResultFinal[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxPosULA|ResultFinal[7]~7 .lut_mask = 16'hCFC0;
defparam \muxPosULA|ResultFinal[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N29
cycloneii_lcell_ff \banco_reg|banco~31 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxPosULA|ResultFinal[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_reg|banco~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~31_regout ));

// Location: LCCOMB_X46_Y35_N28
cycloneii_lcell_comb \banco_reg|banco~64 (
// Equation(s):
// \banco_reg|banco~64_combout  = (\instr~combout [1] & (((\instr~combout [2])))) # (!\instr~combout [1] & ((\instr~combout [2] & (\banco_reg|banco~23_regout )) # (!\instr~combout [2] & ((\banco_reg|banco~7_regout )))))

	.dataa(\instr~combout [1]),
	.datab(\banco_reg|banco~23_regout ),
	.datac(\instr~combout [2]),
	.datad(\banco_reg|banco~7_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~64_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~64 .lut_mask = 16'hE5E0;
defparam \banco_reg|banco~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneii_lcell_comb \banco_reg|banco~65 (
// Equation(s):
// \banco_reg|banco~65_combout  = (\instr~combout [1] & ((\banco_reg|banco~64_combout  & ((\banco_reg|banco~31_regout ))) # (!\banco_reg|banco~64_combout  & (\banco_reg|banco~15_regout )))) # (!\instr~combout [1] & (((\banco_reg|banco~64_combout ))))

	.dataa(\banco_reg|banco~15_regout ),
	.datab(\instr~combout [1]),
	.datac(\banco_reg|banco~31_regout ),
	.datad(\banco_reg|banco~64_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~65_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~65 .lut_mask = 16'hF388;
defparam \banco_reg|banco~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneii_lcell_comb \banco_reg|banco~62 (
// Equation(s):
// \banco_reg|banco~62_combout  = (\instr~combout [1] & ((\instr~combout [2]) # ((\banco_reg|banco~14_regout )))) # (!\instr~combout [1] & (!\instr~combout [2] & ((\banco_reg|banco~6_regout ))))

	.dataa(\instr~combout [1]),
	.datab(\instr~combout [2]),
	.datac(\banco_reg|banco~14_regout ),
	.datad(\banco_reg|banco~6_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~62_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~62 .lut_mask = 16'hB9A8;
defparam \banco_reg|banco~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneii_lcell_comb \banco_reg|banco~63 (
// Equation(s):
// \banco_reg|banco~63_combout  = (\instr~combout [2] & ((\banco_reg|banco~62_combout  & ((\banco_reg|banco~30_regout ))) # (!\banco_reg|banco~62_combout  & (\banco_reg|banco~22_regout )))) # (!\instr~combout [2] & (((\banco_reg|banco~62_combout ))))

	.dataa(\banco_reg|banco~22_regout ),
	.datab(\instr~combout [2]),
	.datac(\banco_reg|banco~62_combout ),
	.datad(\banco_reg|banco~30_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~63_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~63 .lut_mask = 16'hF838;
defparam \banco_reg|banco~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneii_lcell_comb \muxPreULA|ResultFinal[2]~2 (
// Equation(s):
// \muxPreULA|ResultFinal[2]~2_combout  = (\controle|WideOr0~0_combout  & (\banco_reg|banco~67_combout )) # (!\controle|WideOr0~0_combout  & ((\instr~combout [2])))

	.dataa(\banco_reg|banco~67_combout ),
	.datab(vcc),
	.datac(\instr~combout [2]),
	.datad(\controle|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\muxPreULA|ResultFinal[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxPreULA|ResultFinal[2]~2 .lut_mask = 16'hAAF0;
defparam \muxPreULA|ResultFinal[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneii_lcell_comb \Ula|always0~4 (
// Equation(s):
// \Ula|always0~4_combout  = (\muxPreULA|ResultFinal[2]~2_combout ) # ((\controle|WideOr0~0_combout  & ((\banco_reg|banco~65_combout ) # (\banco_reg|banco~63_combout ))))

	.dataa(\controle|WideOr0~0_combout ),
	.datab(\banco_reg|banco~65_combout ),
	.datac(\banco_reg|banco~63_combout ),
	.datad(\muxPreULA|ResultFinal[2]~2_combout ),
	.cin(gnd),
	.combout(\Ula|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~4 .lut_mask = 16'hFFA8;
defparam \Ula|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneii_lcell_comb \Ula|always0~5 (
// Equation(s):
// \Ula|always0~5_combout  = (\Ula|always0~3_combout  & ((\controle|WideOr0~0_combout ) # ((\Ula|always0~4_combout  & \Ula|always0~2_combout )))) # (!\Ula|always0~3_combout  & (((\Ula|always0~4_combout  & \Ula|always0~2_combout ))))

	.dataa(\Ula|always0~3_combout ),
	.datab(\controle|WideOr0~0_combout ),
	.datac(\Ula|always0~4_combout ),
	.datad(\Ula|always0~2_combout ),
	.cin(gnd),
	.combout(\Ula|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~5 .lut_mask = 16'hF888;
defparam \Ula|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneii_lcell_comb \Ula|always0~6 (
// Equation(s):
// \Ula|always0~6_combout  = (\Ula|always0~5_combout  & (\Ula|always0~0_combout  & ((\Ula|always0~1_combout )))) # (!\Ula|always0~5_combout  & (((\Ula|always0~2_combout ))))

	.dataa(\Ula|always0~0_combout ),
	.datab(\Ula|always0~2_combout ),
	.datac(\Ula|always0~1_combout ),
	.datad(\Ula|always0~5_combout ),
	.cin(gnd),
	.combout(\Ula|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Ula|always0~6 .lut_mask = 16'hA0CC;
defparam \Ula|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneii_lcell_comb \Ula|zerotmp (
// Equation(s):
// \Ula|zerotmp~combout  = (\Ula|Decoder0~0_combout  & ((\Ula|always0~6_combout ))) # (!\Ula|Decoder0~0_combout  & (\Ula|zerotmp~combout ))

	.dataa(\Ula|Decoder0~0_combout ),
	.datab(\Ula|zerotmp~combout ),
	.datac(vcc),
	.datad(\Ula|always0~6_combout ),
	.cin(gnd),
	.combout(\Ula|zerotmp~combout ),
	.cout());
// synopsys translate_off
defparam \Ula|zerotmp .lut_mask = 16'hEE44;
defparam \Ula|zerotmp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneii_lcell_comb \PC_module|PC[1]~0 (
// Equation(s):
// \PC_module|PC[1]~0_combout  = (\instr~combout [7] & (!\instr~combout [6] & (!\instr~combout [5]))) # (!\instr~combout [7] & (\instr~combout [6] & (\instr~combout [5] & \Ula|zerotmp~combout )))

	.dataa(\instr~combout [7]),
	.datab(\instr~combout [6]),
	.datac(\instr~combout [5]),
	.datad(\Ula|zerotmp~combout ),
	.cin(gnd),
	.combout(\PC_module|PC[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_module|PC[1]~0 .lut_mask = 16'h4202;
defparam \PC_module|PC[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N6
cycloneii_lcell_comb \PCnowSoma[0]~0 (
// Equation(s):
// \PCnowSoma[0]~0_combout  = \PC_module|PC [0] $ (VCC)
// \PCnowSoma[0]~1  = CARRY(\PC_module|PC [0])

	.dataa(vcc),
	.datab(\PC_module|PC [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCnowSoma[0]~0_combout ),
	.cout(\PCnowSoma[0]~1 ));
// synopsys translate_off
defparam \PCnowSoma[0]~0 .lut_mask = 16'h33CC;
defparam \PCnowSoma[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
cycloneii_lcell_comb \muxJUMP|ResultFinal[0]~0 (
// Equation(s):
// \muxJUMP|ResultFinal[0]~0_combout  = (\PC_module|PC[1]~0_combout  & (\instr~combout [0])) # (!\PC_module|PC[1]~0_combout  & ((\PCnowSoma[0]~0_combout )))

	.dataa(vcc),
	.datab(\instr~combout [0]),
	.datac(\PC_module|PC[1]~0_combout ),
	.datad(\PCnowSoma[0]~0_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[0]~0 .lut_mask = 16'hCFC0;
defparam \muxJUMP|ResultFinal[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N30
cycloneii_lcell_comb \controle|Decoder0~2 (
// Equation(s):
// \controle|Decoder0~2_combout  = ((\instr~combout [5]) # (!\instr~combout [6])) # (!\instr~combout [7])

	.dataa(\instr~combout [7]),
	.datab(vcc),
	.datac(\instr~combout [5]),
	.datad(\instr~combout [6]),
	.cin(gnd),
	.combout(\controle|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Decoder0~2 .lut_mask = 16'hF5FF;
defparam \controle|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N29
cycloneii_lcell_ff \PC_module|PC[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [0]));

// Location: LCCOMB_X44_Y35_N8
cycloneii_lcell_comb \PCnowSoma[1]~2 (
// Equation(s):
// \PCnowSoma[1]~2_combout  = (\PC_module|PC [1] & (!\PCnowSoma[0]~1 )) # (!\PC_module|PC [1] & ((\PCnowSoma[0]~1 ) # (GND)))
// \PCnowSoma[1]~3  = CARRY((!\PCnowSoma[0]~1 ) # (!\PC_module|PC [1]))

	.dataa(vcc),
	.datab(\PC_module|PC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[0]~1 ),
	.combout(\PCnowSoma[1]~2_combout ),
	.cout(\PCnowSoma[1]~3 ));
// synopsys translate_off
defparam \PCnowSoma[1]~2 .lut_mask = 16'h3C3F;
defparam \PCnowSoma[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N26
cycloneii_lcell_comb \muxJUMP|ResultFinal[1]~1 (
// Equation(s):
// \muxJUMP|ResultFinal[1]~1_combout  = (\PC_module|PC[1]~0_combout  & (\instr~combout [1])) # (!\PC_module|PC[1]~0_combout  & ((\PCnowSoma[1]~2_combout )))

	.dataa(vcc),
	.datab(\instr~combout [1]),
	.datac(\PC_module|PC[1]~0_combout ),
	.datad(\PCnowSoma[1]~2_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[1]~1 .lut_mask = 16'hCFC0;
defparam \muxJUMP|ResultFinal[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N27
cycloneii_lcell_ff \PC_module|PC[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [1]));

// Location: LCCOMB_X45_Y35_N12
cycloneii_lcell_comb \muxJUMP|ResultFinal[4]~2 (
// Equation(s):
// \muxJUMP|ResultFinal[4]~2_combout  = (\instr~combout [7] & ((\instr~combout [6]) # ((\instr~combout [5])))) # (!\instr~combout [7] & (((!\Ula|zerotmp~combout ) # (!\instr~combout [5])) # (!\instr~combout [6])))

	.dataa(\instr~combout [7]),
	.datab(\instr~combout [6]),
	.datac(\instr~combout [5]),
	.datad(\Ula|zerotmp~combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[4]~2 .lut_mask = 16'hBDFD;
defparam \muxJUMP|ResultFinal[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
cycloneii_lcell_comb \PCnowSoma[2]~4 (
// Equation(s):
// \PCnowSoma[2]~4_combout  = (\PC_module|PC [2] & (\PCnowSoma[1]~3  $ (GND))) # (!\PC_module|PC [2] & (!\PCnowSoma[1]~3  & VCC))
// \PCnowSoma[2]~5  = CARRY((\PC_module|PC [2] & !\PCnowSoma[1]~3 ))

	.dataa(vcc),
	.datab(\PC_module|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[1]~3 ),
	.combout(\PCnowSoma[2]~4_combout ),
	.cout(\PCnowSoma[2]~5 ));
// synopsys translate_off
defparam \PCnowSoma[2]~4 .lut_mask = 16'hC30C;
defparam \PCnowSoma[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneii_lcell_comb \muxJUMP|ResultFinal[2]~3 (
// Equation(s):
// \muxJUMP|ResultFinal[2]~3_combout  = (\controle|Decoder0~3_combout  & ((\instr~combout [2]) # ((\muxJUMP|ResultFinal[4]~2_combout  & \PCnowSoma[2]~4_combout )))) # (!\controle|Decoder0~3_combout  & (((\muxJUMP|ResultFinal[4]~2_combout  & 
// \PCnowSoma[2]~4_combout ))))

	.dataa(\controle|Decoder0~3_combout ),
	.datab(\instr~combout [2]),
	.datac(\muxJUMP|ResultFinal[4]~2_combout ),
	.datad(\PCnowSoma[2]~4_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[2]~3 .lut_mask = 16'hF888;
defparam \muxJUMP|ResultFinal[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N1
cycloneii_lcell_ff \PC_module|PC[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [2]));

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \controle|Decoder0~3 (
// Equation(s):
// \controle|Decoder0~3_combout  = (!\instr~combout [6] & (!\instr~combout [5] & \instr~combout [7]))

	.dataa(vcc),
	.datab(\instr~combout [6]),
	.datac(\instr~combout [5]),
	.datad(\instr~combout [7]),
	.cin(gnd),
	.combout(\controle|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Decoder0~3 .lut_mask = 16'h0300;
defparam \controle|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N12
cycloneii_lcell_comb \PCnowSoma[3]~6 (
// Equation(s):
// \PCnowSoma[3]~6_combout  = (\PC_module|PC [3] & (!\PCnowSoma[2]~5 )) # (!\PC_module|PC [3] & ((\PCnowSoma[2]~5 ) # (GND)))
// \PCnowSoma[3]~7  = CARRY((!\PCnowSoma[2]~5 ) # (!\PC_module|PC [3]))

	.dataa(vcc),
	.datab(\PC_module|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[2]~5 ),
	.combout(\PCnowSoma[3]~6_combout ),
	.cout(\PCnowSoma[3]~7 ));
// synopsys translate_off
defparam \PCnowSoma[3]~6 .lut_mask = 16'h3C3F;
defparam \PCnowSoma[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneii_lcell_comb \muxJUMP|ResultFinal[3]~4 (
// Equation(s):
// \muxJUMP|ResultFinal[3]~4_combout  = (\instr~combout [3] & ((\controle|Decoder0~3_combout ) # ((\muxJUMP|ResultFinal[4]~2_combout  & \PCnowSoma[3]~6_combout )))) # (!\instr~combout [3] & (((\muxJUMP|ResultFinal[4]~2_combout  & \PCnowSoma[3]~6_combout ))))

	.dataa(\instr~combout [3]),
	.datab(\controle|Decoder0~3_combout ),
	.datac(\muxJUMP|ResultFinal[4]~2_combout ),
	.datad(\PCnowSoma[3]~6_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[3]~4 .lut_mask = 16'hF888;
defparam \muxJUMP|ResultFinal[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N31
cycloneii_lcell_ff \PC_module|PC[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [3]));

// Location: LCCOMB_X44_Y35_N14
cycloneii_lcell_comb \PCnowSoma[4]~8 (
// Equation(s):
// \PCnowSoma[4]~8_combout  = (\PC_module|PC [4] & (\PCnowSoma[3]~7  $ (GND))) # (!\PC_module|PC [4] & (!\PCnowSoma[3]~7  & VCC))
// \PCnowSoma[4]~9  = CARRY((\PC_module|PC [4] & !\PCnowSoma[3]~7 ))

	.dataa(vcc),
	.datab(\PC_module|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[3]~7 ),
	.combout(\PCnowSoma[4]~8_combout ),
	.cout(\PCnowSoma[4]~9 ));
// synopsys translate_off
defparam \PCnowSoma[4]~8 .lut_mask = 16'hC30C;
defparam \PCnowSoma[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
cycloneii_lcell_comb \muxJUMP|ResultFinal[4]~5 (
// Equation(s):
// \muxJUMP|ResultFinal[4]~5_combout  = (\controle|Decoder0~3_combout  & ((\instr~combout [4]) # ((\muxJUMP|ResultFinal[4]~2_combout  & \PCnowSoma[4]~8_combout )))) # (!\controle|Decoder0~3_combout  & (((\muxJUMP|ResultFinal[4]~2_combout  & 
// \PCnowSoma[4]~8_combout ))))

	.dataa(\controle|Decoder0~3_combout ),
	.datab(\instr~combout [4]),
	.datac(\muxJUMP|ResultFinal[4]~2_combout ),
	.datad(\PCnowSoma[4]~8_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[4]~5 .lut_mask = 16'hF888;
defparam \muxJUMP|ResultFinal[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N3
cycloneii_lcell_ff \PC_module|PC[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[4]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [4]));

// Location: LCCOMB_X44_Y35_N16
cycloneii_lcell_comb \PCnowSoma[5]~10 (
// Equation(s):
// \PCnowSoma[5]~10_combout  = (\PC_module|PC [5] & (!\PCnowSoma[4]~9 )) # (!\PC_module|PC [5] & ((\PCnowSoma[4]~9 ) # (GND)))
// \PCnowSoma[5]~11  = CARRY((!\PCnowSoma[4]~9 ) # (!\PC_module|PC [5]))

	.dataa(vcc),
	.datab(\PC_module|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[4]~9 ),
	.combout(\PCnowSoma[5]~10_combout ),
	.cout(\PCnowSoma[5]~11 ));
// synopsys translate_off
defparam \PCnowSoma[5]~10 .lut_mask = 16'h3C3F;
defparam \PCnowSoma[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
cycloneii_lcell_comb \muxJUMP|ResultFinal[5]~6 (
// Equation(s):
// \muxJUMP|ResultFinal[5]~6_combout  = (!\PC_module|PC[1]~0_combout  & \PCnowSoma[5]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_module|PC[1]~0_combout ),
	.datad(\PCnowSoma[5]~10_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[5]~6 .lut_mask = 16'h0F00;
defparam \muxJUMP|ResultFinal[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N5
cycloneii_lcell_ff \PC_module|PC[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [5]));

// Location: LCCOMB_X44_Y35_N18
cycloneii_lcell_comb \PCnowSoma[6]~12 (
// Equation(s):
// \PCnowSoma[6]~12_combout  = (\PC_module|PC [6] & (\PCnowSoma[5]~11  $ (GND))) # (!\PC_module|PC [6] & (!\PCnowSoma[5]~11  & VCC))
// \PCnowSoma[6]~13  = CARRY((\PC_module|PC [6] & !\PCnowSoma[5]~11 ))

	.dataa(vcc),
	.datab(\PC_module|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[5]~11 ),
	.combout(\PCnowSoma[6]~12_combout ),
	.cout(\PCnowSoma[6]~13 ));
// synopsys translate_off
defparam \PCnowSoma[6]~12 .lut_mask = 16'hC30C;
defparam \PCnowSoma[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
cycloneii_lcell_comb \muxJUMP|ResultFinal[6]~7 (
// Equation(s):
// \muxJUMP|ResultFinal[6]~7_combout  = (!\PC_module|PC[1]~0_combout  & \PCnowSoma[6]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_module|PC[1]~0_combout ),
	.datad(\PCnowSoma[6]~12_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[6]~7 .lut_mask = 16'h0F00;
defparam \muxJUMP|ResultFinal[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N23
cycloneii_lcell_ff \PC_module|PC[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[6]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [6]));

// Location: LCCOMB_X44_Y35_N20
cycloneii_lcell_comb \PCnowSoma[7]~14 (
// Equation(s):
// \PCnowSoma[7]~14_combout  = \PC_module|PC [7] $ (\PCnowSoma[6]~13 )

	.dataa(\PC_module|PC [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PCnowSoma[6]~13 ),
	.combout(\PCnowSoma[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PCnowSoma[7]~14 .lut_mask = 16'h5A5A;
defparam \PCnowSoma[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N24
cycloneii_lcell_comb \muxJUMP|ResultFinal[7]~8 (
// Equation(s):
// \muxJUMP|ResultFinal[7]~8_combout  = (!\PC_module|PC[1]~0_combout  & \PCnowSoma[7]~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC_module|PC[1]~0_combout ),
	.datad(\PCnowSoma[7]~14_combout ),
	.cin(gnd),
	.combout(\muxJUMP|ResultFinal[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxJUMP|ResultFinal[7]~8 .lut_mask = 16'h0F00;
defparam \muxJUMP|ResultFinal[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N25
cycloneii_lcell_ff \PC_module|PC[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\muxJUMP|ResultFinal[7]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controle|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC_module|PC [7]));

// Location: LCCOMB_X50_Y35_N28
cycloneii_lcell_comb \banco_reg|banco~38 (
// Equation(s):
// \banco_reg|banco~38_combout  = (\instr~combout [4] & ((\instr~combout [3]) # ((\banco_reg|banco~19_regout )))) # (!\instr~combout [4] & (!\instr~combout [3] & ((\banco_reg|banco~3_regout ))))

	.dataa(\instr~combout [4]),
	.datab(\instr~combout [3]),
	.datac(\banco_reg|banco~19_regout ),
	.datad(\banco_reg|banco~3_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~38_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~38 .lut_mask = 16'hB9A8;
defparam \banco_reg|banco~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneii_lcell_comb \banco_reg|banco~39 (
// Equation(s):
// \banco_reg|banco~39_combout  = (\instr~combout [3] & ((\banco_reg|banco~38_combout  & ((\banco_reg|banco~27_regout ))) # (!\banco_reg|banco~38_combout  & (\banco_reg|banco~11_regout )))) # (!\instr~combout [3] & (((\banco_reg|banco~38_combout ))))

	.dataa(\instr~combout [3]),
	.datab(\banco_reg|banco~11_regout ),
	.datac(\banco_reg|banco~27_regout ),
	.datad(\banco_reg|banco~38_combout ),
	.cin(gnd),
	.combout(\banco_reg|banco~39_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~39 .lut_mask = 16'hF588;
defparam \banco_reg|banco~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneii_lcell_comb \banco_reg|banco~40 (
// Equation(s):
// \banco_reg|banco~40_combout  = (\instr~combout [3] & ((\instr~combout [4]) # ((\banco_reg|banco~12_regout )))) # (!\instr~combout [3] & (!\instr~combout [4] & (\banco_reg|banco~4_regout )))

	.dataa(\instr~combout [3]),
	.datab(\instr~combout [4]),
	.datac(\banco_reg|banco~4_regout ),
	.datad(\banco_reg|banco~12_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~40_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~40 .lut_mask = 16'hBA98;
defparam \banco_reg|banco~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneii_lcell_comb \banco_reg|banco~41 (
// Equation(s):
// \banco_reg|banco~41_combout  = (\banco_reg|banco~40_combout  & (((\banco_reg|banco~28_regout ) # (!\instr~combout [4])))) # (!\banco_reg|banco~40_combout  & (\banco_reg|banco~20_regout  & ((\instr~combout [4]))))

	.dataa(\banco_reg|banco~20_regout ),
	.datab(\banco_reg|banco~28_regout ),
	.datac(\banco_reg|banco~40_combout ),
	.datad(\instr~combout [4]),
	.cin(gnd),
	.combout(\banco_reg|banco~41_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~41 .lut_mask = 16'hCAF0;
defparam \banco_reg|banco~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y35_N11
cycloneii_lcell_ff \banco_reg|banco~21 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\muxPosULA|ResultFinal[5]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_reg|banco~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\banco_reg|banco~21_regout ));

// Location: LCCOMB_X50_Y35_N14
cycloneii_lcell_comb \banco_reg|banco~42 (
// Equation(s):
// \banco_reg|banco~42_combout  = (\instr~combout [4] & ((\instr~combout [3]) # ((\banco_reg|banco~21_regout )))) # (!\instr~combout [4] & (!\instr~combout [3] & (\banco_reg|banco~5_regout )))

	.dataa(\instr~combout [4]),
	.datab(\instr~combout [3]),
	.datac(\banco_reg|banco~5_regout ),
	.datad(\banco_reg|banco~21_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~42_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~42 .lut_mask = 16'hBA98;
defparam \banco_reg|banco~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneii_lcell_comb \banco_reg|banco~43 (
// Equation(s):
// \banco_reg|banco~43_combout  = (\instr~combout [3] & ((\banco_reg|banco~42_combout  & (\banco_reg|banco~29_regout )) # (!\banco_reg|banco~42_combout  & ((\banco_reg|banco~13_regout ))))) # (!\instr~combout [3] & (((\banco_reg|banco~42_combout ))))

	.dataa(\instr~combout [3]),
	.datab(\banco_reg|banco~29_regout ),
	.datac(\banco_reg|banco~42_combout ),
	.datad(\banco_reg|banco~13_regout ),
	.cin(gnd),
	.combout(\banco_reg|banco~43_combout ),
	.cout());
// synopsys translate_off
defparam \banco_reg|banco~43 .lut_mask = 16'hDAD0;
defparam \banco_reg|banco~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneii_lcell_comb \controle|Decoder0~0 (
// Equation(s):
// \controle|Decoder0~0_combout  = (\instr~combout [5] & (!\instr~combout [6] & \instr~combout [7]))

	.dataa(\instr~combout [5]),
	.datab(\instr~combout [6]),
	.datac(vcc),
	.datad(\instr~combout [7]),
	.cin(gnd),
	.combout(\controle|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controle|Decoder0~0 .lut_mask = 16'h2200;
defparam \controle|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(\PC_module|PC [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(\PC_module|PC [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\PC_module|PC [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(\PC_module|PC [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\PC_module|PC [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\PC_module|PC [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\PC_module|PC [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\PC_module|PC [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[0]~I (
	.datain(\instr~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[0]));
// synopsys translate_off
defparam \Endereco[0]~I .input_async_reset = "none";
defparam \Endereco[0]~I .input_power_up = "low";
defparam \Endereco[0]~I .input_register_mode = "none";
defparam \Endereco[0]~I .input_sync_reset = "none";
defparam \Endereco[0]~I .oe_async_reset = "none";
defparam \Endereco[0]~I .oe_power_up = "low";
defparam \Endereco[0]~I .oe_register_mode = "none";
defparam \Endereco[0]~I .oe_sync_reset = "none";
defparam \Endereco[0]~I .operation_mode = "output";
defparam \Endereco[0]~I .output_async_reset = "none";
defparam \Endereco[0]~I .output_power_up = "low";
defparam \Endereco[0]~I .output_register_mode = "none";
defparam \Endereco[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[1]~I (
	.datain(\instr~combout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[1]));
// synopsys translate_off
defparam \Endereco[1]~I .input_async_reset = "none";
defparam \Endereco[1]~I .input_power_up = "low";
defparam \Endereco[1]~I .input_register_mode = "none";
defparam \Endereco[1]~I .input_sync_reset = "none";
defparam \Endereco[1]~I .oe_async_reset = "none";
defparam \Endereco[1]~I .oe_power_up = "low";
defparam \Endereco[1]~I .oe_register_mode = "none";
defparam \Endereco[1]~I .oe_sync_reset = "none";
defparam \Endereco[1]~I .operation_mode = "output";
defparam \Endereco[1]~I .output_async_reset = "none";
defparam \Endereco[1]~I .output_power_up = "low";
defparam \Endereco[1]~I .output_register_mode = "none";
defparam \Endereco[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[2]~I (
	.datain(\instr~combout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[2]));
// synopsys translate_off
defparam \Endereco[2]~I .input_async_reset = "none";
defparam \Endereco[2]~I .input_power_up = "low";
defparam \Endereco[2]~I .input_register_mode = "none";
defparam \Endereco[2]~I .input_sync_reset = "none";
defparam \Endereco[2]~I .oe_async_reset = "none";
defparam \Endereco[2]~I .oe_power_up = "low";
defparam \Endereco[2]~I .oe_register_mode = "none";
defparam \Endereco[2]~I .oe_sync_reset = "none";
defparam \Endereco[2]~I .operation_mode = "output";
defparam \Endereco[2]~I .output_async_reset = "none";
defparam \Endereco[2]~I .output_power_up = "low";
defparam \Endereco[2]~I .output_register_mode = "none";
defparam \Endereco[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[3]));
// synopsys translate_off
defparam \Endereco[3]~I .input_async_reset = "none";
defparam \Endereco[3]~I .input_power_up = "low";
defparam \Endereco[3]~I .input_register_mode = "none";
defparam \Endereco[3]~I .input_sync_reset = "none";
defparam \Endereco[3]~I .oe_async_reset = "none";
defparam \Endereco[3]~I .oe_power_up = "low";
defparam \Endereco[3]~I .oe_register_mode = "none";
defparam \Endereco[3]~I .oe_sync_reset = "none";
defparam \Endereco[3]~I .operation_mode = "output";
defparam \Endereco[3]~I .output_async_reset = "none";
defparam \Endereco[3]~I .output_power_up = "low";
defparam \Endereco[3]~I .output_register_mode = "none";
defparam \Endereco[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[4]));
// synopsys translate_off
defparam \Endereco[4]~I .input_async_reset = "none";
defparam \Endereco[4]~I .input_power_up = "low";
defparam \Endereco[4]~I .input_register_mode = "none";
defparam \Endereco[4]~I .input_sync_reset = "none";
defparam \Endereco[4]~I .oe_async_reset = "none";
defparam \Endereco[4]~I .oe_power_up = "low";
defparam \Endereco[4]~I .oe_register_mode = "none";
defparam \Endereco[4]~I .oe_sync_reset = "none";
defparam \Endereco[4]~I .operation_mode = "output";
defparam \Endereco[4]~I .output_async_reset = "none";
defparam \Endereco[4]~I .output_power_up = "low";
defparam \Endereco[4]~I .output_register_mode = "none";
defparam \Endereco[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[5]));
// synopsys translate_off
defparam \Endereco[5]~I .input_async_reset = "none";
defparam \Endereco[5]~I .input_power_up = "low";
defparam \Endereco[5]~I .input_register_mode = "none";
defparam \Endereco[5]~I .input_sync_reset = "none";
defparam \Endereco[5]~I .oe_async_reset = "none";
defparam \Endereco[5]~I .oe_power_up = "low";
defparam \Endereco[5]~I .oe_register_mode = "none";
defparam \Endereco[5]~I .oe_sync_reset = "none";
defparam \Endereco[5]~I .operation_mode = "output";
defparam \Endereco[5]~I .output_async_reset = "none";
defparam \Endereco[5]~I .output_power_up = "low";
defparam \Endereco[5]~I .output_register_mode = "none";
defparam \Endereco[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[6]));
// synopsys translate_off
defparam \Endereco[6]~I .input_async_reset = "none";
defparam \Endereco[6]~I .input_power_up = "low";
defparam \Endereco[6]~I .input_register_mode = "none";
defparam \Endereco[6]~I .input_sync_reset = "none";
defparam \Endereco[6]~I .oe_async_reset = "none";
defparam \Endereco[6]~I .oe_power_up = "low";
defparam \Endereco[6]~I .oe_register_mode = "none";
defparam \Endereco[6]~I .oe_sync_reset = "none";
defparam \Endereco[6]~I .operation_mode = "output";
defparam \Endereco[6]~I .output_async_reset = "none";
defparam \Endereco[6]~I .output_power_up = "low";
defparam \Endereco[6]~I .output_register_mode = "none";
defparam \Endereco[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Endereco[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Endereco[7]));
// synopsys translate_off
defparam \Endereco[7]~I .input_async_reset = "none";
defparam \Endereco[7]~I .input_power_up = "low";
defparam \Endereco[7]~I .input_register_mode = "none";
defparam \Endereco[7]~I .input_sync_reset = "none";
defparam \Endereco[7]~I .oe_async_reset = "none";
defparam \Endereco[7]~I .oe_power_up = "low";
defparam \Endereco[7]~I .oe_register_mode = "none";
defparam \Endereco[7]~I .oe_sync_reset = "none";
defparam \Endereco[7]~I .operation_mode = "output";
defparam \Endereco[7]~I .output_async_reset = "none";
defparam \Endereco[7]~I .output_power_up = "low";
defparam \Endereco[7]~I .output_register_mode = "none";
defparam \Endereco[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[0]~I (
	.datain(\banco_reg|banco~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[0]));
// synopsys translate_off
defparam \DadoPraEscrever[0]~I .input_async_reset = "none";
defparam \DadoPraEscrever[0]~I .input_power_up = "low";
defparam \DadoPraEscrever[0]~I .input_register_mode = "none";
defparam \DadoPraEscrever[0]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[0]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[0]~I .oe_power_up = "low";
defparam \DadoPraEscrever[0]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[0]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[0]~I .operation_mode = "output";
defparam \DadoPraEscrever[0]~I .output_async_reset = "none";
defparam \DadoPraEscrever[0]~I .output_power_up = "low";
defparam \DadoPraEscrever[0]~I .output_register_mode = "none";
defparam \DadoPraEscrever[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[1]~I (
	.datain(\banco_reg|banco~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[1]));
// synopsys translate_off
defparam \DadoPraEscrever[1]~I .input_async_reset = "none";
defparam \DadoPraEscrever[1]~I .input_power_up = "low";
defparam \DadoPraEscrever[1]~I .input_register_mode = "none";
defparam \DadoPraEscrever[1]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[1]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[1]~I .oe_power_up = "low";
defparam \DadoPraEscrever[1]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[1]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[1]~I .operation_mode = "output";
defparam \DadoPraEscrever[1]~I .output_async_reset = "none";
defparam \DadoPraEscrever[1]~I .output_power_up = "low";
defparam \DadoPraEscrever[1]~I .output_register_mode = "none";
defparam \DadoPraEscrever[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[2]~I (
	.datain(\banco_reg|banco~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[2]));
// synopsys translate_off
defparam \DadoPraEscrever[2]~I .input_async_reset = "none";
defparam \DadoPraEscrever[2]~I .input_power_up = "low";
defparam \DadoPraEscrever[2]~I .input_register_mode = "none";
defparam \DadoPraEscrever[2]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[2]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[2]~I .oe_power_up = "low";
defparam \DadoPraEscrever[2]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[2]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[2]~I .operation_mode = "output";
defparam \DadoPraEscrever[2]~I .output_async_reset = "none";
defparam \DadoPraEscrever[2]~I .output_power_up = "low";
defparam \DadoPraEscrever[2]~I .output_register_mode = "none";
defparam \DadoPraEscrever[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[3]~I (
	.datain(\banco_reg|banco~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[3]));
// synopsys translate_off
defparam \DadoPraEscrever[3]~I .input_async_reset = "none";
defparam \DadoPraEscrever[3]~I .input_power_up = "low";
defparam \DadoPraEscrever[3]~I .input_register_mode = "none";
defparam \DadoPraEscrever[3]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[3]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[3]~I .oe_power_up = "low";
defparam \DadoPraEscrever[3]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[3]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[3]~I .operation_mode = "output";
defparam \DadoPraEscrever[3]~I .output_async_reset = "none";
defparam \DadoPraEscrever[3]~I .output_power_up = "low";
defparam \DadoPraEscrever[3]~I .output_register_mode = "none";
defparam \DadoPraEscrever[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[4]~I (
	.datain(\banco_reg|banco~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[4]));
// synopsys translate_off
defparam \DadoPraEscrever[4]~I .input_async_reset = "none";
defparam \DadoPraEscrever[4]~I .input_power_up = "low";
defparam \DadoPraEscrever[4]~I .input_register_mode = "none";
defparam \DadoPraEscrever[4]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[4]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[4]~I .oe_power_up = "low";
defparam \DadoPraEscrever[4]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[4]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[4]~I .operation_mode = "output";
defparam \DadoPraEscrever[4]~I .output_async_reset = "none";
defparam \DadoPraEscrever[4]~I .output_power_up = "low";
defparam \DadoPraEscrever[4]~I .output_register_mode = "none";
defparam \DadoPraEscrever[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[5]~I (
	.datain(\banco_reg|banco~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[5]));
// synopsys translate_off
defparam \DadoPraEscrever[5]~I .input_async_reset = "none";
defparam \DadoPraEscrever[5]~I .input_power_up = "low";
defparam \DadoPraEscrever[5]~I .input_register_mode = "none";
defparam \DadoPraEscrever[5]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[5]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[5]~I .oe_power_up = "low";
defparam \DadoPraEscrever[5]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[5]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[5]~I .operation_mode = "output";
defparam \DadoPraEscrever[5]~I .output_async_reset = "none";
defparam \DadoPraEscrever[5]~I .output_power_up = "low";
defparam \DadoPraEscrever[5]~I .output_register_mode = "none";
defparam \DadoPraEscrever[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[6]~I (
	.datain(\banco_reg|banco~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[6]));
// synopsys translate_off
defparam \DadoPraEscrever[6]~I .input_async_reset = "none";
defparam \DadoPraEscrever[6]~I .input_power_up = "low";
defparam \DadoPraEscrever[6]~I .input_register_mode = "none";
defparam \DadoPraEscrever[6]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[6]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[6]~I .oe_power_up = "low";
defparam \DadoPraEscrever[6]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[6]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[6]~I .operation_mode = "output";
defparam \DadoPraEscrever[6]~I .output_async_reset = "none";
defparam \DadoPraEscrever[6]~I .output_power_up = "low";
defparam \DadoPraEscrever[6]~I .output_register_mode = "none";
defparam \DadoPraEscrever[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DadoPraEscrever[7]~I (
	.datain(\banco_reg|banco~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DadoPraEscrever[7]));
// synopsys translate_off
defparam \DadoPraEscrever[7]~I .input_async_reset = "none";
defparam \DadoPraEscrever[7]~I .input_power_up = "low";
defparam \DadoPraEscrever[7]~I .input_register_mode = "none";
defparam \DadoPraEscrever[7]~I .input_sync_reset = "none";
defparam \DadoPraEscrever[7]~I .oe_async_reset = "none";
defparam \DadoPraEscrever[7]~I .oe_power_up = "low";
defparam \DadoPraEscrever[7]~I .oe_register_mode = "none";
defparam \DadoPraEscrever[7]~I .oe_sync_reset = "none";
defparam \DadoPraEscrever[7]~I .operation_mode = "output";
defparam \DadoPraEscrever[7]~I .output_async_reset = "none";
defparam \DadoPraEscrever[7]~I .output_power_up = "low";
defparam \DadoPraEscrever[7]~I .output_register_mode = "none";
defparam \DadoPraEscrever[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EscreverMemoria~I (
	.datain(\controle|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EscreverMemoria));
// synopsys translate_off
defparam \EscreverMemoria~I .input_async_reset = "none";
defparam \EscreverMemoria~I .input_power_up = "low";
defparam \EscreverMemoria~I .input_register_mode = "none";
defparam \EscreverMemoria~I .input_sync_reset = "none";
defparam \EscreverMemoria~I .oe_async_reset = "none";
defparam \EscreverMemoria~I .oe_power_up = "low";
defparam \EscreverMemoria~I .oe_register_mode = "none";
defparam \EscreverMemoria~I .oe_sync_reset = "none";
defparam \EscreverMemoria~I .operation_mode = "output";
defparam \EscreverMemoria~I .output_async_reset = "none";
defparam \EscreverMemoria~I .output_power_up = "low";
defparam \EscreverMemoria~I .output_register_mode = "none";
defparam \EscreverMemoria~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LerMemoria~I (
	.datain(\controle|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LerMemoria));
// synopsys translate_off
defparam \LerMemoria~I .input_async_reset = "none";
defparam \LerMemoria~I .input_power_up = "low";
defparam \LerMemoria~I .input_register_mode = "none";
defparam \LerMemoria~I .input_sync_reset = "none";
defparam \LerMemoria~I .oe_async_reset = "none";
defparam \LerMemoria~I .oe_power_up = "low";
defparam \LerMemoria~I .oe_register_mode = "none";
defparam \LerMemoria~I .oe_sync_reset = "none";
defparam \LerMemoria~I .operation_mode = "output";
defparam \LerMemoria~I .output_async_reset = "none";
defparam \LerMemoria~I .output_power_up = "low";
defparam \LerMemoria~I .output_register_mode = "none";
defparam \LerMemoria~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
