###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-12.ucsd.edu)
#  Generated on:      Sun Feb 16 19:53:55 2025
#  Design:            add
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin out_reg_4_/CP 
Endpoint:   out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.043
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.158
- Arrival Time                  0.800
= Slack Time                    0.358
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     | x_q_reg_0_  | CP ^         |         |       |   0.001 |    0.358 | 
     | x_q_reg_0_  | CP ^ -> Q v  | DFQD1   | 0.128 |   0.128 |    0.486 | 
     | U17         | A v -> CO v  | FA1D0   | 0.175 |   0.304 |    0.661 | 
     | U15         | A1 v -> Z v  | CKAN2D0 | 0.078 |   0.382 |    0.739 | 
     | intadd_0_U3 | A v -> CO v  | FA1D0   | 0.177 |   0.559 |    0.917 | 
     | intadd_0_U2 | CI v -> CO v | FA1D0   | 0.106 |   0.665 |    1.023 | 
     | U14         | A1 v -> Z v  | CKAN2D0 | 0.074 |   0.739 |    1.097 | 
     | U13         | B v -> ZN ^  | IAO21D0 | 0.061 |   0.800 |    1.158 | 
     | out_reg_4_  | D ^          | DFQD1   | 0.000 |   0.800 |    1.158 | 
     +-------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_reg_5_/CP 
Endpoint:   out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.037
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.164
- Arrival Time                  0.737
= Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     | x_q_reg_1_  | CP ^         |         |       |   0.001 |    0.427 | 
     | x_q_reg_1_  | CP ^ -> Q v  | DFQD1   | 0.127 |   0.127 |    0.554 | 
     | intadd_0_U4 | A v -> S ^   | FA1D0   | 0.166 |   0.293 |    0.720 | 
     | U15         | A2 ^ -> Z ^  | CKAN2D0 | 0.093 |   0.386 |    0.813 | 
     | intadd_0_U3 | A ^ -> CO ^  | FA1D0   | 0.165 |   0.551 |    0.978 | 
     | intadd_0_U2 | CI ^ -> CO ^ | FA1D0   | 0.100 |   0.651 |    1.078 | 
     | U14         | A1 ^ -> Z ^  | CKAN2D0 | 0.086 |   0.737 |    1.164 | 
     | out_reg_5_  | D ^          | DFQD1   | 0.000 |   0.737 |    1.164 | 
     +-------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_reg_3_/CP 
Endpoint:   out_reg_3_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.035
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.166
- Arrival Time                  0.672
= Slack Time                    0.494
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     | x_q_reg_0_  | CP ^        |         |       |   0.001 |    0.494 | 
     | x_q_reg_0_  | CP ^ -> Q v | DFQD1   | 0.128 |   0.128 |    0.622 | 
     | U17         | A v -> CO v | FA1D0   | 0.175 |   0.304 |    0.797 | 
     | U15         | A1 v -> Z v | CKAN2D0 | 0.078 |   0.382 |    0.875 | 
     | intadd_0_U3 | A v -> CO v | FA1D0   | 0.177 |   0.559 |    1.052 | 
     | intadd_0_U2 | CI v -> S ^ | FA1D0   | 0.113 |   0.672 |    1.166 | 
     | out_reg_3_  | D ^         | DFQD1   | 0.000 |   0.672 |    1.166 | 
     +------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin out_reg_2_/CP 
Endpoint:   out_reg_2_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.034
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.167
- Arrival Time                  0.546
= Slack Time                    0.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     | x_q_reg_0_  | CP ^        |         |       |   0.001 |    0.622 | 
     | x_q_reg_0_  | CP ^ -> Q v | DFQD1   | 0.128 |   0.128 |    0.749 | 
     | U17         | A v -> CO v | FA1D0   | 0.175 |   0.304 |    0.925 | 
     | U15         | A1 v -> Z v | CKAN2D0 | 0.078 |   0.382 |    1.003 | 
     | intadd_0_U3 | A v -> S ^  | FA1D0   | 0.164 |   0.546 |    1.167 | 
     | out_reg_2_  | D ^         | DFQD1   | 0.000 |   0.546 |    1.167 | 
     +------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_reg_1_/CP 
Endpoint:   out_reg_1_/D (^) checked with  leading edge of 'clk'
Beginpoint: x_q_reg_0_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.001
- Setup                         0.044
+ Phase Shift                   1.200
+ CPPR Adjustment               0.000
= Required Time                 1.157
- Arrival Time                  0.450
= Slack Time                    0.706
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.001
     = Beginpoint Arrival Time       0.001
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     | x_q_reg_0_ | CP ^        |         |       |   0.001 |    0.707 | 
     | x_q_reg_0_ | CP ^ -> Q v | DFQD1   | 0.128 |   0.128 |    0.834 | 
     | U17        | A v -> CO v | FA1D0   | 0.175 |   0.304 |    1.010 | 
     | U15        | A1 v -> Z v | CKAN2D0 | 0.078 |   0.382 |    1.088 | 
     | U16        | B v -> ZN ^ | IAO21D0 | 0.069 |   0.450 |    1.157 | 
     | out_reg_1_ | D ^         | DFQD1   | 0.000 |   0.450 |    1.157 | 
     +-----------------------------------------------------------------+ 

